Information: Setting timing_save_pin_arrival_and_slack to TRUE and updating timing. (PTE-076)
Information: It is recommended that the variable timing_save_pin_arrival_and_slack be set before the initial timing update for optimal performance of this command. (PTE-077)
****************************************
Report : si_bottleneck
	-cost_type delta_delay
	-slack_lesser_than 10
	-all_nets
	-significant_digits 4
	-nosplit
	-minimum_active_aggressors 1
	-min
	-max
Design : caravel
Version: T-2022.03-SP3
Date   : Fri Apr 21 06:59:18 2023
****************************************

 Bottleneck Cost:  delta_delay
 net                                                         cost
 ---------------------------------------------------------------------
 chip_core/soc.core.dff2_bus_dat_r[0]                          1.4525
 chip_core/soc.core.dff2_bus_dat_r[2]                          1.0976
 chip_core/soc.core.RAM256.Do0_pre[0][2]                       1.0800
 chip_core/soc.core.RAM256.Do0_pre[0][4]                       1.0498
 chip_core/soc.core.dff2_bus_dat_r[7]                          1.0443
 chip_core/soc.core.dff2_bus_dat_r[3]                          1.0363
 chip_core/soc.core.RAM256.Do0_pre[0][3]                       1.0292
 chip_core/soc.core.dff2_bus_dat_r[5]                          0.9604
 chip_core/housekeeping/_2695_                                 0.9455
 chip_core/soc.core.RAM256.Do0_pre[1][2]                       0.9230
 chip_core/soc.core.RAM256.Do0_pre[0][1]                       0.9059
 chip_core/soc.core.RAM256.Do0_pre[1][3]                       0.8705
 chip_core/soc.core.RAM256.Do0_pre[0][7]                       0.8407
 chip_core/soc.core.RAM256.Do0_pre[1][0]                       0.8207
 chip_core/soc.core.RAM256.SEL0[1]                             0.8044
 chip_core/soc.core.RAM256.SEL0[0]                             0.8039
 chip_core/_12465_                                             0.8014
 chip_core/_11392_                                             0.7997
 chip_core/soc.core.RAM256.Do0_pre[0][26]                      0.7812
 chip_core/soc.core.RAM256.Do0_pre[1][4]                       0.7653
 chip_core/soc.core.RAM256.Do0_pre[0][25]                      0.7522
 chip_core/soc.core.RAM256.Do0_pre[0][21]                      0.7344
 chip_core/soc.core.dff2_bus_dat_r[1]                          0.7227
 chip_core/soc.core.RAM256.Do0_pre[0][9]                       0.7222
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.EN0                  0.7169
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.EN0   0.7128
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.EN0   0.7128
 chip_core/soc.core.RAM256.Do0_pre[0][24]                      0.7014
 chip_core/soc.core.RAM256.Do0_pre[0][17]                      0.6944
 chip_core/_12408_                                             0.6822
 chip_core/soc.core.RAM256.Do0_pre[0][8]                       0.6564
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[30].Z   0.6526
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[30].Z   0.6526
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[30].Z   0.6526
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[29].Z   0.6392
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[29].Z   0.6392
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[29].Z   0.6392
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[30]              0.6367
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[30]   0.6367
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[30]   0.6367
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[26].Z   0.6156
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[26].Z   0.6156
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[26].Z   0.6156
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].Z   0.6072
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[27].Z   0.6072
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[27].Z   0.6072
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[27].Z   0.6072
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].Z   0.6071
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].Z   0.6071
 chip_core/soc.core.dff2_bus_dat_r[17]                         0.6065
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[29].Z   0.5946
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[29].Z   0.5946
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[29].Z   0.5946
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[29].Z   0.5935
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[29].Z   0.5935
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[29].Z   0.5935
 chip_core/soc.core.RAM256.Do0_pre[0][19]                      0.5885
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[10]              0.5878
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[10]   0.5871
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[10]   0.5871
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[30].Z   0.5852
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[30].Z   0.5851
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[30].Z   0.5851
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[28]              0.5833
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[28]   0.5827
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[28]   0.5827
 chip_core/soc.core.RAM256.Do0_pre[0][30]                      0.5795
 chip_core/soc.core.RAM256.WE0[1]                              0.5795
 chip_core/soc.core.RAM256.Do0_pre[0][6]                       0.5791
 chip_core/soc.core.RAM256.Do0_pre[1][6]                       0.5738
 chip_core/_12481_                                             0.5701
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[24]   0.5627
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[24]   0.5627
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[24]              0.5627
 chip_core/soc.core.RAM256.Do0_pre[0][27]                      0.5598
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[27]              0.5552
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[27]   0.5549
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[27]   0.5549
 chip_core/soc.core.dff2_bus_dat_r[9]                          0.5494
 chip_core/soc.core.RAM256.Do0_pre[0][22]                      0.5492
 chip_core/soc.core.RAM256.Do0_pre[0][20]                      0.5488
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[27]              0.5435
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[27]   0.5431
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[27]   0.5431
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[27].Z   0.5372
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[27].Z   0.5372
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[27].Z   0.5372
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[26].Z   0.5309
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[26].Z   0.5309
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[26].Z   0.5309
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[31].Z   0.5276
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[31].Z   0.5276
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[31].Z   0.5276
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[29].Z   0.5214
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[29].Z   0.5214
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[29].Z   0.5214
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[29].Z   0.5214
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[29].Z   0.5214
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[29].Z   0.5214
 chip_core/soc.core.RAM256.BANK128[0].RAM128/A0BUF[6].X        0.5175
 chip_core/soc.core.RAM256.BANK128[1].RAM128/A0BUF[6].X        0.5175
 chip_core/soc.core.RAM128/A0BUF[6].X                          0.5171
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[26].Z   0.5144
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[26].Z   0.5144
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[26].Z   0.5142
 chip_core/soc.core.RAM256.Do0_pre[0][16]                      0.5086
 chip_core/soc.core.RAM256.Do0_pre[0][11]                      0.5053
 chip_core/soc.core.RAM256.Do0_pre[1][7]                       0.5001
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[24]   0.4998
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[24]   0.4998
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[24]              0.4998
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[18]   0.4918
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[18]   0.4918
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[18]              0.4918
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[27].Z   0.4865
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[27].Z   0.4865
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[27].Z   0.4865
 chip_core/_12421_                                             0.4863
 chip_core/soc.core.dff2_bus_dat_r[4]                          0.4857
 chip_core/soc.core.RAM256.Do0_pre[0][14]                      0.4818
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[30].Z   0.4801
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[30].Z   0.4801
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[30].Z   0.4801
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[1]               0.4759
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[1]   0.4759
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[1]   0.4759
 chip_core/soc.core.RAM256.Do0_pre[0][23]                      0.4741
 chip_core/soc.core.RAM256.Do0_pre[1][29]                      0.4710
 chip_core/soc.core.RAM256.Do0_pre[1][28]                      0.4700
 chip_core/soc.core.dff2_en                                    0.4663
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[25]   0.4662
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[25]   0.4662
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[25]              0.4662
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[21]              0.4602
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[21]   0.4602
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[21]   0.4602
 chip_core/housekeeping/_2612_                                 0.4565
 chip_core/_12461_                                             0.4516
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4514
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4514
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4514
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[28].Z   0.4508
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[28].Z   0.4508
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[28].Z   0.4508
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[28]              0.4506
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[28]   0.4504
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[28]   0.4504
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[30].Z   0.4491
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[30].Z   0.4491
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[30].Z   0.4491
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[27].Z   0.4474
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[27].Z   0.4474
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[27].Z   0.4474
 chip_core/soc.core.RAM256.Do0_pre[1][8]                       0.4465
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[26].Z   0.4461
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[26].Z   0.4461
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[26].Z   0.4461
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[28].Z   0.4454
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[28].Z   0.4454
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[28].Z   0.4454
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4451
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4451
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4451
 chip_core/soc.core.RAM256.Do0_pre[0][15]                      0.4435
 chip_core/soc.core.dff2_bus_dat_r[18]                         0.4419
 chip_core/housekeeping/_1327_                                 0.4388
 chip_core/soc.core.RAM256.BANK128[1].RAM128/A0BUF[5].X        0.4379
 chip_core/soc.core.RAM256.BANK128[0].RAM128/A0BUF[5].X        0.4379
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[27].Z   0.4377
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[27].Z   0.4377
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[27].Z   0.4377
 chip_core/soc.core.RAM128/A0BUF[5].X                          0.4376
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[16]              0.4360
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[16]   0.4360
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[16]   0.4360
 chip_core/soc.core.RAM256.Do0_pre[1][27]                      0.4322
 chip_core/_13053_                                             0.4320
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].Z   0.4286
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].Z   0.4286
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].Z   0.4286
 chip_core/soc.core.RAM256.Do0_pre[0][28]                      0.4266
 chip_core/soc.core.RAM256.Do0_pre[1][1]                       0.4264
 chip_core/soc.core.RAM256.Do0_pre[0][12]                      0.4255
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[29]   0.4224
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[29]              0.4224
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[29]   0.4224
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[25].Z   0.4223
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[25].Z   0.4221
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[25].Z   0.4221
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[30].Z   0.4217
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[30].Z   0.4217
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[30].Z   0.4217
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[31]   0.4210
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[31]              0.4210
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[31]   0.4210
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.4184
 chip_core/soc.core.RAM256.WE0[0]                              0.4180
 chip_core/_11712_                                             0.4172
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4145
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4145
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4145
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[21]              0.4116
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4116
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4116
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4116
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[21]   0.4108
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[21]   0.4108
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[25].Z   0.4094
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[25].Z   0.4094
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[25].Z   0.4094
 chip_core/_09670_                                             0.4066
 chip_core/_12654_                                             0.4061
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].Z   0.4047
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].Z   0.4045
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].Z   0.4045
 chip_core/soc.core.dff2_we[0]                                 0.4042
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[26]              0.4035
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[26]   0.4035
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[26]   0.4035
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[28].Z   0.4034
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[28].Z   0.4034
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[28].Z   0.4034
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[23]   0.4032
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[23]   0.4032
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[23]              0.4032
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.4025
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.4025
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4007
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4007
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[31].Z   0.4007
 chip_core/soc.core.RAM256.Do0_pre[1][5]                       0.3988
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.3987
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.3987
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.3987
 chip_core/_11754_                                             0.3978
 chip_core/soc.core.dff2_bus_dat_r[8]                          0.3975
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.3970
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.3970
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.3970
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.3964
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.3964
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.3964
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3964
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3964
 chip_core/soc.core.dff2_bus_dat_r[6]                          0.3957
 chip_core/_13280_                                             0.3950
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[22].Z   0.3945
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[22].Z   0.3942
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[22].Z   0.3942
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[27].Z   0.3935
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[27].Z   0.3935
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[27].Z   0.3935
 chip_core/soc.core.RAM256.Do0_pre[0][0]                       0.3934
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3933
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3906
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3906
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3906
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[30]   0.3900
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[30]   0.3900
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[30]              0.3900
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[17]   0.3898
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[17]   0.3898
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[17]              0.3898
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3888
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3888
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[21].Z   0.3857
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[29].Z   0.3856
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[29].Z   0.3856
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[29].Z   0.3856
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[21].Z   0.3856
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[21].Z   0.3856
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3854
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3854
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3854
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[22]   0.3840
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[22]   0.3840
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[22]              0.3840
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[25]              0.3831
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[25]   0.3828
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[25]   0.3828
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3828
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3828
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3828
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[9]   0.3825
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[9]   0.3825
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[9]               0.3825
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3816
 chip_core/soc.core.RAM256.Do0_pre[1][26]                      0.3799
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[28]   0.3793
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[28]   0.3793
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[28]              0.3793
 chip_core/soc.core.dff2_bus_dat_r[11]                         0.3791
 chip_core/soc.core.RAM256.Do0_pre[0][31]                      0.3779
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3778
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3778
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3778
 chip_core/housekeeping/_1234_                                 0.3748
 chip_core/soc.core.RAM256.Do0_pre[1][31]                      0.3738
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[23]   0.3734
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[23]   0.3734
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[23]              0.3734
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.3717
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[31]              0.3700
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[31]   0.3698
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[31]   0.3698
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[31]   0.3696
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[31]   0.3696
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[31]              0.3696
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3686
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3686
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3686
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].Z   0.3677
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].Z   0.3677
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].Z   0.3677
 chip_core/_12541_                                             0.3669
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3669
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3669
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[31].Z   0.3665
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[31].Z   0.3665
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[31].Z   0.3665
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3658
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[25].Z   0.3656
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[25].Z   0.3656
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[25].Z   0.3656
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3653
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3653
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3653
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[30]   0.3650
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[30]        0.3650
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[30]   0.3650
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3633
 chip_core/soc.core.RAM256.Do0_pre[1][24]                      0.3632
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[20].Z   0.3627
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[20].Z   0.3627
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[20].Z   0.3627
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3625
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3625
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3625
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.3619
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.3619
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.3619
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.3612
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.3612
 chip_core/soc.core.RAM256.Do0_pre[0][29]                      0.3606
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.3594
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.3594
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[18].Z   0.3584
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[18].Z   0.3584
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[18].Z   0.3584
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.3578
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.3575
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.3575
 chip_core/housekeeping/_2931_                                 0.3573
 chip_core/_11685_                                             0.3556
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[19]   0.3555
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[19]   0.3555
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[19]              0.3555
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[23]   0.3555
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[23]   0.3555
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[23]              0.3555
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[25]   0.3547
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[25]   0.3547
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[25]              0.3547
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.3546
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.3543
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.A0BUF[4].X   0.3533
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.A0BUF[4].X   0.3533
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.A0BUF[4].X           0.3533
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[31]   0.3529
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[31]   0.3529
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[31]        0.3529
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3529
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3529
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3529
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[22].Z   0.3528
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[22].Z   0.3528
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[22].Z   0.3528
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[16]   0.3522
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[16]   0.3522
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[16]              0.3522
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3518
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.3517
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3516
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3516
 chip_core/housekeeping/_2591_                                 0.3509
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3505
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3505
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3505
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[20].Z   0.3497
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[20].Z   0.3497
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[20].Z   0.3497
 chip_core/net2046                                             0.3492
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[18].Z   0.3490
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[18].Z   0.3490
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[18].Z   0.3490
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3489
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.3476
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.3475
 chip_core/mprj/mprj/net646                                    0.3474
 chip_core/_11062_                                             0.3472
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[26].Z   0.3469
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[26].Z   0.3469
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[26].Z   0.3469
 chip_core/housekeeping/_2956_                                 0.3465
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.3455
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.3455
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.3450
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.3450
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.3450
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3447
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3447
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.3447
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.3444
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.3444
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.3444
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[30]              0.3444
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3436
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3436
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3436
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[31]        0.3434
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[31]   0.3434
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[31]   0.3434
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.3431
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.3431
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.3431
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[27].Z   0.3426
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[27].Z   0.3426
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[27].Z   0.3426
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[11]              0.3419
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[15]              0.3417
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[15]   0.3416
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[15]   0.3416
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[11]   0.3415
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[11]   0.3415
 chip_core/_14819_                                             0.3402
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.A0BUF[4].X           0.3392
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.A0BUF[4].X   0.3392
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.A0BUF[4].X   0.3392
 chip_core/_11719_                                             0.3387
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3387
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3387
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.3385
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.3385
 chip_core/housekeeping/_0984_                                 0.3385
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[26]   0.3381
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[26]        0.3381
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[26]   0.3381
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[25].Z   0.3363
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[25].Z   0.3359
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[25].Z   0.3359
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[28]   0.3355
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[28]   0.3355
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[28]        0.3355
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3350
 chip_core/_11688_                                             0.3350
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3346
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.A0BUF[4].X   0.3345
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.A0BUF[4].X   0.3345
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.A0BUF[4].X           0.3345
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3344
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3333
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3333
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[28].Z   0.3333
 chip_core/mprj/mprj/net783                                    0.3321
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.3318
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3310
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3310
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3310
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[30].Z   0.3310
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[30].Z   0.3310
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[30].Z   0.3310
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[25]              0.3301
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.3299
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[27]   0.3295
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[27]   0.3295
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[27]              0.3295
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.3283
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.3283
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.3283
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.3279
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.3278
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[30].Z   0.3268
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[30].Z   0.3268
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[30].Z   0.3268
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3267
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3267
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].Z   0.3266
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].Z   0.3265
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].Z   0.3265
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[26]        0.3253
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[26]   0.3253
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[26]   0.3253
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.3251
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3247
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.3246
 chip_core/housekeeping/_1453_                                 0.3237
 chip_core/_14669_                                             0.3230
 chip_core/soc.core.RAM256.Do0_pre[1][9]                       0.3223
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.3213
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.3213
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[25]   0.3210
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[25]   0.3210
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].Z   0.3200
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].Z   0.3200
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].Z   0.3200
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[28]   0.3197
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[28]        0.3197
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[28]   0.3197
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[26]        0.3196
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[26]   0.3196
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[26]   0.3196
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.3195
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.3194
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[30]   0.3194
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[19].Z   0.3192
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[19].Z   0.3192
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[19].Z   0.3192
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[19].Z   0.3185
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[19].Z   0.3185
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[19].Z   0.3185
 chip_core/net2062                                             0.3181
 chip_core/_13989_                                             0.3179
 chip_core/soc.core.dff2_we[1]                                 0.3172
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].Z   0.3170
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].Z   0.3170
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].Z   0.3170
 chip_core/_14829_                                             0.3165
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[22].Z   0.3161
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[22].Z   0.3161
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[22].Z   0.3161
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[20]   0.3161
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[20]   0.3161
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[20]              0.3161
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3156
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3156
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.3156
 chip_core/soc.core.hk_cyc                                     0.3154
 chip_core/soc.core.dff2_we[3]                                 0.3138
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[30]   0.3137
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[12]   0.3132
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[12]   0.3132
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[12]              0.3132
 chip_core/_09456_                                             0.3131
 chip_core/soc.core.RAM128/Do0MUX.SEL0[3]                      0.3129
 chip_core/soc.core.RAM256.BANK128[0].RAM128/Do0MUX.SEL0[3]    0.3129
 chip_core/soc.core.RAM256.BANK128[1].RAM128/Do0MUX.SEL0[3]    0.3129
 chip_core/mprj/mprj/net638                                    0.3125
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[17]   0.3123
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[17]   0.3123
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[17]              0.3123
 chip_core/_12527_                                             0.3115
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[29]   0.3115
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3114
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3114
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.3114
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[24]        0.3112
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[24]   0.3112
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[24]   0.3112
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3112
 chip_core/soc.core.dff2_bus_dat_r[10]                         0.3111
 chip_core/_14716_                                             0.3110
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[20]   0.3109
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[20]   0.3109
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[20]              0.3109
 chip_core/_11735_                                             0.3107
 chip_core/mprj/mprj/net748                                    0.3105
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.3099
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.3099
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.3099
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.3097
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.3097
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.3097
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[31]              0.3080
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3071
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.3061
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.3061
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.3061
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[26]              0.3059
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[26]   0.3059
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[26]   0.3059
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[29]   0.3055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[18].Z   0.3055
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[18].Z   0.3055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[18].Z   0.3055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.3045
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.3043
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.3041
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.3041
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.3041
 chip_core/net2066                                             0.3040
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.3032
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.3032
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.3032
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3031
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.3030
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[20].Z   0.3028
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[20].Z   0.3028
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[20].Z   0.3028
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.3028
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[31]   0.3018
 chip_core/mprj/mprj/net99                                     0.3008
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[8]   0.3000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[8]   0.3000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[8]               0.3000
 chip_core/soc.core.dff2_bus_dat_r[12]                         0.2998
 chip_core/_12497_                                             0.2997
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[30].Z   0.2993
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[30].Z   0.2993
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[30].Z   0.2993
 chip_core/housekeeping/_2874_                                 0.2987
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[31]   0.2985
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[0]   0.2983
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[29]   0.2982
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[29]              0.2982
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[29]   0.2982
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[0]   0.2981
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[0]               0.2979
 chip_core/_07681_                                             0.2979
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2977
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[5]               0.2967
 chip_core/soc.core.dff2_we[2]                                 0.2963
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[18].Z   0.2962
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[18].Z   0.2962
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[18].Z   0.2962
 chip_core/soc.core.RAM256.BANK128[0].RAM128/A0BUF[1].X        0.2957
 chip_core/soc.core.RAM256.BANK128[1].RAM128/A0BUF[1].X        0.2957
 chip_core/soc.core.RAM128/A0BUF[1].X                          0.2955
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.A0BUF[4].X           0.2955
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.A0BUF[4].X   0.2955
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.A0BUF[4].X   0.2955
 chip_core/_08891_                                             0.2954
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[26]   0.2953
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[26]   0.2953
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[26]              0.2953
 chip_core/soc.core.dff2_bus_dat_r[13]                         0.2950
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.2942
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.2942
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.2942
 chip_core/housekeeping/_2979_                                 0.2939
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.2936
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.2936
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.2936
 chip_core/_07547_                                             0.2929
 chip_core/soc.core.RAM256.Do0_pre[0][13]                      0.2924
 chip_core/_03621_                                             0.2922
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2921
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.2920
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2919
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2919
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2919
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2919
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2919
 chip_core/housekeeping/_1286_                                 0.2916
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[26].Z   0.2910
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[26].Z   0.2910
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[26].Z   0.2910
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2909
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2909
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2906
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2906
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[19]   0.2904
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[19]              0.2904
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[19]   0.2904
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2901
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2901
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2901
 chip_core/mprj/mprj/net630                                    0.2897
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2892
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2892
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2892
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[19]   0.2888
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[19]   0.2888
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[19]              0.2888
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2874
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2871
 chip_core/mprj/mprj/net60                                     0.2869
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[25].Z   0.2868
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[29]   0.2868
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[29]   0.2868
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[29]        0.2868
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[25].Z   0.2866
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[25].Z   0.2866
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.2864
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.2864
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[20].Z   0.2849
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[20].Z   0.2849
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[20].Z   0.2849
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2849
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[18].Z   0.2848
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[21].Z   0.2848
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[21].Z   0.2846
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[21].Z   0.2846
 chip_core/net2079                                             0.2845
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[18].Z   0.2843
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[18].Z   0.2843
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2843
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2835
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2833
 chip_core/net3751                                             0.2832
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[27]        0.2832
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[27]   0.2832
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[27]   0.2832
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2824
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2824
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2824
 chip_core/_12190_                                             0.2816
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2814
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2814
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2814
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2811
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2805
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2805
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2801
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[15].Z   0.2798
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2797
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2797
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2797
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[18].Z   0.2796
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[18].Z   0.2795
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[18].Z   0.2795
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[15].Z   0.2793
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[15].Z   0.2793
 chip_core/_14790_                                             0.2787
 chip_core/_11696_                                             0.2786
 chip_core/_14868_                                             0.2784
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2782
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2782
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2782
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2781
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2781
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[29]   0.2777
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[26].Z   0.2776
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[26].Z   0.2776
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[26].Z   0.2776
 chip_core/net2070                                             0.2775
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2772
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2772
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2772
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.2770
 chip_core/soc.core.RAM256.BANK128[1].RAM128/A0BUF[2].X        0.2767
 chip_core/soc.core.RAM256.BANK128[0].RAM128/A0BUF[2].X        0.2767
 chip_core/soc.core.RAM128/A0BUF[2].X                          0.2767
 chip_core/soc.core.RAM256.Do0_pre[1][25]                      0.2765
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[12]              0.2764
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[12]   0.2761
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[12]   0.2761
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].Z   0.2757
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].Z   0.2752
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].Z   0.2752
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2743
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[29]              0.2741
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2740
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2735
 chip_core/net1572                                             0.2734
 chip_core/_12706_                                             0.2732
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2730
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2730
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.2728
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].TE_B   0.2728
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.2725
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.2725
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[22]   0.2719
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[22]   0.2719
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2718
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2718
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2718
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2716
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2716
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2716
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[25].Z   0.2714
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[25].Z   0.2714
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[25].Z   0.2714
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2711
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[29]              0.2709
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[21]              0.2708
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[21]   0.2708
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[21]   0.2708
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.2707
 chip_core/net1978                                             0.2706
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[18].Z   0.2706
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[18].Z   0.2706
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[18].Z   0.2706
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[21]   0.2705
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[21]   0.2705
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[21]              0.2705
 chip_core/net1634                                             0.2704
 chip_core/soc.core.dff2_bus_dat_r[14]                         0.2700
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2699
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2699
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2699
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2694
 chip_core/_09671_                                             0.2693
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[18]   0.2683
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[18]   0.2683
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[18]              0.2683
 chip_core/_11793_                                             0.2677
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2677
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2677
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2677
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[29]   0.2676
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[29]   0.2676
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2673
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2673
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2673
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.2672
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2667
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2664
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[25].Z   0.2664
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[25].Z   0.2664
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[25].Z   0.2664
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2663
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2663
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2663
 chip_core/_15147_                                             0.2661
 chip_core/soc.core.RAM256.BANK128[0].RAM128/A0BUF[0].X        0.2659
 chip_core/soc.core.RAM256.BANK128[1].RAM128/A0BUF[0].X        0.2659
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2658
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2658
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2658
 chip_core/soc.core.RAM128/A0BUF[0].X                          0.2658
 chip_core/soc.core.dff2_bus_dat_r[15]                         0.2651
 chip_core/_11693_                                             0.2651
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[20]        0.2651
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[20]   0.2651
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[20]   0.2651
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2650
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2650
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2650
 chip_core/housekeeping/_1056_                                 0.2647
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[31]        0.2642
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[31]   0.2642
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[31]   0.2642
 chip_core/soc.core.RAM256.Do0_pre[1][30]                      0.2641
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[5]               0.2633
 chip_core/_11742_                                             0.2633
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[5]   0.2633
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[5]   0.2633
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[26]   0.2633
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[26]        0.2633
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2632
 chip_core/_11711_                                             0.2632
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2631
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2630
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2630
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[29]        0.2630
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2630
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2630
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2630
 chip_core/_09707_                                             0.2629
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2625
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[26]   0.2623
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2622
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2622
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2622
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.2620
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.2620
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.2620
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.2620
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.2618
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[26]        0.2617
 chip_core/_11744_                                             0.2617
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2616
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2615
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2615
 chip_core/mgmt_buffers.mprj_dat_i_user[10]                    0.2613
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[10]              0.2611
 chip_core/_08702_                                             0.2611
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2610
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2608
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[10]   0.2605
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[10]   0.2605
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[27]   0.2605
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[27]   0.2605
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[27]        0.2605
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2605
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2605
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2605
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[5]   0.2602
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[5]   0.2602
 chip_core/_11717_                                             0.2600
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2597
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2597
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2597
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[28]        0.2594
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2594
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2594
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2594
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2593
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2593
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2593
 chip_core/net2038                                             0.2587
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2587
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2587
 chip_core/_12462_                                             0.2585
 chip_core/_11748_                                             0.2584
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2584
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.2582
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.2582
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.2582
 chip_core/_07698_                                             0.2577
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2577
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2575
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2574
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[3]               0.2573
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[3]   0.2571
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[3]   0.2571
 chip_core/_11738_                                             0.2571
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[26]              0.2567
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[26]   0.2567
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[26]   0.2567
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2564
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2564
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2564
 chip_core/soc.core.RAM256.WE0[2]                              0.2564
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2561
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2561
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[29]   0.2558
 chip_core/_12407_                                             0.2554
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2552
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2552
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2552
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.2551
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.2551
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2550
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2549
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2549
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2549
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[25]        0.2548
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[25]   0.2548
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[25]   0.2548
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2546
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2546
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2546
 chip_core/soc.core.RAM256.Do0_pre[1][11]                      0.2544
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2543
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2543
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2540
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[29]        0.2539
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[29]   0.2539
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[29]   0.2539
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2539
 chip_core/mprj/mprj/net64                                     0.2538
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[0]   0.2536
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[0]   0.2536
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[0]               0.2536
 chip_core/_11695_                                             0.2532
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.2528
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.2528
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.2528
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.2527
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.2527
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].TE_B   0.2527
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[16]   0.2525
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[16]              0.2525
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[16]   0.2525
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].Z   0.2525
 chip_core/_13296_                                             0.2525
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[24]        0.2523
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].Z   0.2522
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].Z   0.2522
 chip_core/soc.core.dff2_bus_dat_r[26]                         0.2521
 chip_core/housekeeping/_2622_                                 0.2519
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[26]   0.2518
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2518
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2517
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2517
 chip_core/mgmt_buffers.mprj_dat_i_user[8]                     0.2515
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].TE_B   0.2515
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[26]   0.2512
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2509
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2509
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2509
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[24]   0.2508
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[24]   0.2508
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[24]              0.2508
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[25]   0.2504
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2503
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2503
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2503
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.WEBUF[3].A           0.2501
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[24]   0.2499
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[24]   0.2499
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[24]        0.2499
 chip_core/soc.core.gpioin4_gpioin4_irq                        0.2498
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[22]              0.2495
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[25]        0.2490
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[25]   0.2490
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.2489
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.2489
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.2489
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2486
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[13].Z   0.2481
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[13].Z   0.2481
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[13].Z   0.2481
 chip_core/housekeeping/_2705_                                 0.2478
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[30]        0.2475
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2475
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2475
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2475
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2472
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2470
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2469
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[30]   0.2469
 chip_core/housekeeping/_1934_                                 0.2467
 chip_core/_13578_                                             0.2466
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.WEBUF[3].A   0.2465
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.WEBUF[3].A   0.2465
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[30]   0.2464
 chip_core/_14011_                                             0.2463
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[23]   0.2460
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[23]        0.2460
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[23]   0.2460
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2460
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2458
 chip_core/housekeeping/net1584                                0.2457
 chip_core/mprj/mprj/net123                                    0.2451
 chip_core/_11703_                                             0.2447
 chip_core/_11740_                                             0.2442
 chip_core/mprj/mprj/net938                                    0.2434
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[22]        0.2433
 chip_core/_11766_                                             0.2430
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[21]   0.2429
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[21]        0.2429
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[21]   0.2429
 chip_core/_14650_                                             0.2429
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[20].Z   0.2426
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[20].Z   0.2423
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[20].Z   0.2423
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2422
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[7]               0.2416
 chip_core/_12469_                                             0.2413
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[7]   0.2412
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[7]   0.2412
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2408
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2408
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2408
 chip_core/_11310_                                             0.2406
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2404
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2402
 chip_core/housekeeping/_3052_                                 0.2399
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2398
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2398
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2398
 chip_core/_13570_                                             0.2398
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2398
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2398
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2398
 chip_core/_12543_                                             0.2396
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2396
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2396
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2396
 chip_core/_12316_                                             0.2396
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2391
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2391
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2391
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[24]   0.2387
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2385
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2385
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2385
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2381
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2381
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2381
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[24]   0.2381
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2375
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2373
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2373
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2370
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2370
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2370
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2367
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2367
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.2367
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2362
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].Z   0.2362
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2361
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].Z   0.2360
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].Z   0.2360
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[28]   0.2360
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[23]   0.2357
 chip_core/_04978_                                             0.2357
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[23]   0.2357
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[11]   0.2356
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[11]   0.2356
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[11]              0.2356
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[28]   0.2349
 chip_core/_11221_                                             0.2349
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[13].Z   0.2348
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[13].Z   0.2348
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[13].Z   0.2348
 chip_core/soc.core.RAM256.WE0[3]                              0.2346
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.WEBUF[1].A           0.2345
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2340
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2339
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[29]        0.2338
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[29]   0.2338
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[29]   0.2338
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2329
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[20]   0.2329
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[20]              0.2329
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[20]   0.2329
 chip_core/mgmt_buffers.mprj_dat_o_user[0]                     0.2329
 chip_core/_14878_                                             0.2325
 chip_core/_03597_                                             0.2325
 chip_core/housekeeping/_1198_                                 0.2323
 chip_core/_11774_                                             0.2322
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2319
 chip_core/_12608_                                             0.2319
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2318
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2318
 chip_core/_08928_                                             0.2317
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[30]        0.2316
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[30]   0.2316
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[30]   0.2316
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.WEBUF[1].A   0.2315
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.WEBUF[1].A   0.2315
 chip_core/mprj/mprj/net136                                    0.2315
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2315
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2315
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2315
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].Z   0.2308
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].Z   0.2308
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].Z   0.2308
 chip_core/_13763_                                             0.2303
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[29].Z   0.2303
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[29].Z   0.2303
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[29].Z   0.2303
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[21]   0.2293
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[21]   0.2293
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[21]        0.2293
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[26].Z   0.2278
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[26].Z   0.2278
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[26].Z   0.2278
 chip_core/soc.core.RAM256.Do0_pre[0][18]                      0.2274
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[15].Z   0.2273
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[15].Z   0.2271
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[15].Z   0.2271
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2270
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2270
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2270
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[29]        0.2264
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[29]   0.2264
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[29]   0.2264
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[2]   0.2264
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[2]               0.2264
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[2]   0.2264
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2263
 chip_core/_11065_                                             0.2262
 chip_core/soc.core.dff2_bus_dat_r[27]                         0.2260
 chip_core/mprj/mprj/net72                                     0.2256
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2256
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[23]        0.2255
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2252
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[22].Z   0.2252
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2252
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2252
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2252
 chip_core/soc.core.dff2_bus_dat_r[29]                         0.2245
 chip_core/soc.core.RAM256.BANK128[0].RAM128/A0BUF[4].X        0.2243
 chip_core/soc.core.RAM256.BANK128[1].RAM128/A0BUF[4].X        0.2243
 chip_core/soc.core.RAM128/A0BUF[4].X                          0.2240
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.2238
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.2238
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.2238
 chip_core/soc.core.RAM256.BANK128[0].RAM128/Do0MUX.SEL0[2]    0.2237
 chip_core/soc.core.RAM256.BANK128[1].RAM128/Do0MUX.SEL0[2]    0.2237
 chip_core/soc.core.RAM128/Do0MUX.SEL0[2]                      0.2237
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2237
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2237
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2237
 chip_core/_15472_                                             0.2234
 chip_core/_14809_                                             0.2232
 chip_core/_11760_                                             0.2231
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2231
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2230
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[27]        0.2228
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[27]   0.2228
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[27]   0.2228
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2227
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[14].Z   0.2227
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2222
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2222
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2222
 chip_core/net2058                                             0.2222
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2221
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2221
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[23].Z   0.2221
 chip_core/_11059_                                             0.2219
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.2217
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[22]   0.2216
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[22]   0.2216
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[22]              0.2216
 chip_core/mprj/mprj/net70                                     0.2216
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[30]        0.2215
 chip_core/_12492_                                             0.2213
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].Z   0.2212
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].Z   0.2212
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].Z   0.2212
 chip_core/mprj/mprj/net98                                     0.2211
 chip_core/_03609_                                             0.2203
 chip_core/mgmt_buffers.mprj_dat_i_user[12]                    0.2200
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2193
 chip_core/_12513_                                             0.2190
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[25].Z   0.2190
 chip_core/housekeeping/_3136_                                 0.2189
 chip_core/mgmt_buffers.la_data_in_core[33]                    0.2187
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[25].Z   0.2186
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[25].Z   0.2186
 chip_core/mprj/mprj/net571                                    0.2186
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2181
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2180
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2176
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.2175
 chip_core/soc.core.RAM256.Do0_pre[0][10]                      0.2174
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.2173
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.2173
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.2172
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2171
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2171
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2171
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[26]   0.2170
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[26]        0.2170
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[26]   0.2170
 chip_core/housekeeping/_3026_                                 0.2164
 chip_core/_11773_                                             0.2159
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2154
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2154
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[19].Z   0.2154
 chip_core/housekeeping/_1278_                                 0.2154
 chip_core/mprj/mprj/net693                                    0.2153
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2148
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[28]   0.2147
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2146
 chip_core/_14858_                                             0.2142
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2131
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2129
 chip_core/soc.core.RAM128/DEC0.EN                             0.2129
 chip_core/_11772_                                             0.2128
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[9]               0.2127
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[9]   0.2127
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[9]   0.2127
 chip_core/net2030                                             0.2126
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2124
 chip_core/soc.core.RAM256.BANK128[1].RAM128/DEC0.EN           0.2121
 chip_core/soc.core.RAM256.BANK128[0].RAM128/DEC0.EN           0.2120
 chip_core/mprj/mprj/net926                                    0.2119
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[18]              0.2117
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[18]   0.2117
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[18]   0.2117
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[31]   0.2115
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[31]        0.2115
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[31]   0.2115
 chip_core/net2011                                             0.2115
 chip_core/mprj/mprj/net128                                    0.2113
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2113
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2113
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.2113
 chip_core/_12815_                                             0.2113
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[22]        0.2112
 chip_core/net1982                                             0.2112
 chip_core/_11308_                                             0.2111
 chip_core/net2054                                             0.2109
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[17]   0.2109
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[17]   0.2109
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[17]              0.2109
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[22]   0.2108
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[21]        0.2108
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[20].Z   0.2104
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[20].Z   0.2104
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[20].Z   0.2104
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2104
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[17].Z   0.2104
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2102
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.2100
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[3].Z   0.2099
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[3].Z   0.2095
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[3].Z   0.2095
 chip_core/_11390_                                             0.2093
 chip_core/_11702_                                             0.2091
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[28]              0.2090
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[21].Z   0.2090
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[21].Z   0.2090
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[21].Z   0.2090
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2086
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.2085
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[22]   0.2082
 chip_core/housekeeping/_1248_                                 0.2082
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2081
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2081
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2081
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[17]   0.2080
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[17]        0.2080
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[17]   0.2080
 chip_core/_00405_                                             0.2078
 chip_core/_14229_                                             0.2074
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.2073
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.2066
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.2066
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.2066
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[13].Z   0.2066
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[13].Z   0.2066
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[13].Z   0.2066
 chip_core/net1974                                             0.2059
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[25]        0.2050
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[25]   0.2048
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[25]   0.2048
 chip_core/_14730_                                             0.2046
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2044
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2044
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.2044
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[16]   0.2044
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[16]              0.2044
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[16]   0.2044
 chip_core/net11075                                            0.2043
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2041
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2041
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.2041
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[30]   0.2031
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[30]   0.2031
 chip_core/_13764_                                             0.2029
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[28]        0.2028
 chip_core/net2026                                             0.2025
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2021
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2021
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.2021
 chip_core/_11731_                                             0.2020
 chip_core/mprj/mprj/net59                                     0.2019
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[15].Z   0.2018
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[15].Z   0.2014
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[15].Z   0.2014
 chip_core/_15154_                                             0.2013
 chip_core/net1998                                             0.2011
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[20]        0.2010
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[25]   0.2002
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[25]        0.2002
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[25]   0.2002
 chip_core/mgmt_buffers.mprj_dat_o_user[5]                     0.2001
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[15]   0.1999
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[15]   0.1999
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[15]              0.1999
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[28]   0.1993
 chip_core/mprj/mprj/net654                                    0.1990
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[28]   0.1990
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.1989
 chip_core/net2035                                             0.1984
 chip_core/_11212_                                             0.1983
 chip_core/_13762_                                             0.1980
 chip_core/net1970                                             0.1978
 chip_core/_13057_                                             0.1978
 chip_core/mgmt_buffers.mprj_dat_i_user[15]                    0.1975
 chip_core/_08986_                                             0.1975
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1972
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1972
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1972
 chip_core/_07678_                                             0.1970
 chip_core/_11395_                                             0.1970
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1968
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1968
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1968
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1964
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1964
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1964
 chip_core/net2050                                             0.1960
 chip_core/housekeeping/_2425_                                 0.1959
 chip_core/_03617_                                             0.1959
 chip_core/_04125_                                             0.1954
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[26]   0.1953
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[26]        0.1953
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[26]   0.1953
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[21].Z   0.1953
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[21].Z   0.1953
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[21].Z   0.1953
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.1949
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.1949
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.1949
 chip_core/_07683_                                             0.1948
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.1948
 chip_core/_12496_                                             0.1948
 chip_core/net2022                                             0.1947
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1947
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1947
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1947
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.1946
 chip_core/_04214_                                             0.1946
 chip_core/_04975_                                             0.1942
 chip_core/_04890_                                             0.1941
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[20].Z   0.1939
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[20].Z   0.1939
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[20].Z   0.1939
 chip_core/_13040_                                             0.1932
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].Z   0.1927
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].Z   0.1927
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[16].Z   0.1927
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1926
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1926
 chip_core/_08786_                                             0.1924
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[13]              0.1923
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[13]   0.1922
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[13]   0.1922
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[18]   0.1922
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[18]              0.1922
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[18]   0.1922
 chip_core/_11757_                                             0.1918
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.1916
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.1915
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[22]   0.1914
 chip_core/_12606_                                             0.1914
 chip_core/mgmt_buffers.la_oenb_core[60]                       0.1909
 chip_core/mgmt_buffers.mprj_dat_i_user[7]                     0.1908
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[22]   0.1905
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[28]   0.1905
 chip_core/housekeeping/_1612_                                 0.1903
 chip_core/_11707_                                             0.1903
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.1903
 chip_core/housekeeping/_1860_                                 0.1901
 chip_core/soc.core.RAM128/Do0MUX.SEL1[2]                      0.1901
 chip_core/soc.core.RAM256.BANK128[0].RAM128/Do0MUX.SEL1[2]    0.1901
 chip_core/soc.core.RAM256.BANK128[1].RAM128/Do0MUX.SEL1[2]    0.1901
 chip_core/_07550_                                             0.1899
 chip_core/mgmt_buffers.mprj_dat_i_user[3]                     0.1899
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1897
 chip_core/_05054_                                             0.1897
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[17].Z   0.1894
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[17].Z   0.1894
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[17].Z   0.1894
 chip_core/mgmt_buffers.mprj_sel_o_user[1]                     0.1892
 chip_core/_12788_                                             0.1890
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[23]   0.1890
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[23]        0.1890
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[23]   0.1890
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.1886
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.1886
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[14].Z   0.1884
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.1883
 chip_core/housekeeping/_2456_                                 0.1882
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[14].Z   0.1882
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[14].Z   0.1882
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[28]        0.1877
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1876
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1876
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1876
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[18]   0.1873
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[18]        0.1873
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[18]   0.1873
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1873
 chip_core/mprj/mprj/_089_                                     0.1871
 chip_core/_13687_                                             0.1870
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1869
 chip_core/mprj/mprj/net160                                    0.1867
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[30]        0.1867
 chip_core/housekeeping/_1268_                                 0.1865
 chip_core/mprj/mprj/net71                                     0.1862
 chip_core/soc.core.RAM256.Do0_pre[1][13]                      0.1860
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[9]               0.1860
 chip_core/mgmt_buffers.mprj_sel_o_core[3]                     0.1855
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].Z   0.1855
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].Z   0.1855
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].Z   0.1855
 chip_core/_13959_                                             0.1852
 chip_core/_14385_                                             0.1851
 chip_core/net10325                                            0.1850
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[11].Z   0.1850
 chip_core/mprj/mprj/_024_                                     0.1848
 chip_core/_13563_                                             0.1847
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[11].Z   0.1847
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[11].Z   0.1847
 chip_core/mprj/mprj/net131                                    0.1846
 chip_core/_05045_                                             0.1845
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[2]               0.1841
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[2]   0.1841
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[2]   0.1841
 chip_core/_11465_                                             0.1838
 chip_core/net8470                                             0.1838
 chip_core/mprj/mprj/net690                                    0.1835
 chip_core/_05127_                                             0.1832
 chip_core/housekeeping/_1936_                                 0.1832
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.1830
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.1830
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.1830
 chip_core/_12384_                                             0.1830
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1830
 chip_core/_12423_                                             0.1830
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.1828
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1826
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1826
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1826
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1825
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1825
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1825
 chip_core/_04987_                                             0.1825
 chip_core/soc.core.RAM256.Do0_pre[1][15]                      0.1820
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[19]   0.1819
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[19]              0.1819
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[19]   0.1819
 chip_core/net10324                                            0.1795
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[29]        0.1795
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[29]   0.1795
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[29]   0.1795
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.1794
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1794
 chip_core/mprj/mprj/net62                                     0.1794
 chip_core/_11323_                                             0.1793
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[22]              0.1792
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[22]   0.1792
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[22]   0.1792
 chip_core/_14459_                                             0.1790
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.1789
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.1789
 chip_core/_11694_                                             0.1787
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[21].Z   0.1786
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[21].Z   0.1786
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[21].Z   0.1786
 chip_core/_06737_                                             0.1786
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1783
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1783
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1783
 chip_core/_11311_                                             0.1781
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[24]              0.1777
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[24]   0.1777
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[24]   0.1777
 chip_core/_11335_                                             0.1771
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[14]   0.1770
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[14]   0.1770
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[14]              0.1770
 chip_core/_11763_                                             0.1769
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[16]        0.1767
 chip_core/mprj/mprj/_069_                                     0.1763
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[17]        0.1761
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[24]        0.1761
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[24]   0.1761
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[24]   0.1761
 chip_core/_12322_                                             0.1759
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1758
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1758
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1758
 chip_core/_11689_                                             0.1753
 chip_core/_15116_                                             0.1751
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[14]   0.1751
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[14]        0.1751
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[14]   0.1751
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1751
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1751
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1751
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1747
 chip_core/_07642_                                             0.1747
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[17]              0.1747
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[17]   0.1747
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[17]   0.1747
 chip_core/net2075                                             0.1743
 chip_core/housekeeping/_0988_                                 0.1741
 chip_core/_09401_                                             0.1739
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.1738
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[20]   0.1737
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[21]   0.1737
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[21]   0.1737
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[21].Z   0.1737
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[21].Z   0.1737
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[21].Z   0.1737
 chip_core/housekeeping/_0911_                                 0.1737
 chip_core/_11232_                                             0.1736
 chip_core/_15119_                                             0.1736
 chip_core/_04119_                                             0.1733
 chip_core/_11762_                                             0.1733
 chip_core/_09668_                                             0.1732
 chip_core/mgmt_buffers.mprj_ack_i_user                        0.1729
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[20]   0.1727
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[18]        0.1722
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[18]   0.1722
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[18]   0.1722
 chip_core/_07694_                                             0.1721
 chip_core/_04263_                                             0.1720
 chip_core/_11778_                                             0.1716
 chip_core/mprj/mprj/net97                                     0.1715
 chip_core/_11985_                                             0.1708
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[24]   0.1708
 chip_core/_13576_                                             0.1706
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[23]   0.1703
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[23]   0.1703
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[23]              0.1703
 chip_core/_11339_                                             0.1703
 chip_core/_11456_                                             0.1700
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[24]   0.1700
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[24]        0.1700
 chip_core/_00445_                                             0.1699
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[22]        0.1695
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[29]   0.1691
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[29]        0.1691
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[29]   0.1691
 chip_core/soc.core.RAM256.Do0_pre[1][22]                      0.1688
 chip_core/soc.core.RAM256.Do0_pre[1][21]                      0.1686
 chip_core/mprj/mprj/_138_                                     0.1686
 chip_core/_14672_                                             0.1685
 chip_core/housekeeping/gpio_configure[1][1]                   0.1681
 chip_core/net3556                                             0.1681
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1677
 chip_core/_14542_                                             0.1673
 chip_core/_04936_                                             0.1671
 chip_core/_04919_                                             0.1668
 chip_core/_04984_                                             0.1668
 chip_core/_12037_                                             0.1667
 chip_core/soc.core.RAM256.Do0_pre[1][23]                      0.1666
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[12]              0.1665
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[12]   0.1665
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[12]   0.1665
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[1]               0.1664
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[1]   0.1664
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[1]   0.1664
 chip_core/mprj/mprj/_016_                                     0.1662
 chip_core/mprj/mprj/net134                                    0.1662
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.1662
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.1662
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.1662
 chip_core/housekeeping/_1028_                                 0.1661
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1661
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1660
 chip_core/_11045_                                             0.1659
 chip_core/_07551_                                             0.1659
 chip_core/_11724_                                             0.1655
 chip_core/_13165_                                             0.1653
 chip_core/housekeeping/_2601_                                 0.1649
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.1649
 chip_core/soc.core.multiregimpl124_regs1                      0.1647
 chip_core/housekeeping/_1872_                                 0.1647
 chip_core/net2063                                             0.1647
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[16]   0.1647
 chip_core/net1986                                             0.1646
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.1644
 chip_core/mprj/mprj/net687                                    0.1644
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.1641
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.1641
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.1641
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.1641
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[9]   0.1641
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[9]   0.1641
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.1640
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.1640
 chip_core/net2034                                             0.1639
 chip_core/soc.core.RAM256.Do0_pre[1][14]                      0.1638
 chip_core/housekeeping/gpio_configure[25][0]                  0.1638
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.1638
 chip_core/mgmt_buffers.la_oenb_core[56]                       0.1634
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1634
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1634
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1634
 chip_core/housekeeping/_2594_                                 0.1634
 chip_core/_03601_                                             0.1632
 chip_core/soc.core.RAM256.BANK128[1].RAM128/A0BUF[3].X        0.1632
 chip_core/soc.core.RAM256.BANK128[0].RAM128/A0BUF[3].X        0.1632
 chip_core/soc.core.RAM128/A0BUF[3].X                          0.1631
 chip_core/_11751_                                             0.1629
 chip_core/mgmt_buffers.mprj_dat_o_core[26]                    0.1625
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[23]   0.1623
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[23]        0.1623
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[23]   0.1623
 chip_core/_13641_                                             0.1622
 chip_core/net3124                                             0.1618
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[13].Z   0.1617
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[13].Z   0.1617
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[13].Z   0.1617
 chip_core/mgmt_buffers.mprj_dat_o_user[13]                    0.1617
 chip_core/mgmt_buffers.mprj_dat_o_core[31]                    0.1617
 chip_core/housekeeping/gpio_configure[33][12]                 0.1617
 chip_core/_04945_                                             0.1615
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.1614
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.1614
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[0].X   0.1614
 chip_core/_04881_                                             0.1614
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1614
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1614
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1614
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[16]   0.1611
 chip_core/mgmt_buffers.mprj_dat_o_user[8]                     0.1608
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.1608
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.1608
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.1608
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[17]   0.1608
 chip_core/_07651_                                             0.1607
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[31]        0.1606
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[31]   0.1606
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[31]   0.1606
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1603
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1603
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1603
 chip_core/net2068                                             0.1602
 chip_core/_11329_                                             0.1602
 chip_core/_10399_                                             0.1601
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[30]              0.1601
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[30]   0.1601
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[30]   0.1601
 chip_core/_12432_                                             0.1600
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[17]   0.1598
 chip_core/mprj/mprj/_054_                                     0.1597
 chip_core/soc.core.la_oe_storage[51]                          0.1597
 chip_core/housekeeping/net1049                                0.1596
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[19]        0.1587
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[19]   0.1587
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[19]   0.1587
 chip_core/_11848_                                             0.1586
 chip_core/_12443_                                             0.1586
 chip_core/mprj/mprj/net133                                    0.1580
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[30]   0.1580
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[30]   0.1580
 chip_core/_11457_                                             0.1573
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1571
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1571
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1571
 chip_core/mprj/mprj/net58                                     0.1570
 chip_core/_14734_                                             0.1570
 chip_core/_10137_                                             0.1567
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.1563
 chip_core/_09675_                                             0.1563
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.1561
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1559
 chip_core/soc.core.dff2_bus_dat_r[28]                         0.1558
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1557
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[0]          0.1556
 chip_core/_08693_                                             0.1554
 chip_core/_14678_                                             0.1552
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.1552
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.1552
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.1552
 chip_core/mprj/mprj/net738                                    0.1548
 chip_core/mprj/mprj/net69                                     0.1547
 chip_core/_12486_                                             0.1546
 chip_core/housekeeping/net1061                                0.1544
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[25]        0.1543
 chip_core/_03424_                                             0.1543
 chip_core/_08896_                                             0.1542
 chip_core/net1996                                             0.1541
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1539
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1539
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1539
 chip_core/mgmt_buffers.mprj_sel_o_user[0]                     0.1538
 chip_core/housekeeping/mgmt_gpio_data[10]                     0.1537
 chip_core/net728                                              0.1535
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.WEBUF[0].A           0.1535
 chip_core/soc.core.gpioin3_gpioin3_irq                        0.1535
 chip_core/mprj/mprj/_133_                                     0.1535
 chip_core/mprj/mprj/net481                                    0.1534
 chip_core/_11790_                                             0.1534
 chip_core/_11705_                                             0.1533
 chip_core/_11389_                                             0.1533
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.WEBUF[0].A   0.1532
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.WEBUF[0].A   0.1532
 chip_core/_03811_                                             0.1532
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1531
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1531
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1531
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[15]   0.1529
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[15]   0.1529
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[15]              0.1529
 chip_core/housekeeping/_0983_                                 0.1529
 chip_core/_04950_                                             0.1528
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[15]   0.1528
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[15]   0.1528
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[15]        0.1528
 chip_core/soc.core.RAM256.Do0_pre[1][18]                      0.1527
 chip_core/_04884_                                             0.1526
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1524
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1524
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1524
 chip_core/net2094                                             0.1524
 chip_core/housekeeping/_0143_                                 0.1524
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1521
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1521
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1521
 chip_core/_03852_                                             0.1521
 chip_core/soc.core.RAM256.Do0_pre[1][20]                      0.1520
 chip_core/_11753_                                             0.1519
 chip_core/housekeeping/_2777_                                 0.1519
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1517
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1517
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1517
 chip_core/_00346_                                             0.1516
 chip_core/mprj/mprj/net699                                    0.1516
 chip_core/_11786_                                             0.1511
 chip_core/_03613_                                             0.1510
 chip_core/mgmt_buffers.la_oenb_core[58]                       0.1509
 chip_core/_13568_                                             0.1509
 chip_core/net1632                                             0.1508
 chip_core/net2023                                             0.1507
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1506
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1506
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1506
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1506
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1506
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1506
 chip_core/soc.core.RAM256.Do0_pre[1][19]                      0.1505
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[19]   0.1505
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[19]        0.1505
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[19]   0.1505
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[30]        0.1501
 chip_core/mgmt_buffers.la_data_in_core[65]                    0.1499
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[17]        0.1499
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[17]   0.1499
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[17]   0.1499
 chip_core/_09709_                                             0.1498
 chip_core/net1137                                             0.1498
 chip_core/net2098                                             0.1498
 chip_core/_11361_                                             0.1497
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1496
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1496
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1496
 chip_core/housekeeping/_1660_                                 0.1496
 chip_core/soc.core.dff2_bus_dat_r[30]                         0.1496
 chip_core/_12511_                                             0.1496
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1495
 chip_core/_11479_                                             0.1494
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1493
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1490
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1490
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1490
 chip_core/mgmt_buffers.mprj_dat_o_user[9]                     0.1490
 chip_core/net1607                                             0.1489
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[20]        0.1489
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[20]   0.1489
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[20]   0.1489
 chip_core/_11781_                                             0.1489
 chip_core/_11739_                                             0.1488
 chip_core/mgmt_buffers.mprj_dat_o_user[11]                    0.1486
 chip_core/net1132                                             0.1486
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[17]        0.1486
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[17]   0.1486
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[17]   0.1486
 chip_core/soc.core.mprj_wb_iena_storage                       0.1485
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[21].Z   0.1484
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[21].Z   0.1484
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[21].Z   0.1484
 chip_core/_09600_                                             0.1484
 chip_core/_11726_                                             0.1483
 chip_core/net10323                                            0.1483
 chip_core/housekeeping/_2908_                                 0.1483
 chip_core/soc.core.RAM256.BANK128[0].RAM128/Do0MUX.SEL1[3]    0.1482
 chip_core/soc.core.RAM256.BANK128[1].RAM128/Do0MUX.SEL1[3]    0.1482
 chip_core/soc.core.RAM128/Do0MUX.SEL1[3]                      0.1482
 chip_core/housekeeping/_2860_                                 0.1481
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].Z   0.1480
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].Z   0.1480
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].Z   0.1480
 chip_core/net1985                                             0.1479
 chip_core/_13735_                                             0.1479
 chip_core/_15205_                                             0.1477
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.1477
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.1477
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[24].TE_B   0.1477
 chip_core/_12414_                                             0.1473
 chip_core/housekeeping/_0895_                                 0.1472
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[25]   0.1465
 chip_core/_07711_                                             0.1462
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[8]   0.1462
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[8]   0.1462
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[8]               0.1461
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[27]   0.1461
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[27]   0.1461
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[27]        0.1461
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[25]   0.1461
 chip_core/housekeeping/net877                                 0.1461
 chip_core/_11293_                                             0.1457
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[18]        0.1456
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1455
 chip_core/mprj/mprj/net701                                    0.1455
 chip_core/mprj/mprj/_120_                                     0.1455
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[25]   0.1454
 chip_core/_12473_                                             0.1453
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1452
 chip_core/_04993_                                             0.1452
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].Z   0.1452
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].Z   0.1452
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].Z   0.1452
 chip_core/net1126                                             0.1451
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[21]   0.1451
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[21]        0.1451
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[21]   0.1451
 chip_core/_04954_                                             0.1450
 chip_core/_11756_                                             0.1450
 chip_core/_13214_                                             0.1445
 chip_core/soc.core.gpioin1_gpioin1_irq                        0.1443
 chip_core/mprj/mprj/net63                                     0.1443
 chip_core/mprj/mprj/net74                                     0.1442
 chip_core/_07699_                                             0.1441
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[25]   0.1441
 chip_core/mgmt_buffers.mprj_dat_o_user[7]                     0.1440
 chip_core/_12784_                                             0.1440
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].Z   0.1439
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].Z   0.1437
 chip_core/_04131_                                             0.1437
 chip_core/housekeeping/_2907_                                 0.1437
 chip_core/_15186_                                             0.1436
 chip_core/_11710_                                             0.1434
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].Z   0.1433
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[7].Z   0.1430
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[7].Z   0.1430
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[22]   0.1427
 chip_core/_07690_                                             0.1425
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[8].Z   0.1424
 chip_core/_07707_                                             0.1423
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[8].Z   0.1423
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[8].Z   0.1423
 chip_core/housekeeping/_1020_                                 0.1422
 chip_core/net1922                                             0.1421
 chip_core/_04168_                                             0.1421
 chip_core/soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[2]   0.1421
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[20]   0.1420
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[20]              0.1420
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[20]   0.1420
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[13]   0.1420
 chip_core/net4180                                             0.1419
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[21]        0.1419
 chip_core/_11838_                                             0.1418
 chip_core/net11132                                            0.1417
 chip_core/net1134                                             0.1416
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.1416
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.1416
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.1416
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[17]        0.1415
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[2].Z   0.1409
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[2].Z   0.1409
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[2].Z   0.1409
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.1407
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.1407
 chip_core/net2072                                             0.1406
 chip_core/housekeeping/_3075_                                 0.1406
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.1405
 chip_core/mgmt_buffers.mprj_dat_o_user[2]                     0.1402
 chip_core/housekeeping/_1537_                                 0.1402
 chip_core/_12297_                                             0.1400
 chip_core/_04948_                                             0.1399
 chip_core/_07672_                                             0.1399
 chip_core/net2246                                             0.1398
 chip_core/_07702_                                             0.1397
 chip_core/_11863_                                             0.1395
 chip_core/net11069                                            0.1395
 chip_core/_07628_                                             0.1392
 chip_core/_09690_                                             0.1390
 chip_core/net2042                                             0.1390
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[22]   0.1388
 chip_core/_12416_                                             0.1388
 chip_core/_13299_                                             0.1388
 chip_core/_11061_                                             0.1385
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.1385
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.1385
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[6]               0.1380
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[6]   0.1380
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[6]   0.1380
 chip_core/housekeeping/_1452_                                 0.1380
 chip_core/net1979                                             0.1379
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1377
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1377
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1377
 chip_core/net4458                                             0.1374
 chip_core/mgmt_buffers.mprj_dat_o_core[17]                    0.1374
 chip_core/_03599_                                             0.1373
 chip_core/net4056                                             0.1373
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[31]        0.1373
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[31]   0.1373
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[31]   0.1373
 chip_core/_13575_                                             0.1372
 chip_core/_09708_                                             0.1372
 chip_core/net4635                                             0.1371
 chip_core/_04986_                                             0.1371
 chip_core/_07679_                                             0.1370
 chip_core/_14249_                                             0.1370
 chip_core/mgmt_buffers.mprj_sel_o_core[0]                     0.1369
 chip_core/_09454_                                             0.1369
 chip_core/housekeeping/gpio_configure[21][3]                  0.1368
 chip_core/_04925_                                             0.1368
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[24]   0.1368
 chip_core/housekeeping/net951                                 0.1368
 chip_core/_07621_                                             0.1366
 chip_core/_12792_                                             0.1365
 chip_core/net1999                                             0.1365
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.1364
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[8]               0.1364
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[8]   0.1364
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[8]   0.1364
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.1363
 chip_core/soc.core.RAM256.Do0_pre[1][10]                      0.1363
 chip_core/_13909_                                             0.1363
 chip_core/mgmt_buffers.mprj_dat_i_user[11]                    0.1362
 chip_core/_08988_                                             0.1361
 chip_core/_08994_                                             0.1361
 chip_core/_11332_                                             0.1361
 chip_core/net622                                              0.1359
 chip_core/housekeeping/net822                                 0.1359
 chip_core/_11700_                                             0.1359
 chip_core/_08753_                                             0.1358
 chip_core/mprj/mprj/net105                                    0.1358
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[26]   0.1358
 chip_core/_09563_                                             0.1357
 chip_core/net4046                                             0.1356
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[26]   0.1354
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[26]        0.1354
 chip_core/housekeeping/_3146_                                 0.1354
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.1353
 chip_core/_11858_                                             0.1353
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.1352
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[30]   0.1351
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[30]   0.1351
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[2].Z   0.1351
 chip_core/mprj/mprj/net91                                     0.1351
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[25]        0.1349
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.1347
 chip_core/mprj/mprj/_076_                                     0.1347
 chip_core/housekeeping/_0150_                                 0.1346
 chip_core/_13161_                                             0.1346
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[13].Z   0.1344
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[13].Z   0.1344
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[13].Z   0.1344
 chip_core/_11056_                                             0.1343
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[8]   0.1342
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[8]   0.1342
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[8]               0.1342
 chip_core/housekeeping/_3060_                                 0.1342
 chip_core/net2247                                             0.1342
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[17]   0.1342
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[17]        0.1342
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[17]   0.1342
 chip_core/mgmt_buffers.la_oenb_core[65]                       0.1340
 chip_core/_07662_                                             0.1340
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[3]   0.1340
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[3]   0.1340
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[3]               0.1340
 chip_core/_09227_                                             0.1339
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[20]   0.1339
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[20]   0.1339
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[20]        0.1339
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[14]   0.1338
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[14]   0.1338
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[14]        0.1338
 chip_core/_09502_                                             0.1338
 chip_core/_12478_                                             0.1336
 chip_core/soc.core.dff2_bus_dat_r[16]                         0.1335
 chip_core/_12649_                                             0.1332
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]   0.1332
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1331
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1331
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1331
 chip_core/net1991                                             0.1331
 chip_core/net2249                                             0.1331
 chip_core/housekeeping/_2171_                                 0.1331
 chip_core/_10384_                                             0.1330
 chip_core/_04878_                                             0.1330
 chip_core/mprj/mprj/net90                                     0.1328
 chip_core/_07677_                                             0.1327
 chip_core/_13278_                                             0.1326
 chip_core/_13657_                                             0.1326
 chip_core/_12228_                                             0.1325
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[2].Z   0.1325
 chip_core/_14351_                                             0.1323
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[27]   0.1321
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[27]        0.1321
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[27]   0.1321
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[7].Z   0.1320
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1318
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1318
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1318
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[15]        0.1318
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[6]   0.1318
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[6]   0.1318
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[6]               0.1318
 chip_core/_14801_                                             0.1318
 chip_core/_12381_                                             0.1318
 chip_core/_11382_                                             0.1317
 chip_core/_00342_                                             0.1316
 chip_core/mprj/mprj/net56                                     0.1316
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[30]   0.1316
 chip_core/net2084                                             0.1316
 chip_core/mprj/mprj/_096_                                     0.1316
 chip_core/mprj/mprj/net531                                    0.1314
 chip_core/net1796                                             0.1314
 chip_core/_11767_                                             0.1313
 chip_core/_12615_                                             0.1312
 chip_core/_09467_                                             0.1309
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[19]        0.1309
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[19]   0.1309
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[19]   0.1309
 chip_core/_09526_                                             0.1307
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.1307
 chip_core/_15455_                                             0.1305
 chip_core/_12507_                                             0.1304
 chip_core/mprj/mprj/net122                                    0.1303
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[17]   0.1303
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[17]   0.1303
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[19]   0.1303
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[19]   0.1303
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[19]        0.1303
 chip_core/housekeeping/_2968_                                 0.1303
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[11]        0.1301
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[11]   0.1301
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[11]   0.1301
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[13].Z   0.1300
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[13].Z   0.1300
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[13].Z   0.1300
 chip_core/net3087                                             0.1299
 chip_core/_11213_                                             0.1298
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[17]        0.1298
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[17]   0.1298
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[17]   0.1298
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1297
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1297
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1297
 chip_core/soc.core.RAM128/Do0MUX.SEL1[1]                      0.1297
 chip_core/soc.core.RAM256.BANK128[0].RAM128/Do0MUX.SEL1[1]    0.1297
 chip_core/soc.core.RAM256.BANK128[1].RAM128/Do0MUX.SEL1[1]    0.1297
 chip_core/_14674_                                             0.1296
 chip_core/_04180_                                             0.1296
 chip_core/_09870_                                             0.1296
 chip_core/mgmt_buffers.mprj_dat_i_user[9]                     0.1293
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.1293
 chip_core/_14735_                                             0.1293
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.1292
 chip_core/net10317                                            0.1292
 chip_core/_12542_                                             0.1292
 chip_core/housekeeping/_2489_                                 0.1290
 chip_core/housekeeping/_1023_                                 0.1290
 chip_core/_08895_                                             0.1289
 chip_core/_03636_                                             0.1288
 chip_core/_07701_                                             0.1288
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[18]   0.1288
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[18]   0.1288
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[18]        0.1288
 chip_core/_12420_                                             0.1287
 chip_core/_03430_                                             0.1285
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[23].Z   0.1285
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[23].Z   0.1285
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[23].Z   0.1285
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[20].Z   0.1285
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[20].Z   0.1285
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[20].Z   0.1285
 chip_core/_09002_                                             0.1283
 chip_core/net2087                                             0.1283
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[30]   0.1283
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[15]   0.1282
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[15]        0.1282
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[15]   0.1282
 chip_core/_04887_                                             0.1282
 chip_core/mprj/mprj/net68                                     0.1281
 chip_core/housekeeping/_1984_                                 0.1280
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[15]        0.1280
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[15]   0.1280
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[15]   0.1280
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.1275
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.1275
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.1275
 chip_core/_13569_                                             0.1275
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1273
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1273
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.1273
 chip_core/mprj/mprj/net350                                    0.1271
 chip_core/_11747_                                             0.1270
 chip_core/_12665_                                             0.1270
 chip_core/net1994                                             0.1269
 chip_core/_01409_                                             0.1269
 chip_core/net1983                                             0.1268
 chip_core/_05125_                                             0.1266
 chip_core/_04378_                                             0.1266
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[15]        0.1265
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[15]   0.1265
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[15]   0.1265
 chip_core/mprj/mprj/net442                                    0.1265
 chip_core/_10695_                                             0.1264
 chip_core/_05061_                                             0.1264
 chip_core/net8933                                             0.1263
 chip_core/_07719_                                             0.1263
 chip_core/_11813_                                             0.1262
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.1261
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.1261
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.1261
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[15]        0.1260
 chip_core/_13802_                                             0.1259
 chip_core/_03871_                                             0.1258
 chip_core/housekeeping/_1015_                                 0.1258
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1257
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1257
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1257
 chip_core/mprj/mprj/net67                                     0.1257
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1256
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1256
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1256
 chip_core/_04156_                                             0.1256
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[14]   0.1255
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[14]   0.1255
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[14]        0.1255
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1254
 chip_core/housekeeping/net1367                                0.1253
 chip_core/net3171                                             0.1253
 chip_core/_09469_                                             0.1252
 chip_core/_11730_                                             0.1251
 chip_core/_09691_                                             0.1250
 chip_core/_12418_                                             0.1250
 chip_core/housekeeping/_1317_                                 0.1249
 chip_core/mprj/mprj/net483                                    0.1249
 chip_core/mprj/mprj/net57                                     0.1249
 chip_core/mgmt_buffers.mprj_dat_o_user[1]                     0.1248
 chip_core/_13199_                                             0.1248
 chip_core/_07553_                                             0.1248
 chip_core/_08925_                                             0.1247
 chip_core/housekeeping/_2551_                                 0.1247
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[3].Z   0.1247
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1246
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.1246
 chip_core/housekeeping/gpio_configure[25][1]                  0.1244
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[22]        0.1244
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[22]   0.1244
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[22]   0.1244
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[17]        0.1243
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[17]   0.1243
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[17]   0.1243
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[3].Z   0.1241
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[3].Z   0.1241
 chip_core/_03845_                                             0.1241
 chip_core/_04401_                                             0.1241
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[13]        0.1241
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[13]   0.1241
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[13]   0.1241
 chip_core/_13218_                                             0.1240
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[9]               0.1240
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[9]   0.1240
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[9]   0.1240
 chip_core/_15092_                                             0.1239
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.1239
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.1239
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.1239
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[2].Z   0.1238
 chip_core/housekeeping/net543                                 0.1238
 chip_core/net8572                                             0.1238
 chip_core/_11708_                                             0.1237
 chip_core/net1981                                             0.1237
 chip_core/_15548_                                             0.1236
 chip_core/housekeeping/net1366                                0.1236
 chip_core/_12238_                                             0.1236
 chip_core/mgmt_buffers.mprj_dat_o_core[11]                    0.1235
 chip_core/_11686_                                             0.1234
 chip_core/soc.core.la_oe_storage[123]                         0.1234
 chip_core/mprj/mprj/net113                                    0.1234
 chip_core/housekeeping/_2780_                                 0.1232
 chip_core/_08981_                                             0.1231
 chip_core/_13772_                                             0.1230
 chip_core/housekeeping/net874                                 0.1230
 chip_core/_13571_                                             0.1230
 chip_core/_11478_                                             0.1230
 chip_core/_04813_                                             0.1229
 chip_core/soc.core.VexRiscv.externalInterruptArray_regNext[5]   0.1229
 chip_core/_01165_                                             0.1228
 chip_core/_12282_                                             0.1227
 chip_core/_12402_                                             0.1225
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[29]   0.1225
 chip_core/_04391_                                             0.1224
 chip_core/_12779_                                             0.1223
 chip_core/mprj/mprj/net566                                    0.1223
 chip_core/net2051                                             0.1222
 chip_core/housekeeping/net785                                 0.1220
 chip_core/mprj/mprj/net542                                    0.1219
 chip_core/net1138                                             0.1219
 chip_core/housekeeping/_0878_                                 0.1218
 chip_core/_08998_                                             0.1218
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[4]   0.1218
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[4]   0.1218
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[4]               0.1218
 chip_core/housekeeping/gpio_configure[23][11]                 0.1218
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1217
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1217
 chip_core/_11745_                                             0.1216
 chip_core/_11325_                                             0.1216
 chip_core/net2003                                             0.1215
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.1214
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.1214
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.1214
 chip_core/_04366_                                             0.1213
 chip_core/net10330                                            0.1213
 chip_core/net1775                                             0.1213
 chip_core/_03433_                                             0.1213
 chip_core/_04983_                                             0.1211
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[31].Z   0.1210
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[31].Z   0.1210
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[31].Z   0.1210
 chip_core/_11414_                                             0.1209
 chip_core/_13988_                                             0.1208
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[16]        0.1208
 chip_core/net1645                                             0.1207
 chip_core/net2085                                             0.1206
 chip_core/_03751_                                             0.1206
 chip_core/_07424_                                             0.1205
 chip_core/_13686_                                             0.1205
 chip_core/_01512_                                             0.1205
 chip_core/housekeeping/_1294_                                 0.1205
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1203
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1203
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1203
 chip_core/_11455_                                             0.1203
 chip_core/soc.core.dff2_bus_dat_r[19]                         0.1201
 chip_core/_13036_                                             0.1200
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1200
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[14]   0.1199
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[14]              0.1199
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[14]   0.1199
 chip_core/_01502_                                             0.1198
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[16]   0.1197
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[16]        0.1197
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[16]   0.1197
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.1197
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.1197
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.1197
 chip_core/mgmt_buffers.mprj_dat_i_user[13]                    0.1196
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.1193
 chip_core/housekeeping/_0484_                                 0.1193
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.1192
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.1192
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.1192
 chip_core/_12782_                                             0.1192
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.1192
 chip_core/_15286_                                             0.1190
 chip_core/mprj/mprj/net501                                    0.1189
 chip_core/mgmt_buffers.la_oenb_core[62]                       0.1189
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[11].Z   0.1187
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[11].Z   0.1187
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[11].Z   0.1187
 chip_core/net7972                                             0.1186
 chip_core/_09049_                                             0.1186
 chip_core/_04938_                                             0.1185
 chip_core/_04922_                                             0.1185
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[15]              0.1184
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[15]   0.1184
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[15]   0.1184
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.1184
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.1184
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.1184
 chip_core/_03738_                                             0.1183
 chip_core/_14059_                                             0.1183
 chip_core/_11884_                                             0.1182
 chip_core/_04928_                                             0.1182
 chip_core/housekeeping/_3043_                                 0.1180
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[29].Z   0.1179
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[29].Z   0.1179
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[3].FLOATBUF0[29].Z   0.1179
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[27]        0.1178
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[27]   0.1178
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[27]   0.1178
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[23]   0.1177
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[23]   0.1177
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[23]        0.1177
 chip_core/_12805_                                             0.1176
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[28]   0.1173
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[28]   0.1173
 chip_core/_15540_                                             0.1173
 chip_core/_13172_                                             0.1171
 chip_core/_02082_                                             0.1171
 chip_core/_09784_                                             0.1170
 chip_core/_09706_                                             0.1170
 chip_core/_11803_                                             0.1169
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[11]   0.1168
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[11]   0.1168
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[11]        0.1168
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[31]   0.1168
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[31]   0.1168
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[31]        0.1168
 chip_core/_08690_                                             0.1166
 chip_core/housekeeping/gpio_configure[15][7]                  0.1166
 chip_core/_13014_                                             0.1165
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[14]   0.1165
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[14]        0.1165
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[14]   0.1165
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].Z   0.1164
 chip_core/housekeeping/_2400_                                 0.1161
 chip_core/_13222_                                             0.1160
 chip_core/net3094                                             0.1158
 chip_core/mprj/mprj/_083_                                     0.1158
 chip_core/mprj/mprj/_052_                                     0.1157
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[14]   0.1156
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[14]   0.1156
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[14]              0.1156
 chip_core/housekeeping/_2644_                                 0.1156
 chip_core/mprj/mprj/net797                                    0.1155
 chip_core/_11036_                                             0.1154
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.1153
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.1153
 chip_core/_12703_                                             0.1153
 chip_core/_10525_                                             0.1152
 chip_core/_03578_                                             0.1152
 chip_core/net10363                                            0.1149
 chip_core/_11728_                                             0.1148
 chip_core/mprj/mprj/net52                                     0.1147
 chip_core/_01406_                                             0.1147
 chip_core/_12580_                                             0.1147
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.1146
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.1146
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.1146
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].Z   0.1144
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].Z   0.1144
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].Z   0.1144
 chip_core/net10321                                            0.1143
 chip_core/_12614_                                             0.1143
 chip_core/_09116_                                             0.1143
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[13]        0.1142
 chip_core/_07646_                                             0.1142
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[19]        0.1140
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[19]   0.1140
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[19]   0.1140
 chip_core/_00468_                                             0.1139
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[13]        0.1139
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[13]   0.1139
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[13]   0.1139
 chip_core/_11787_                                             0.1138
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[30]        0.1138
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[30]   0.1138
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[30]   0.1138
 chip_core/housekeeping/_3098_                                 0.1138
 chip_core/_12515_                                             0.1136
 chip_core/net8739                                             0.1134
 chip_core/net2010                                             0.1133
 chip_core/soc.core.la_ien_storage[42]                         0.1132
 chip_core/net10358                                            0.1132
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.1131
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.1131
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.1131
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[6].Z   0.1131
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[6].Z   0.1131
 chip_core/_13221_                                             0.1131
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.1130
 chip_core/_08893_                                             0.1130
 chip_core/_11954_                                             0.1128
 chip_core/_11068_                                             0.1128
 chip_core/soc.core.RAM256.Do0_pre[1][12]                      0.1127
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1127
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1127
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[15].Z   0.1127
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.1126
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.1126
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.1126
 chip_core/net8719                                             0.1126
 chip_core/_11925_                                             0.1125
 chip_core/_04362_                                             0.1125
 chip_core/_08367_                                             0.1124
 chip_core/net1781                                             0.1124
 chip_core/_03872_                                             0.1124
 chip_core/housekeeping/_1428_                                 0.1124
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.1123
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.1123
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.1123
 chip_core/housekeeping/net1364                                0.1123
 chip_core/_10146_                                             0.1122
 chip_core/housekeeping/net1098                                0.1122
 chip_core/_07704_                                             0.1121
 chip_core/mgmt_buffers.mprj_adr_o_core[20]                    0.1121
 chip_core/housekeeping/_1536_                                 0.1120
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[20]        0.1120
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[20]   0.1120
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[20]   0.1120
 chip_core/_11453_                                             0.1119
 chip_core/_10397_                                             0.1118
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[11].Z   0.1118
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[11].Z   0.1118
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[11].Z   0.1118
 chip_core/mprj/mprj/_106_                                     0.1118
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[27]   0.1118
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[13]   0.1118
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[13]   0.1118
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[13]              0.1118
 chip_core/housekeeping/net805                                 0.1118
 chip_core/_11202_                                             0.1117
 chip_core/housekeeping/_1081_                                 0.1117
 chip_core/_08898_                                             0.1116
 chip_core/_07580_                                             0.1116
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]   0.1116
 chip_core/_02149_                                             0.1115
 chip_core/mgmt_buffers.la_data_in_core[36]                    0.1115
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[10]        0.1115
 chip_core/net2059                                             0.1115
 chip_core/_12320_                                             0.1115
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.1115
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.1115
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.1115
 chip_core/housekeeping/_2034_                                 0.1114
 chip_core/housekeeping/net995                                 0.1114
 chip_core/net3932                                             0.1114
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.1113
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.1113
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.1113
 chip_core/_08899_                                             0.1113
 chip_core/_12525_                                             0.1113
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.1113
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.1113
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.1113
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[6]               0.1111
 chip_core/_12068_                                             0.1110
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[27].Z   0.1110
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[27].Z   0.1110
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[3].FLOATBUF0[27].Z   0.1110
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1110
 chip_core/housekeeping/mgmt_gpio_data[9]                      0.1110
 chip_core/_02374_                                             0.1109
 chip_core/housekeeping/_1272_                                 0.1108
 chip_core/net1931                                             0.1108
 chip_core/_09403_                                             0.1108
 chip_core/housekeeping/_0930_                                 0.1108
 chip_core/_04174_                                             0.1107
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[13]   0.1107
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[13]   0.1107
 chip_core/_03912_                                             0.1106
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.1106
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.1106
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.1106
 chip_core/_15207_                                             0.1106
 chip_core/mprj/mprj/net171                                    0.1104
 chip_core/_03745_                                             0.1104
 chip_core/_12487_                                             0.1103
 chip_core/housekeeping/_1138_                                 0.1103
 chip_core/_09466_                                             0.1102
 chip_core/_11039_                                             0.1102
 chip_core/net8996                                             0.1101
 chip_core/_12485_                                             0.1101
 chip_core/housekeeping/_2738_                                 0.1100
 chip_core/housekeeping/net833                                 0.1100
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.1100
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.1100
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.1100
 chip_core/_12610_                                             0.1099
 chip_core/net10329                                            0.1099
 chip_core/_09705_                                             0.1098
 chip_core/_02089_                                             0.1098
 chip_core/_07700_                                             0.1098
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[21]   0.1098
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[21]   0.1098
 chip_core/mgmt_buffers.mprj_adr_o_core[15]                    0.1098
 chip_core/net10357                                            0.1097
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[10]   0.1097
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[11]   0.1096
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[11]   0.1096
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[11]              0.1096
 chip_core/_14349_                                             0.1096
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[27]   0.1095
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[27]              0.1095
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[27]   0.1095
 chip_core/housekeeping/_1187_                                 0.1094
 chip_core/_04935_                                             0.1094
 chip_core/mprj/mprj/net55                                     0.1093
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[19]        0.1093
 chip_core/net10373                                            0.1093
 chip_core/net11066                                            0.1092
 chip_core/_11839_                                             0.1092
 chip_core/net2018                                             0.1092
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.1091
 chip_core/_11471_                                             0.1088
 chip_core/mprj/mprj/_078_                                     0.1088
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[10]        0.1088
 chip_core/net2006                                             0.1087
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.1086
 chip_core/mprj/mprj/net662                                    0.1085
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[12]   0.1084
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[12]   0.1084
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[12]        0.1084
 chip_core/mgmt_buffers.la_data_in_core[32]                    0.1084
 chip_core/_07616_                                             0.1084
 chip_core/_08327_                                             0.1083
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].Z   0.1083
 chip_core/net10365                                            0.1082
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[20]   0.1081
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[20]   0.1081
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[20]        0.1081
 chip_core/_02881_                                             0.1081
 chip_core/housekeeping/_1210_                                 0.1080
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[13]   0.1079
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[13]   0.1079
 chip_core/_13733_                                             0.1079
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[13]        0.1079
 chip_core/housekeeping/_1937_                                 0.1079
 chip_core/_11352_                                             0.1078
 chip_core/_03425_                                             0.1078
 chip_core/_11919_                                             0.1077
 chip_core/_02839_                                             0.1077
 chip_core/_10642_                                             0.1076
 chip_core/net10361                                            0.1076
 chip_core/mprj/mprj/net135                                    0.1076
 chip_core/housekeeping/gpio_configure[35][0]                  0.1076
 chip_core/mgmt_buffers.mprj_dat_o_core[22]                    0.1075
 chip_core/_04833_                                             0.1074
 chip_core/_14530_                                             0.1074
 chip_core/_15111_                                             0.1073
 chip_core/_04365_                                             0.1073
 chip_core/net2014                                             0.1073
 chip_core/_01405_                                             0.1072
 chip_core/_12808_                                             0.1070
 chip_core/_00412_                                             0.1069
 chip_core/_11987_                                             0.1068
 chip_core/soc.core.la_ien_storage[11]                         0.1068
 chip_core/_13564_                                             0.1068
 chip_core/housekeeping/_0941_                                 0.1068
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[3].Z   0.1067
 chip_core/_12823_                                             0.1066
 chip_core/_07624_                                             0.1065
 chip_core/housekeeping/_1463_                                 0.1065
 chip_core/housekeeping/_3130_                                 0.1064
 chip_core/mprj/mprj/net728                                    0.1064
 chip_core/_11834_                                             0.1064
 chip_core/_15484_                                             0.1064
 chip_core/_12818_                                             0.1064
 chip_core/_04402_                                             0.1064
 chip_core/net3816                                             0.1063
 chip_core/_12833_                                             0.1063
 chip_core/soc.core.dff2_bus_dat_r[22]                         0.1063
 chip_core/_03685_                                             0.1063
 chip_core/_04814_                                             0.1062
 chip_core/net2002                                             0.1062
 chip_core/mprj/mprj/net18                                     0.1061
 chip_core/_14035_                                             0.1061
 chip_core/_10388_                                             0.1061
 chip_core/soc.core.la_out_storage[42]                         0.1059
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[16]   0.1057
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[16]   0.1057
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[30]         0.1057
 chip_core/housekeeping/_2382_                                 0.1057
 chip_core/_04395_                                             0.1057
 chip_core/_03650_                                             0.1056
 chip_core/_11415_                                             0.1056
 chip_core/_13046_                                             0.1056
 chip_core/_09665_                                             0.1056
 chip_core/net1971                                             0.1056
 chip_core/net10431                                            0.1055
 chip_core/_10625_                                             0.1055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[4]   0.1055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[4]   0.1055
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[4]               0.1055
 chip_core/mprj/mprj/net130                                    0.1055
 chip_core/mprj/mprj/net54                                     0.1055
 chip_core/housekeeping/_1094_                                 0.1053
 chip_core/soc.core.la_oe_storage[30]                          0.1053
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[13]               0.1052
 chip_core/_03419_                                             0.1052
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[15]   0.1051
 chip_core/_15288_                                             0.1051
 chip_core/soc.core.la_ien_storage[25]                         0.1050
 chip_core/net9107                                             0.1050
 chip_core/net8729                                             0.1049
 chip_core/net10433                                            0.1049
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.1047
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[3].Z   0.1047
 chip_core/_11833_                                             0.1046
 chip_core/_07490_                                             0.1046
 chip_core/mprj/mprj/net823                                    0.1046
 chip_core/_04363_                                             0.1046
 chip_core/_11733_                                             0.1044
 chip_core/_15418_                                             0.1044
 chip_core/soc.core.dff2_bus_dat_r[21]                         0.1043
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[18]        0.1043
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[18]   0.1043
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[18]   0.1043
 chip_core/_00256_                                             0.1043
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.1042
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.1042
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.1042
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[27]   0.1042
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[27]        0.1042
 chip_core/_10403_                                             0.1042
 chip_core/housekeeping/_1076_                                 0.1042
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[15]   0.1041
 chip_core/mprj/mprj/_125_                                     0.1041
 chip_core/_03995_                                             0.1040
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[30]        0.1039
 chip_core/_12853_                                             0.1039
 chip_core/_07873_                                             0.1038
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[6].Z   0.1038
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[13]   0.1038
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[13]   0.1038
 chip_core/_11968_                                             0.1037
 chip_core/_12887_                                             0.1036
 chip_core/_11783_                                             0.1036
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.1036
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.1036
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.1036
 chip_core/housekeeping/net670                                 0.1035
 chip_core/_04977_                                             0.1034
 chip_core/_11709_                                             0.1034
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[11]     0.1033
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[12]   0.1033
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[12]   0.1033
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[12]              0.1033
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.1032
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.1032
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.1032
 chip_core/soc.core.VexRiscv.execute_to_memory_ALIGNEMENT_FAULT   0.1031
 chip_core/_13653_                                             0.1031
 chip_core/_14950_                                             0.1031
 chip_core/net2076                                             0.1031
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.1031
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.1031
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.1031
 chip_core/net10332                                            0.1031
 chip_core/_06734_                                             0.1029
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[11].Z   0.1029
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[11].Z   0.1029
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[11].Z   0.1029
 chip_core/_14188_                                             0.1029
 chip_core/soc.core.la_ien_storage[18]                         0.1028
 chip_core/_13160_                                             0.1027
 chip_core/_09669_                                             0.1026
 chip_core/mgmt_buffers.mprj_dat_i_user[1]                     0.1026
 chip_core/housekeeping/net830                                 0.1025
 chip_core/_02763_                                             0.1025
 chip_core/housekeeping/_2663_                                 0.1024
 chip_core/_09400_                                             0.1024
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.1024
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.1024
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.1024
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.1024
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.1024
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.1024
 chip_core/_11393_                                             0.1023
 chip_core/net4774                                             0.1023
 chip_core/_04974_                                             0.1023
 chip_core/_03715_                                             0.1023
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1023
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[30]   0.1022
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.1022
 chip_core/housekeeping/_1122_                                 0.1022
 chip_core/_10850_                                             0.1021
 chip_core/net2025                                             0.1021
 chip_core/_11038_                                             0.1020
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.1020
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.1020
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.1020
 chip_core/housekeeping/net1000                                0.1019
 chip_core/soc.core.multiregimpl29_regs1                       0.1019
 chip_core/_10656_                                             0.1019
 chip_core/housekeeping/_1063_                                 0.1019
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1018
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1018
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.1018
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[24]        0.1018
 chip_core/_08033_                                             0.1017
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[3].Z   0.1017
 chip_core/net3121                                             0.1017
 chip_core/_11416_                                             0.1016
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1016
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1016
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[12].Z   0.1016
 chip_core/housekeeping/_2977_                                 0.1015
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.1015
 chip_core/housekeeping/net1055                                0.1015
 chip_core/_11799_                                             0.1014
 chip_core/_08403_                                             0.1014
 chip_core/housekeeping/_2420_                                 0.1014
 chip_core/_00319_                                             0.1013
 chip_core/_12099_                                             0.1013
 chip_core/_12430_                                             0.1013
 chip_core/_11058_                                             0.1012
 chip_core/_07366_                                             0.1012
 chip_core/_03076_                                             0.1012
 chip_core/_08900_                                             0.1012
 chip_core/_06725_                                             0.1011
 chip_core/_15401_                                             0.1011
 chip_core/_01597_                                             0.1011
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.1009
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.1009
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.1009
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[21]       0.1009
 chip_core/_03664_                                             0.1009
 chip_core/_10652_                                             0.1009
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[2].Z   0.1008
 chip_core/_09692_                                             0.1007
 chip_core/_04384_                                             0.1007
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.1007
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.1007
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[11]   0.1007
 chip_core/net3084                                             0.1006
 chip_core/mprj/mprj/net684                                    0.1006
 chip_core/soc.core.la_ien_storage[51]                         0.1006
 chip_core/_11836_                                             0.1005
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[3]   0.1004
 chip_core/_04010_                                             0.1004
 chip_core/_15187_                                             0.1004
 chip_core/soc.core.la_oe_storage[103]                         0.1002
 chip_core/net3064                                             0.1002
 chip_core/_05009_                                             0.1001
 chip_core/housekeeping/_1112_                                 0.1001
 chip_core/_09237_                                             0.1001
 chip_core/_11697_                                             0.1001
 chip_core/_00475_                                             0.1001
 chip_core/net3115                                             0.1000
 chip_core/housekeeping/net495                                 0.1000
 chip_core/_11904_                                             0.1000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[13].Z   0.0999
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[13].Z   0.0999
 chip_core/_03427_                                             0.0999
 chip_core/_11718_                                             0.0999
 chip_core/_14946_                                             0.0999
 chip_core/_04372_                                             0.0998
 chip_core/net1778                                             0.0998
 chip_core/_08894_                                             0.0997
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[13].Z   0.0997
 chip_core/_14007_                                             0.0997
 chip_core/_05093_                                             0.0995
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0995
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0995
 chip_core/soc.core.RAM256.Do0_pre[1][17]                      0.0995
 chip_core/net4042                                             0.0994
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[10]   0.0993
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[10]   0.0993
 chip_core/_12424_                                             0.0993
 chip_core/housekeeping/_2560_                                 0.0992
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[14]        0.0992
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[14]   0.0992
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[14]   0.0992
 chip_core/net12659                                            0.0992
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[6]          0.0991
 chip_core/_12785_                                             0.0991
 chip_core/_03429_                                             0.0991
 chip_core/_09916_                                             0.0991
 chip_core/_11804_                                             0.0990
 chip_core/mprj/mprj/_071_                                     0.0989
 chip_core/net4107                                             0.0989
 chip_core/_12084_                                             0.0989
 chip_core/housekeeping/_0917_                                 0.0989
 chip_core/net10322                                            0.0989
 chip_core/_03796_                                             0.0989
 chip_core/housekeeping/_1983_                                 0.0988
 chip_core/mprj/mprj/net1005                                   0.0988
 chip_core/_04957_                                             0.0988
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0986
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0986
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0986
 chip_core/_08983_                                             0.0986
 chip_core/_11826_                                             0.0986
 chip_core/_11442_                                             0.0986
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0986
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0986
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0986
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[28]        0.0986
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[28]   0.0986
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[28]   0.0986
 chip_core/_09532_                                             0.0986
 chip_core/_04186_                                             0.0985
 chip_core/_14087_                                             0.0985
 chip_core/_13043_                                             0.0985
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0985
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0985
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0985
 chip_core/_15204_                                             0.0985
 chip_core/_00380_                                             0.0984
 chip_core/net2090                                             0.0984
 chip_core/net11158                                            0.0984
 chip_core/_04283_                                             0.0983
 chip_core/_11983_                                             0.0983
 chip_core/_03603_                                             0.0983
 chip_core/housekeeping/_1066_                                 0.0983
 chip_core/_15312_                                             0.0983
 chip_core/_01023_                                             0.0982
 chip_core/mgmt_buffers.mprj_sel_o_core[1]                     0.0982
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0982
 chip_core/_10265_                                             0.0982
 chip_core/_00455_                                             0.0982
 chip_core/_03932_                                             0.0982
 chip_core/_09527_                                             0.0982
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0981
 chip_core/housekeeping/_1957_                                 0.0981
 chip_core/_00685_                                             0.0981
 chip_core/_02851_                                             0.0981
 chip_core/soc.core.hk_dat_i[13]                               0.0981
 chip_core/_07709_                                             0.0981
 chip_core/housekeeping/gpio_configure[1][10]                  0.0981
 chip_core/mprj/mprj/net96                                     0.0980
 chip_core/mprj/mprj/_061_                                     0.0979
 chip_core/_09408_                                             0.0979
 chip_core/_13555_                                             0.0979
 chip_core/housekeeping/_1354_                                 0.0979
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[13]   0.0979
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[13]   0.0979
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[13]              0.0979
 chip_core/_00715_                                             0.0979
 chip_core/housekeeping/net802                                 0.0979
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[3].Z   0.0978
 chip_core/_12802_                                             0.0978
 chip_core/_12378_                                             0.0978
 chip_core/_04399_                                             0.0978
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0977
 chip_core/mprj/mprj/_029_                                     0.0976
 chip_core/mgmt_buffers.la_oenb_core[54]                       0.0976
 chip_core/housekeeping/gpio_configure[23][7]                  0.0976
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0975
 chip_core/housekeeping/net810                                 0.0975
 chip_core/_14923_                                             0.0975
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[12].Z   0.0974
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[12].Z   0.0974
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[12].Z   0.0974
 chip_core/housekeeping/_1227_                                 0.0974
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0974
 chip_core/net3417                                             0.0974
 chip_core/housekeeping/_1451_                                 0.0971
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0971
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0971
 chip_core/mprj/mprj/_014_                                     0.0970
 chip_core/_00048_                                             0.0970
 chip_core/_09595_                                             0.0969
 chip_core/_06857_                                             0.0968
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[3].Z   0.0968
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[3].Z   0.0968
 chip_core/_07199_                                             0.0967
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0967
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0967
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0967
 chip_core/_13651_                                             0.0966
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0965
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0965
 chip_core/_00268_                                             0.0965
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[23]        0.0964
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[23]   0.0964
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[23]   0.0964
 chip_core/net10430                                            0.0964
 chip_core/net10334                                            0.0964
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0963
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0963
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0963
 chip_core/_09459_                                             0.0962
 chip_core/net3930                                             0.0962
 chip_core/_03639_                                             0.0962
 chip_core/_00390_                                             0.0961
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0961
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0961
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0961
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[3]         0.0961
 chip_core/_10252_                                             0.0960
 chip_core/_03902_                                             0.0960
 chip_core/_07722_                                             0.0960
 chip_core/_11587_                                             0.0960
 chip_core/housekeeping/wbbd_addr[1]                           0.0959
 chip_core/_12455_                                             0.0959
 chip_core/_00317_                                             0.0958
 chip_core/_13142_                                             0.0958
 chip_core/_07629_                                             0.0958
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0958
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0958
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0958
 chip_core/net8917                                             0.0958
 chip_core/housekeeping/_2433_                                 0.0957
 chip_core/net2027                                             0.0956
 chip_core/mprj/mprj/_021_                                     0.0956
 chip_core/_04939_                                             0.0956
 chip_core/net2039                                             0.0956
 chip_core/net2047                                             0.0955
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0955
 chip_core/_05104_                                             0.0955
 chip_core/mprj/mprj/net443                                    0.0954
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0954
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0954
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0954
 chip_core/_15461_                                             0.0954
 chip_core/soc.core.la_out_storage[5]                          0.0953
 chip_core/_12046_                                             0.0952
 chip_core/soc.core.la_out_storage[111]                        0.0952
 chip_core/net3460                                             0.0951
 chip_core/_00290_                                             0.0951
 chip_core/_14521_                                             0.0951
 chip_core/_12412_                                             0.0951
 chip_core/housekeeping/_2664_                                 0.0950
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[10]   0.0950
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[10]   0.0950
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[10]              0.0950
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0950
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0950
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0950
 chip_core/_08684_                                             0.0950
 chip_core/housekeeping/_1865_                                 0.0950
 chip_core/_03993_                                             0.0948
 chip_core/mprj/mprj/net681                                    0.0948
 chip_core/_11225_                                             0.0948
 chip_core/soc.core.uartwishbonebridge_rs232phytx_state        0.0948
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[2]         0.0948
 chip_core/_08708_                                             0.0948
 chip_core/_03711_                                             0.0947
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0946
 chip_core/housekeeping/_2129_                                 0.0946
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0946
 chip_core/_12582_                                             0.0944
 chip_core/_03955_                                             0.0944
 chip_core/_10946_                                             0.0944
 chip_core/mprj/mprj/_010_                                     0.0944
 chip_core/housekeeping/_1349_                                 0.0944
 chip_core/_12613_                                             0.0943
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0943
 chip_core/_12616_                                             0.0943
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[6]   0.0943
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[6]   0.0943
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[27]       0.0942
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[3]   0.0942
 chip_core/mprj/mprj/_121_                                     0.0942
 chip_core/housekeeping/_1110_                                 0.0942
 chip_core/housekeeping/_2086_                                 0.0941
 chip_core/housekeeping/_1070_                                 0.0941
 chip_core/_13487_                                             0.0941
 chip_core/_13531_                                             0.0941
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0940
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0940
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0940
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[24]   0.0940
 chip_core/_14624_                                             0.0940
 chip_core/net10318                                            0.0939
 chip_core/_11765_                                             0.0939
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0938
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0938
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0938
 chip_core/housekeeping/_1856_                                 0.0938
 chip_core/_00338_                                             0.0938
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0938
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0938
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0938
 chip_core/_07991_                                             0.0937
 chip_core/_03746_                                             0.0937
 chip_core/_14009_                                             0.0937
 chip_core/net1767                                             0.0936
 chip_core/soc.core.la_oe_storage[121]                         0.0936
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0936
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0936
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0936
 chip_core/_13456_                                             0.0936
 chip_core/housekeeping/net1310                                0.0936
 chip_core/_14467_                                             0.0936
 chip_core/net2250                                             0.0936
 chip_core/mprj/mprj/_018_                                     0.0935
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0935
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0935
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0935
 chip_core/_12383_                                             0.0934
 chip_core/_06831_                                             0.0934
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0934
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0934
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0934
 chip_core/_07627_                                             0.0933
 chip_core/_13198_                                             0.0933
 chip_core/housekeeping/_1441_                                 0.0933
 chip_core/_13775_                                             0.0933
 chip_core/net4111                                             0.0933
 chip_core/housekeeping/gpio_configure[0][0]                   0.0932
 chip_core/_04386_                                             0.0932
 chip_core/_03441_                                             0.0932
 chip_core/_03766_                                             0.0932
 chip_core/soc.core.la_ien_storage[36]                         0.0932
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0931
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0931
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0931
 chip_core/housekeeping/_3067_                                 0.0931
 chip_core/net1636                                             0.0931
 chip_core/housekeeping/gpio_configure[14][1]                  0.0929
 chip_core/_10633_                                             0.0928
 chip_core/_04360_                                             0.0928
 chip_core/soc.core.la_ien_storage[49]                         0.0928
 chip_core/mprj/mprj/net93                                     0.0928
 chip_core/_07170_                                             0.0928
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.EN0   0.0928
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.EN0   0.0928
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0927
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0927
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0927
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.EN0                  0.0927
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0927
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0927
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0927
 chip_core/_00483_                                             0.0927
 chip_core/_04046_                                             0.0927
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[11]         0.0926
 chip_core/_02223_                                             0.0926
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[24]   0.0926
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[15]   0.0925
 chip_core/_09685_                                             0.0924
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.SEL[2]   0.0924
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.SEL[2]   0.0924
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.SEL[2]        0.0924
 chip_core/housekeeping/net1105                                0.0924
 chip_core/_11197_                                             0.0924
 chip_core/_07715_                                             0.0923
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0923
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0923
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0923
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0923
 chip_core/_03423_                                             0.0922
 chip_core/net7759                                             0.0922
 chip_core/_01380_                                             0.0922
 chip_core/net3129                                             0.0922
 chip_core/net2020                                             0.0922
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[15]   0.0922
 chip_core/housekeeping/net856                                 0.0921
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0921
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0921
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0921
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[0]               0.0921
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[0]   0.0921
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[0]   0.0921
 chip_core/_08334_                                             0.0921
 chip_core/_12574_                                             0.0920
 chip_core/_07658_                                             0.0920
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[8]   0.0920
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0920
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0920
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0920
 chip_core/_07717_                                             0.0920
 chip_core/mprj/mprj/net639                                    0.0919
 chip_core/soc.core.la_ien_storage[0]                          0.0919
 chip_core/_02058_                                             0.0918
 chip_core/_07705_                                             0.0918
 chip_core/_04875_                                             0.0918
 chip_core/mgmt_buffers.la_data_in_enable[12]                  0.0918
 chip_core/net3134                                             0.0917
 chip_core/_00092_                                             0.0917
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0917
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0917
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0917
 chip_core/_14401_                                             0.0917
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0916
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0916
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0916
 chip_core/_10746_                                             0.0916
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[10]   0.0916
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[10]        0.0916
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[10]   0.0916
 chip_core/_07579_                                             0.0916
 chip_core/net3189                                             0.0916
 chip_core/_01233_                                             0.0915
 chip_core/_12645_                                             0.0915
 chip_core/net8966                                             0.0915
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[14]        0.0914
 chip_core/housekeeping/_1385_                                 0.0914
 chip_core/_15294_                                             0.0914
 chip_core/housekeeping/net510                                 0.0913
 chip_core/_04396_                                             0.0913
 chip_core/_15457_                                             0.0913
 chip_core/_08821_                                             0.0913
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[21]        0.0912
 chip_core/_13251_                                             0.0912
 chip_core/housekeeping/_2216_                                 0.0912
 chip_core/net3172                                             0.0911
 chip_core/_00816_                                             0.0911
 chip_core/housekeeping/net812                                 0.0911
 chip_core/_00438_                                             0.0911
 chip_core/_05095_                                             0.0911
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0911
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0911
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0911
 chip_core/_04257_                                             0.0910
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[3].Z   0.0910
 chip_core/housekeeping/_0546_                                 0.0910
 chip_core/housekeeping/gpio_configure[3][3]                   0.0910
 chip_core/_15547_                                             0.0909
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0909
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0909
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0909
 chip_core/_12643_                                             0.0909
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0909
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0909
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0909
 chip_core/_00124_                                             0.0909
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0908
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0908
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0908
 chip_core/net2095                                             0.0908
 chip_core/_15324_                                             0.0908
 chip_core/_11203_                                             0.0908
 chip_core/_12070_                                             0.0908
 chip_core/housekeeping/gpio_configure[10][10]                 0.0908
 chip_core/_00691_                                             0.0908
 chip_core/_03671_                                             0.0908
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0908
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0908
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0908
 chip_core/housekeeping/gpio_configure[34][1]                  0.0907
 chip_core/_01702_                                             0.0907
 chip_core/mgmt_buffers.mprj_dat_o_user[6]                     0.0907
 chip_core/mprj/mprj/net689                                    0.0907
 chip_core/_03440_                                             0.0907
 chip_core/housekeeping/_3028_                                 0.0906
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0906
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0906
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0906
 chip_core/net8591                                             0.0906
 chip_core/_00386_                                             0.0905
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0905
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0905
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0905
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0905
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0905
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0905
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0904
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0904
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0904
 chip_core/_00058_                                             0.0904
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0904
 chip_core/_07494_                                             0.0904
 chip_core/_04392_                                             0.0904
 chip_core/_12429_                                             0.0904
 chip_core/_00376_                                             0.0903
 chip_core/mprj/mprj/net148                                    0.0902
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.0902
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.0902
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.0902
 chip_core/_04995_                                             0.0902
 chip_core/soc.core.la_oe_storage[105]                         0.0901
 chip_core/_00135_                                             0.0901
 chip_core/housekeeping/net775                                 0.0901
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0900
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[3].Z   0.0900
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[3].Z   0.0900
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[15]   0.0900
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0900
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0899
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0899
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0899
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[9]         0.0899
 chip_core/_00022_                                             0.0899
 chip_core/_15144_                                             0.0899
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0899
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0899
 chip_core/mgmt_buffers.mprj_adr_o_core[18]                    0.0898
 chip_core/_15141_                                             0.0898
 chip_core/_01979_                                             0.0898
 chip_core/_05011_                                             0.0898
 chip_core/_02740_                                             0.0898
 chip_core/mprj/mprj/net1044                                   0.0897
 chip_core/_01404_                                             0.0897
 chip_core/mprj/mprj/_111_                                     0.0897
 chip_core/net3514                                             0.0897
 chip_core/_09667_                                             0.0897
 chip_core/_03383_                                             0.0896
 chip_core/_01506_                                             0.0896
 chip_core/_11590_                                             0.0896
 chip_core/_08995_                                             0.0896
 chip_core/_09354_                                             0.0895
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0895
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0895
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0895
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0895
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0895
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0895
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0895
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0895
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0895
 chip_core/net2080                                             0.0894
 chip_core/_14727_                                             0.0894
 chip_core/net4034                                             0.0894
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[3].Z   0.0894
 chip_core/_04030_                                             0.0894
 chip_core/net1577                                             0.0893
 chip_core/soc.core.interface6_bank_bus_dat_r[6]               0.0893
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[16]        0.0893
 chip_core/_12594_                                             0.0893
 chip_core/_13761_                                             0.0892
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0892
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0892
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0892
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0892
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0892
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0892
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0892
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0892
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0892
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0892
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0892
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0892
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0891
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0891
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0891
 chip_core/_10382_                                             0.0891
 chip_core/housekeeping/_0144_                                 0.0891
 chip_core/_11725_                                             0.0891
 chip_core/net4072                                             0.0891
 chip_core/_00100_                                             0.0891
 chip_core/_08428_                                             0.0891
 chip_core/soc.core.la_oe_storage[15]                          0.0890
 chip_core/net9154                                             0.0890
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0890
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0890
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0890
 chip_core/net3807                                             0.0889
 chip_core/_01499_                                             0.0889
 chip_core/mprj/mprj/net498                                    0.0889
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0888
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0888
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0888
 chip_core/net4394                                             0.0888
 chip_core/housekeeping/_2264_                                 0.0888
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0887
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0887
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0887
 chip_core/_12142_                                             0.0887
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0887
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0887
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0887
 chip_core/housekeeping/_0518_                                 0.0886
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.0886
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.0886
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[1].X   0.0886
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[16]   0.0886
 chip_core/_13656_                                             0.0886
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0886
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0886
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0886
 chip_core/_10016_                                             0.0886
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0885
 chip_core/mgmt_buffers.mprj_dat_o_user[10]                    0.0885
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[18]   0.0884
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[3].Z   0.0884
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[3].Z   0.0884
 chip_core/mprj/mprj/net510                                    0.0883
 chip_core/housekeeping/_1353_                                 0.0883
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0883
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0883
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0883
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0883
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0883
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0883
 chip_core/_11452_                                             0.0883
 chip_core/_04137_                                             0.0883
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]   0.0883
 chip_core/_01173_                                             0.0882
 chip_core/housekeeping/_2861_                                 0.0882
 chip_core/housekeeping/_0147_                                 0.0882
 chip_core/_04369_                                             0.0882
 chip_core/_11025_                                             0.0882
 chip_core/mprj/mprj/_009_                                     0.0881
 chip_core/mprj/mprj/net464                                    0.0880
 chip_core/_10650_                                             0.0880
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0880
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0880
 chip_core/_09163_                                             0.0880
 chip_core/_02755_                                             0.0880
 chip_core/_11737_                                             0.0879
 chip_core/net1639                                             0.0879
 chip_core/_12797_                                             0.0879
 chip_core/mgmt_buffers.mprj_sel_o_core[2]                     0.0879
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0879
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0879
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0879
 chip_core/_08987_                                             0.0879
 chip_core/mprj/mprj/net129                                    0.0878
 chip_core/_04313_                                             0.0878
 chip_core/_04811_                                             0.0878
 chip_core/_09531_                                             0.0878
 chip_core/_04380_                                             0.0878
 chip_core/_07555_                                             0.0878
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[10]        0.0878
 chip_core/_12120_                                             0.0878
 chip_core/net2093                                             0.0877
 chip_core/_00458_                                             0.0877
 chip_core/_13827_                                             0.0877
 chip_core/_12413_                                             0.0877
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0877
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0877
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0877
 chip_core/_10032_                                             0.0877
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0877
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0877
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0877
 chip_core/_03371_                                             0.0877
 chip_core/net3186                                             0.0877
 chip_core/_09772_                                             0.0877
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[23]       0.0876
 chip_core/_07337_                                             0.0876
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0876
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0876
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0876
 chip_core/soc.core.interface6_bank_bus_dat_r[4]               0.0876
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[1]   0.0876
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[1]   0.0876
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[1]               0.0876
 chip_core/mgmt_buffers.la_data_in_enable[6]                   0.0876
 chip_core/_06852_                                             0.0876
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0876
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0876
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0876
 chip_core/soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[1]   0.0875
 chip_core/_09813_                                             0.0875
 chip_core/_00019_                                             0.0875
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[18].Z   0.0874
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[18].Z   0.0874
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[2].FLOATBUF0[18].Z   0.0874
 chip_core/net3156                                             0.0874
 chip_core/_03802_                                             0.0874
 chip_core/mprj/mprj/net475                                    0.0874
 chip_core/mgmt_buffers.mprj_dat_o_core[28]                    0.0874
 chip_core/_05015_                                             0.0873
 chip_core/net3744                                             0.0873
 chip_core/net4052                                             0.0872
 chip_core/_03239_                                             0.0872
 chip_core/_04103_                                             0.0872
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0871
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0871
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0871
 chip_core/_11906_                                             0.0871
 chip_core/_06724_                                             0.0871
 chip_core/_03472_                                             0.0871
 chip_core/housekeeping/_1079_                                 0.0871
 chip_core/housekeeping/net845                                 0.0871
 chip_core/_00828_                                             0.0871
 chip_core/mprj/mprj/_012_                                     0.0870
 chip_core/_13034_                                             0.0870
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[16]   0.0870
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0870
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0870
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0870
 chip_core/_03936_                                             0.0870
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0870
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0870
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0870
 chip_core/_13176_                                             0.0870
 chip_core/housekeeping/_2080_                                 0.0870
 chip_core/_03899_                                             0.0869
 chip_core/_04944_                                             0.0869
 chip_core/_02148_                                             0.0869
 chip_core/_13207_                                             0.0869
 chip_core/_02147_                                             0.0868
 chip_core/_09507_                                             0.0868
 chip_core/_10629_                                             0.0868
 chip_core/net2049                                             0.0868
 chip_core/net10328                                            0.0867
 chip_core/housekeeping/gpio_configure[7][12]                  0.0867
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0867
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0867
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0867
 chip_core/net3685                                             0.0866
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[16]         0.0866
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[2]   0.0865
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[2]   0.0865
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[12]   0.0865
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[18]        0.0865
 chip_core/_11828_                                             0.0865
 chip_core/_03695_                                             0.0865
 chip_core/_12626_                                             0.0864
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0864
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0864
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0864
 chip_core/housekeeping/gpio_configure[27][1]                  0.0863
 chip_core/soc.core.VexRiscv.debug_bus_rsp_data[1]             0.0863
 chip_core/mprj/mprj/_118_                                     0.0863
 chip_core/_00432_                                             0.0862
 chip_core/_06833_                                             0.0862
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0862
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0862
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0862
 chip_core/net8403                                             0.0862
 chip_core/net10336                                            0.0861
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0861
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0861
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0861
 chip_core/net8948                                             0.0861
 chip_core/_00267_                                             0.0861
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0861
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0861
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0861
 chip_core/_09680_                                             0.0861
 chip_core/_09363_                                             0.0860
 chip_core/_12427_                                             0.0860
 chip_core/_03099_                                             0.0860
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0859
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0859
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0859
 chip_core/mprj/mprj/_064_                                     0.0859
 chip_core/mgmt_buffers.la_data_in_enable[10]                  0.0859
 chip_core/_01868_                                             0.0859
 chip_core/soc.core.la_out_storage[34]                         0.0859
 chip_core/housekeeping/_1321_                                 0.0859
 chip_core/_09978_                                             0.0859
 chip_core/net1129                                             0.0858
 chip_core/_01914_                                             0.0858
 chip_core/mprj/mprj/net1178                                   0.0858
 chip_core/_12791_                                             0.0858
 chip_core/housekeeping/_1091_                                 0.0857
 chip_core/mprj/mprj/_030_                                     0.0857
 chip_core/net10348                                            0.0857
 chip_core/_01911_                                             0.0857
 chip_core/housekeeping/_1359_                                 0.0857
 chip_core/soc.core.la_out_storage[33]                         0.0857
 chip_core/housekeeping/_1189_                                 0.0857
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[14]   0.0857
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[14]   0.0857
 chip_core/_12803_                                             0.0857
 chip_core/_09807_                                             0.0856
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0856
 chip_core/soc.core.la_ien_storage[60]                         0.0856
 chip_core/housekeeping/_1025_                                 0.0856
 chip_core/_11419_                                             0.0856
 chip_core/housekeeping/_1033_                                 0.0856
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[12]   0.0856
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[12]        0.0856
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[12]   0.0856
 chip_core/_08450_                                             0.0856
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0856
 chip_core/_14845_                                             0.0855
 chip_core/soc.core.multiregimpl98_regs1                       0.0855
 chip_core/_04373_                                             0.0855
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0855
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0855
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0855
 chip_core/housekeeping/_2763_                                 0.0855
 chip_core/_04387_                                             0.0854
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0854
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0854
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0854
 chip_core/housekeeping/_2561_                                 0.0853
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0853
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0853
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0853
 chip_core/_03611_                                             0.0853
 chip_core/_11777_                                             0.0852
 chip_core/net8913                                             0.0852
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0852
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0852
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0852
 chip_core/_12568_                                             0.0852
 chip_core/soc.core.multiregimpl84_regs1                       0.0852
 chip_core/_11829_                                             0.0851
 chip_core/_03841_                                             0.0851
 chip_core/_11824_                                             0.0851
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0851
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0851
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0851
 chip_core/_04456_                                             0.0850
 chip_core/_01434_                                             0.0850
 chip_core/mprj/mprj/_075_                                     0.0850
 chip_core/_01930_                                             0.0850
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0850
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0850
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0850
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0850
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0850
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0850
 chip_core/_03426_                                             0.0850
 chip_core/_02934_                                             0.0849
 chip_core/mprj/mprj/_117_                                     0.0849
 chip_core/_04992_                                             0.0849
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0849
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0849
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0849
 chip_core/_01449_                                             0.0849
 chip_core/housekeeping/_2369_                                 0.0847
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0847
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0847
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0847
 chip_core/_14240_                                             0.0847
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0847
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0847
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0847
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0847
 chip_core/_14861_                                             0.0846
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0846
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0846
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0846
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0846
 chip_core/_08982_                                             0.0846
 chip_core/_03983_                                             0.0845
 chip_core/_12185_                                             0.0845
 chip_core/net10346                                            0.0845
 chip_core/_07725_                                             0.0845
 chip_core/net2013                                             0.0844
 chip_core/mgmt_buffers.la_data_in_enable[2]                   0.0844
 chip_core/_00426_                                             0.0844
 chip_core/_10424_                                             0.0844
 chip_core/_15337_                                             0.0843
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[0]         0.0843
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0842
 chip_core/net2543                                             0.0842
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][7]      0.0841
 chip_core/_00327_                                             0.0841
 chip_core/mprj/mprj/net1161                                   0.0841
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0840
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0840
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0840
 chip_core/mprj/mprj/net337                                    0.0840
 chip_core/housekeeping/_1395_                                 0.0840
 chip_core/housekeeping/_0130_                                 0.0840
 chip_core/_10377_                                             0.0840
 chip_core/_04367_                                             0.0840
 chip_core/_08897_                                             0.0840
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[8]                0.0839
 chip_core/_07495_                                             0.0839
 chip_core/_03446_                                             0.0839
 chip_core/_14782_                                             0.0839
 chip_core/housekeeping/net1201                                0.0839
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0839
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0839
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0839
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0839
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0839
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0839
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0839
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0839
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0839
 chip_core/_12419_                                             0.0838
 chip_core/soc.core.VexRiscv.decode_to_execute_CSR_WRITE_OPCODE   0.0838
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0838
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0838
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0838
 chip_core/_03251_                                             0.0838
 chip_core/_00457_                                             0.0837
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0837
 chip_core/_12778_                                             0.0837
 chip_core/_03653_                                             0.0837
 chip_core/housekeeping/net1197                                0.0837
 chip_core/_11041_                                             0.0836
 chip_core/housekeeping/_0961_                                 0.0836
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0836
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0836
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0836
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0836
 chip_core/mprj/mprj/_020_                                     0.0835
 chip_core/soc.core.multiregimpl123_regs1                      0.0835
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0835
 chip_core/_06909_                                             0.0835
 chip_core/housekeeping/_0872_                                 0.0835
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0835
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0835
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0835
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0835
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0835
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0835
 chip_core/_04005_                                             0.0834
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[5]          0.0834
 chip_core/housekeeping/net1030                                0.0834
 chip_core/_12576_                                             0.0834
 chip_core/_03075_                                             0.0834
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0833
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0833
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0833
 chip_core/net8549                                             0.0833
 chip_core/net5610                                             0.0833
 chip_core/_10148_                                             0.0833
 chip_core/_11916_                                             0.0833
 chip_core/net2043                                             0.0833
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0832
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0832
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0832
 chip_core/_04812_                                             0.0832
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0832
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0832
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0832
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[31]        0.0832
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[16]        0.0831
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[9]   0.0831
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[9]   0.0831
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0831
 chip_core/_10365_                                             0.0831
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0831
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0831
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[7]   0.0831
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[7]         0.0831
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[7]   0.0831
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0830
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0830
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0830
 chip_core/_07454_                                             0.0830
 chip_core/_09463_                                             0.0830
 chip_core/_04359_                                             0.0830
 chip_core/_06829_                                             0.0830
 chip_core/_12544_                                             0.0829
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0829
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0829
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0829
 chip_core/_07713_                                             0.0829
 chip_core/housekeeping/net771                                 0.0829
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[13].Z   0.0828
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[13].Z   0.0828
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[13].Z   0.0828
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0828
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0828
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0828
 chip_core/_11051_                                             0.0828
 chip_core/_12812_                                             0.0828
 chip_core/_05047_                                             0.0828
 chip_core/_07631_                                             0.0827
 chip_core/_09462_                                             0.0827
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[6]               0.0827
 chip_core/_10649_                                             0.0827
 chip_core/mgmt_buffers.mprj_dat_o_core[9]                     0.0827
 chip_core/_15208_                                             0.0827
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0827
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0827
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0827
 chip_core/_06750_                                             0.0827
 chip_core/_13565_                                             0.0826
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[0]   0.0826
 chip_core/_00367_                                             0.0826
 chip_core/net4359                                             0.0826
 chip_core/_01299_                                             0.0826
 chip_core/_04382_                                             0.0825
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[9]          0.0825
 chip_core/housekeeping/_0131_                                 0.0825
 chip_core/_00443_                                             0.0824
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0824
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0824
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0824
 chip_core/housekeeping/_1124_                                 0.0824
 chip_core/_12586_                                             0.0824
 chip_core/_09975_                                             0.0823
 chip_core/_01490_                                             0.0823
 chip_core/_09790_                                             0.0823
 chip_core/net3686                                             0.0823
 chip_core/_07153_                                             0.0823
 chip_core/net3996                                             0.0823
 chip_core/_14476_                                             0.0822
 chip_core/_11994_                                             0.0822
 chip_core/_14077_                                             0.0822
 chip_core/_03978_                                             0.0822
 chip_core/_01324_                                             0.0822
 chip_core/_07375_                                             0.0821
 chip_core/housekeeping/_1237_                                 0.0821
 chip_core/_08228_                                             0.0821
 chip_core/net12042                                            0.0820
 chip_core/_12806_                                             0.0820
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[3]               0.0820
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[3]   0.0820
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[3]   0.0820
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0820
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0820
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0820
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0819
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0819
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0819
 chip_core/net3948                                             0.0819
 chip_core/_11823_                                             0.0819
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0819
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0819
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0819
 chip_core/net7206                                             0.0819
 chip_core/soc.core.spi_master_miso[2]                         0.0819
 chip_core/_15209_                                             0.0818
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0818
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0818
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0818
 chip_core/_08225_                                             0.0818
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0817
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0817
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0817
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[10]                0.0817
 chip_core/_00270_                                             0.0817
 chip_core/_02051_                                             0.0817
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[25]        0.0817
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[25]   0.0817
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[25]   0.0817
 chip_core/_12425_                                             0.0816
 chip_core/_05019_                                             0.0816
 chip_core/soc.core.dff2_bus_dat_r[23]                         0.0816
 chip_core/_01436_                                             0.0815
 chip_core/net8921                                             0.0815
 chip_core/_12622_                                             0.0814
 chip_core/_07407_                                             0.0814
 chip_core/_04345_                                             0.0813
 chip_core/_10796_                                             0.0812
 chip_core/_02569_                                             0.0812
 chip_core/_04073_                                             0.0812
 chip_core/_11853_                                             0.0812
 chip_core/net8743                                             0.0812
 chip_core/_14330_                                             0.0812
 chip_core/net4175                                             0.0811
 chip_core/_00069_                                             0.0811
 chip_core/soc.core.la_ien_storage[71]                         0.0811
 chip_core/_11204_                                             0.0811
 chip_core/_13755_                                             0.0811
 chip_core/net2252                                             0.0810
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[17]         0.0810
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0810
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0810
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0810
 chip_core/soc.core.multiregimpl121_regs1                      0.0810
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0810
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0810
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0810
 chip_core/housekeeping/net1340                                0.0810
 chip_core/_12602_                                             0.0810
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0810
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0810
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0810
 chip_core/_03953_                                             0.0809
 chip_core/_05096_                                             0.0809
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0809
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0809
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0809
 chip_core/housekeeping/_2329_                                 0.0809
 chip_core/_11680_                                             0.0809
 chip_core/_12534_                                             0.0809
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[11].Z   0.0808
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[11].Z   0.0808
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[11].Z   0.0808
 chip_core/housekeeping/_3165_                                 0.0808
 chip_core/_11866_                                             0.0808
 chip_core/_03926_                                             0.0808
 chip_core/_14034_                                             0.0808
 chip_core/_00435_                                             0.0808
 chip_core/_06893_                                             0.0808
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0808
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0808
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0808
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0808
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0808
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0808
 chip_core/_04947_                                             0.0807
 chip_core/_12620_                                             0.0807
 chip_core/_14431_                                             0.0806
 chip_core/_10809_                                             0.0806
 chip_core/_15550_                                             0.0806
 chip_core/housekeeping/net1010                                0.0805
 chip_core/_14644_                                             0.0805
 chip_core/_11302_                                             0.0805
 chip_core/net3749                                             0.0805
 chip_core/_04078_                                             0.0804
 chip_core/_01495_                                             0.0804
 chip_core/_03768_                                             0.0804
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0804
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0804
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0804
 chip_core/_04000_                                             0.0804
 chip_core/mprj/mprj/_068_                                     0.0804
 chip_core/housekeeping/_2397_                                 0.0804
 chip_core/_04150_                                             0.0803
 chip_core/housekeeping/net1096                                0.0803
 chip_core/net3852                                             0.0803
 chip_core/_04050_                                             0.0802
 chip_core/_09465_                                             0.0801
 chip_core/_14554_                                             0.0801
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.SEL[3]   0.0801
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.SEL[3]   0.0801
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.SEL[3]        0.0801
 chip_core/net4784                                             0.0800
 chip_core/_03848_                                             0.0800
 chip_core/_00710_                                             0.0800
 chip_core/_11791_                                             0.0799
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0799
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0799
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0799
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0799
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0799
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0799
 chip_core/_08056_                                             0.0799
 chip_core/net1937                                             0.0799
 chip_core/_03489_                                             0.0799
 chip_core/_05098_                                             0.0798
 chip_core/net10347                                            0.0798
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[12].Z   0.0798
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[12].Z   0.0798
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[12].Z   0.0798
 chip_core/_12205_                                             0.0798
 chip_core/_13381_                                             0.0797
 chip_core/net8939                                             0.0797
 chip_core/_03925_                                             0.0797
 chip_core/mgmt_buffers.la_oenb_core[57]                       0.0796
 chip_core/_08364_                                             0.0796
 chip_core/_03799_                                             0.0796
 chip_core/housekeeping/_1160_                                 0.0796
 chip_core/_05023_                                             0.0796
 chip_core/net3775                                             0.0796
 chip_core/housekeeping/_2790_                                 0.0796
 chip_core/net4065                                             0.0795
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[6]   0.0795
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0795
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0795
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0795
 chip_core/soc.core.la_ien_storage[63]                         0.0795
 chip_core/_00392_                                             0.0795
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[19]   0.0795
 chip_core/mprj/mprj/net527                                    0.0794
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0794
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0794
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0794
 chip_core/housekeeping/_1325_                                 0.0794
 chip_core/housekeeping/_1103_                                 0.0794
 chip_core/_07706_                                             0.0794
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0794
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0794
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0794
 chip_core/housekeeping/gpio_configure[33][10]                 0.0793
 chip_core/net4016                                             0.0793
 chip_core/net3292                                             0.0793
 chip_core/_04096_                                             0.0793
 chip_core/housekeeping/gpio_configure[0][1]                   0.0793
 chip_core/housekeeping/net847                                 0.0792
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[15]        0.0792
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0792
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0792
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0792
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0792
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0792
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0792
 chip_core/_03439_                                             0.0791
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0791
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0791
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0791
 chip_core/_09244_                                             0.0791
 chip_core/soc.core.la_ien_storage[101]                        0.0791
 chip_core/_06713_                                             0.0791
 chip_core/housekeeping/_2302_                                 0.0790
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0790
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0790
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0790
 chip_core/_10628_                                             0.0790
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[2]        0.0790
 chip_core/_05088_                                             0.0790
 chip_core/_09799_                                             0.0789
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0789
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0789
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0789
 chip_core/_10631_                                             0.0788
 chip_core/_10414_                                             0.0788
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0788
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0788
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0788
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].Z   0.0788
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].Z   0.0788
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[16].Z   0.0788
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[25]   0.0787
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0787
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0787
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0787
 chip_core/_00370_                                             0.0787
 chip_core/_13184_                                             0.0787
 chip_core/mprj/mprj/_085_                                     0.0787
 chip_core/net11073                                            0.0787
 chip_core/net4163                                             0.0786
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0786
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0786
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0786
 chip_core/_11729_                                             0.0786
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0786
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0786
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0786
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[11]              0.0786
 chip_core/_14119_                                             0.0785
 chip_core/_02501_                                             0.0785
 chip_core/_05008_                                             0.0785
 chip_core/_12045_                                             0.0785
 chip_core/_14202_                                             0.0785
 chip_core/_00064_                                             0.0785
 chip_core/mprj/mprj/net749                                    0.0784
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[19]        0.0784
 chip_core/_15206_                                             0.0784
 chip_core/_02208_                                             0.0783
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[19]   0.0783
 chip_core/_03460_                                             0.0783
 chip_core/_06799_                                             0.0783
 chip_core/_00009_                                             0.0782
 chip_core/housekeeping/mgmt_gpio_data_buf[8]                  0.0782
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0782
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0782
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0782
 chip_core/_09686_                                             0.0782
 chip_core/_02229_                                             0.0782
 chip_core/net4709                                             0.0781
 chip_core/housekeeping/_0876_                                 0.0781
 chip_core/mgmt_buffers.mprj_dat_i_user[5]                     0.0781
 chip_core/net11100                                            0.0781
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0781
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0781
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0781
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0781
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0781
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0781
 chip_core/_07291_                                             0.0780
 chip_core/_07996_                                             0.0779
 chip_core/_04385_                                             0.0779
 chip_core/net8925                                             0.0779
 chip_core/_03808_                                             0.0779
 chip_core/_11387_                                             0.0779
 chip_core/_02328_                                             0.0779
 chip_core/_01915_                                             0.0778
 chip_core/_00121_                                             0.0778
 chip_core/mprj/mprj/net397                                    0.0778
 chip_core/housekeeping/net979                                 0.0778
 chip_core/_11908_                                             0.0778
 chip_core/_08476_                                             0.0778
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0778
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0778
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0778
 chip_core/_02449_                                             0.0778
 chip_core/housekeeping/_2151_                                 0.0777
 chip_core/_12787_                                             0.0777
 chip_core/net3461                                             0.0777
 chip_core/soc.core.la_ien_storage[22]                         0.0777
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0777
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0777
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0777
 chip_core/_12521_                                             0.0777
 chip_core/_03395_                                             0.0777
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0777
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0777
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0777
 chip_core/mprj/mprj/net497                                    0.0777
 chip_core/_11476_                                             0.0777
 chip_core/mgmt_buffers.mprj_dat_o_core[18]                    0.0776
 chip_core/net8777                                             0.0776
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[1]               0.0776
 chip_core/_11784_                                             0.0776
 chip_core/_00872_                                             0.0775
 chip_core/_07875_                                             0.0775
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[18]         0.0775
 chip_core/_09714_                                             0.0774
 chip_core/_00358_                                             0.0773
 chip_core/_04013_                                             0.0773
 chip_core/net3256                                             0.0773
 chip_core/_13572_                                             0.0773
 chip_core/_04162_                                             0.0773
 chip_core/_01492_                                             0.0773
 chip_core/_11714_                                             0.0773
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0772
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0772
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0772
 chip_core/_00626_                                             0.0772
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.WEBUF[2].A           0.0772
 chip_core/_12006_                                             0.0772
 chip_core/_03876_                                             0.0772
 chip_core/_07710_                                             0.0772
 chip_core/_14074_                                             0.0771
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0771
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0771
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0771
 chip_core/housekeeping/_3147_                                 0.0771
 chip_core/_14883_                                             0.0771
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.WEBUF[2].A   0.0771
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.WEBUF[2].A   0.0771
 chip_core/net11540                                            0.0771
 chip_core/_07140_                                             0.0771
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0770
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0770
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0770
 chip_core/housekeeping/_1148_                                 0.0770
 chip_core/mprj/mprj/net837                                    0.0770
 chip_core/_04289_                                             0.0769
 chip_core/mprj/mprj/_137_                                     0.0769
 chip_core/housekeeping/_3004_                                 0.0769
 chip_core/_08686_                                             0.0769
 chip_core/_15551_                                             0.0768
 chip_core/_10250_                                             0.0768
 chip_core/_14017_                                             0.0768
 chip_core/_00745_                                             0.0768
 chip_core/_03177_                                             0.0768
 chip_core/_03858_                                             0.0768
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0768
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0768
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0768
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0768
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0768
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0768
 chip_core/soc.core.la_ien_storage[15]                         0.0768
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[14]        0.0768
 chip_core/mprj/mprj/net331                                    0.0768
 chip_core/_14265_                                             0.0768
 chip_core/net1802                                             0.0767
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][1]      0.0767
 chip_core/soc.core.VexRiscv._zz_2                             0.0766
 chip_core/net1594                                             0.0766
 chip_core/_11223_                                             0.0766
 chip_core/net9085                                             0.0765
 chip_core/_11723_                                             0.0765
 chip_core/_07419_                                             0.0765
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0765
 chip_core/_04248_                                             0.0765
 chip_core/_04918_                                             0.0765
 chip_core/_04008_                                             0.0765
 chip_core/_11831_                                             0.0765
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0764
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0764
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0764
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0764
 chip_core/_12411_                                             0.0763
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0763
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0763
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0763
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[16]   0.0763
 chip_core/net4079                                             0.0763
 chip_core/housekeeping/net526                                 0.0763
 chip_core/_03805_                                             0.0763
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0763
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0763
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0763
 chip_core/_03741_                                             0.0762
 chip_core/net3458                                             0.0762
 chip_core/_09399_                                             0.0762
 chip_core/_12009_                                             0.0762
 chip_core/_04321_                                             0.0762
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0762
 chip_core/_06990_                                             0.0762
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0762
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0762
 chip_core/housekeeping/net828                                 0.0761
 chip_core/_04405_                                             0.0761
 chip_core/_02224_                                             0.0761
 chip_core/mprj/mprj/net394                                    0.0761
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[21]   0.0761
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[21]   0.0761
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[21]        0.0761
 chip_core/_08467_                                             0.0761
 chip_core/net3215                                             0.0760
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[13]         0.0760
 chip_core/_03781_                                             0.0760
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0760
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0760
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0760
 chip_core/soc.core.VexRiscv.CsrPlugin_trapCause[3]            0.0760
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0760
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0760
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0760
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0760
 chip_core/_03230_                                             0.0759
 chip_core/_01029_                                             0.0759
 chip_core/_02167_                                             0.0759
 chip_core/_07322_                                             0.0759
 chip_core/net4068                                             0.0759
 chip_core/net3637                                             0.0758
 chip_core/_13760_                                             0.0758
 chip_core/net3867                                             0.0758
 chip_core/_02179_                                             0.0757
 chip_core/_00261_                                             0.0757
 chip_core/_12790_                                             0.0757
 chip_core/net6645                                             0.0757
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.SEL[3]        0.0756
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.SEL[3]   0.0756
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.SEL[3]   0.0756
 chip_core/soc.core.la_oe_storage[8]                           0.0756
 chip_core/_05006_                                             0.0756
 chip_core/housekeeping/mgmt_gpio_data[11]                     0.0756
 chip_core/_01561_                                             0.0756
 chip_core/_13215_                                             0.0755
 chip_core/_03892_                                             0.0755
 chip_core/net3112                                             0.0755
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0755
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0755
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0755
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0755
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0755
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0755
 chip_core/housekeeping/_1064_                                 0.0755
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0754
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0754
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0754
 chip_core/_03582_                                             0.0754
 chip_core/_12905_                                             0.0754
 chip_core/net8045                                             0.0754
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0753
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0753
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0753
 chip_core/_07598_                                             0.0753
 chip_core/net4227                                             0.0753
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[20]     0.0753
 chip_core/_03605_                                             0.0752
 chip_core/_14944_                                             0.0752
 chip_core/_10766_                                             0.0751
 chip_core/net10384                                            0.0751
 chip_core/_01646_                                             0.0751
 chip_core/mgmt_buffers.la_data_in_enable[13]                  0.0751
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0751
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0751
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0751
 chip_core/_01889_                                             0.0751
 chip_core/housekeeping/_0951_                                 0.0751
 chip_core/mprj/mprj/_013_                                     0.0751
 chip_core/housekeeping/net809                                 0.0750
 chip_core/_04951_                                             0.0750
 chip_core/net4067                                             0.0750
 chip_core/_04817_                                             0.0750
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[21]   0.0749
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[21]   0.0749
 chip_core/_09710_                                             0.0749
 chip_core/_15137_                                             0.0749
 chip_core/_05021_                                             0.0748
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][0]      0.0748
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0748
 chip_core/_15293_                                             0.0748
 chip_core/net3271                                             0.0748
 chip_core/_10634_                                             0.0747
 chip_core/_13650_                                             0.0747
 chip_core/_10777_                                             0.0747
 chip_core/_03776_                                             0.0747
 chip_core/soc.core.la_oe_storage[11]                          0.0747
 chip_core/_05014_                                             0.0747
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[7]               0.0747
 chip_core/housekeeping/_2275_                                 0.0747
 chip_core/net3090                                             0.0747
 chip_core/net3684                                             0.0746
 chip_core/net3482                                             0.0746
 chip_core/_04033_                                             0.0746
 chip_core/_07131_                                             0.0746
 chip_core/_14827_                                             0.0746
 chip_core/_07335_                                             0.0746
 chip_core/_11736_                                             0.0746
 chip_core/_15200_                                             0.0745
 chip_core/_03018_                                             0.0745
 chip_core/_00093_                                             0.0745
 chip_core/net4022                                             0.0745
 chip_core/_10174_                                             0.0745
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0745
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0744
 chip_core/_04019_                                             0.0744
 chip_core/_03586_                                             0.0744
 chip_core/_08381_                                             0.0744
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[12]   0.0743
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[12]   0.0743
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[12]        0.0743
 chip_core/_00326_                                             0.0743
 chip_core/mgmt_buffers.mprj_dat_i_user[4]                     0.0743
 chip_core/_08688_                                             0.0743
 chip_core/soc.core.la_ien_storage[21]                         0.0743
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0743
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0743
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0743
 chip_core/_13473_                                             0.0742
 chip_core/_02140_                                             0.0742
 chip_core/_12464_                                             0.0742
 chip_core/housekeeping/_2345_                                 0.0742
 chip_core/_07135_                                             0.0741
 chip_core/mprj/mprj/net686                                    0.0741
 chip_core/net5989                                             0.0741
 chip_core/net4050                                             0.0741
 chip_core/soc.core.hk_dat_i[12]                               0.0740
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0740
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0740
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0740
 chip_core/_01382_                                             0.0740
 chip_core/_08379_                                             0.0739
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0739
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0739
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0739
 chip_core/housekeeping/net1043                                0.0739
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0739
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0739
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0739
 chip_core/net3915                                             0.0739
 chip_core/_03723_                                             0.0739
 chip_core/housekeeping/_2153_                                 0.0738
 chip_core/_13618_                                             0.0738
 chip_core/_09835_                                             0.0738
 chip_core/net3739                                             0.0738
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0738
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0738
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0738
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0738
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0738
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0738
 chip_core/_09687_                                             0.0738
 chip_core/mprj/mprj/_086_                                     0.0738
 chip_core/_06976_                                             0.0737
 chip_core/_03059_                                             0.0737
 chip_core/housekeeping/mgmt_gpio_data[12]                     0.0737
 chip_core/_04055_                                             0.0737
 chip_core/_12842_                                             0.0737
 chip_core/net4125                                             0.0736
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[7]   0.0736
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[7]               0.0736
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[7]   0.0736
 chip_core/_11921_                                             0.0736
 chip_core/_00663_                                             0.0736
 chip_core/_04053_                                             0.0736
 chip_core/net3778                                             0.0736
 chip_core/_09588_                                             0.0736
 chip_core/_04996_                                             0.0736
 chip_core/mgmt_buffers.mprj_dat_o_core[13]                    0.0736
 chip_core/_00711_                                             0.0736
 chip_core/soc.core.la_oe_storage[31]                          0.0735
 chip_core/mgmt_buffers.la_oenb_core[50]                       0.0735
 chip_core/_04989_                                             0.0735
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0735
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0735
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0735
 chip_core/_03999_                                             0.0734
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0734
 chip_core/housekeeping/_0708_                                 0.0734
 chip_core/mprj/mprj/net911                                    0.0734
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0734
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0734
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0734
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[16]   0.0734
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0734
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0734
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0734
 chip_core/_14056_                                             0.0733
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0733
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0733
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0733
 chip_core/_15110_                                             0.0733
 chip_core/_13740_                                             0.0733
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.SEL[3]   0.0733
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.SEL[3]   0.0733
 chip_core/_13655_                                             0.0733
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.SEL[3]        0.0733
 chip_core/soc.core.multiregimpl110_regs1                      0.0732
 chip_core/_03736_                                             0.0732
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[7]        0.0732
 chip_core/_11869_                                             0.0732
 chip_core/_01768_                                             0.0732
 chip_core/_13101_                                             0.0732
 chip_core/_15304_                                             0.0732
 chip_core/_00008_                                             0.0732
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0732
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0732
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0732
 chip_core/housekeeping/_1340_                                 0.0732
 chip_core/_10627_                                             0.0732
 chip_core/_00073_                                             0.0732
 chip_core/_10763_                                             0.0732
 chip_core/_02786_                                             0.0732
 chip_core/net3097                                             0.0732
 chip_core/_03693_                                             0.0731
 chip_core/_15431_                                             0.0731
 chip_core/net7902                                             0.0731
 chip_core/mgmt_buffers.mprj_stb_o_user                        0.0731
 chip_core/housekeeping/_1183_                                 0.0731
 chip_core/soc.core.hk_dat_i[10]                               0.0731
 chip_core/_07452_                                             0.0731
 chip_core/mgmt_buffers.mprj_dat_o_core[12]                    0.0731
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[21]      0.0730
 chip_core/_01588_                                             0.0730
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0730
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0730
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0730
 chip_core/mgmt_buffers.mprj_adr_o_core[13]                    0.0730
 chip_core/housekeeping/_2540_                                 0.0730
 chip_core/mprj/mprj/net696                                    0.0730
 chip_core/_00095_                                             0.0730
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]   0.0729
 chip_core/_03945_                                             0.0729
 chip_core/mprj/mprj/_027_                                     0.0729
 chip_core/_09672_                                             0.0729
 chip_core/housekeeping/_1099_                                 0.0729
 chip_core/net5744                                             0.0729
 chip_core/_00249_                                             0.0728
 chip_core/_07481_                                             0.0728
 chip_core/_13339_                                             0.0728
 chip_core/mprj/mprj/_100_                                     0.0727
 chip_core/_13823_                                             0.0727
 chip_core/_09589_                                             0.0727
 chip_core/_12618_                                             0.0727
 chip_core/housekeeping/_3018_                                 0.0726
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0726
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0726
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0726
 chip_core/net3773                                             0.0726
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0726
 chip_core/_02845_                                             0.0726
 chip_core/_06949_                                             0.0726
 chip_core/soc.core.hk_dat_i[8]                                0.0726
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[16]   0.0726
 chip_core/_04377_                                             0.0725
 chip_core/_01398_                                             0.0725
 chip_core/mprj/mprj/net65                                     0.0725
 chip_core/_15088_                                             0.0725
 chip_core/net1574                                             0.0724
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[2]          0.0724
 chip_core/housekeeping/_1049_                                 0.0724
 chip_core/_03842_                                             0.0723
 chip_core/_00010_                                             0.0723
 chip_core/mprj/mprj/_015_                                     0.0723
 chip_core/mprj/mprj/_134_                                     0.0723
 chip_core/_11444_                                             0.0723
 chip_core/housekeeping/_0258_                                 0.0723
 chip_core/_11732_                                             0.0723
 chip_core/mgmt_buffers.mprj_dat_i_user[6]                     0.0723
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0723
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0723
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0723
 chip_core/_15199_                                             0.0722
 chip_core/_04529_                                             0.0722
 chip_core/soc.core.la_out_storage[36]                         0.0722
 chip_core/net8953                                             0.0721
 chip_core/soc.core.la_oe_storage[101]                         0.0721
 chip_core/mprj/mprj/_124_                                     0.0721
 chip_core/_03201_                                             0.0721
 chip_core/housekeeping/_1214_                                 0.0721
 chip_core/net1422                                             0.0721
 chip_core/_07328_                                             0.0720
 chip_core/_03015_                                             0.0720
 chip_core/_03937_                                             0.0720
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0720
 chip_core/housekeeping/_0145_                                 0.0719
 chip_core/net8641                                             0.0719
 chip_core/_13652_                                             0.0719
 chip_core/soc.core.VexRiscv._zz_writeBack_ENV_CTRL[1]         0.0719
 chip_core/_07594_                                             0.0719
 chip_core/soc.core.la_oe_storage[119]                         0.0719
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[11].Z   0.0718
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[11].Z   0.0718
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[11].Z   0.0718
 chip_core/_04819_                                             0.0718
 chip_core/_07104_                                             0.0718
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0718
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0718
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0718
 chip_core/net8704                                             0.0718
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[3]               0.0718
 chip_core/net4038                                             0.0718
 chip_core/soc.core.hk_dat_i[14]                               0.0718
 chip_core/net3743                                             0.0718
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[18]   0.0718
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[18]   0.0718
 chip_core/_03880_                                             0.0717
 chip_core/net4160                                             0.0717
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0717
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0717
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0717
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0717
 chip_core/_08856_                                             0.0717
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0717
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[12]   0.0717
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[12]   0.0717
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[12]        0.0717
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[4]         0.0717
 chip_core/_12695_                                             0.0716
 chip_core/_11755_                                             0.0716
 chip_core/soc.core.dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value1   0.0716
 chip_core/mgmt_buffers.mprj_adr_o_core[9]                     0.0715
 chip_core/_11846_                                             0.0715
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0715
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0715
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0715
 chip_core/_05043_                                             0.0714
 chip_core/_07390_                                             0.0714
 chip_core/net3859                                             0.0714
 chip_core/_00272_                                             0.0714
 chip_core/housekeeping/_0361_                                 0.0714
 chip_core/_03516_                                             0.0713
 chip_core/housekeeping/mgmt_gpio_data_buf[15]                 0.0713
 chip_core/net4116                                             0.0713
 chip_core/_01513_                                             0.0713
 chip_core/_03837_                                             0.0713
 chip_core/housekeeping/gpio_configure[20][7]                  0.0713
 chip_core/housekeeping/_3154_                                 0.0712
 chip_core/_08375_                                             0.0712
 chip_core/_06916_                                             0.0712
 chip_core/_12369_                                             0.0712
 chip_core/mprj/mprj/net447                                    0.0712
 chip_core/_11023_                                             0.0712
 chip_core/_02762_                                             0.0712
 chip_core/_15183_                                             0.0711
 chip_core/_03735_                                             0.0711
 chip_core/_00195_                                             0.0711
 chip_core/net4000                                             0.0711
 chip_core/net10388                                            0.0711
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0711
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0711
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0711
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0710
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0710
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0710
 chip_core/soc.core.hk_dat_i[9]                                0.0710
 chip_core/mprj/mprj/net401                                    0.0710
 chip_core/_08348_                                             0.0710
 chip_core/_10645_                                             0.0710
 chip_core/net3500                                             0.0709
 chip_core/soc.core.la_out_storage[7]                          0.0709
 chip_core/_07484_                                             0.0709
 chip_core/_09666_                                             0.0709
 chip_core/_11386_                                             0.0709
 chip_core/_12140_                                             0.0709
 chip_core/_11285_                                             0.0709
 chip_core/_14799_                                             0.0708
 chip_core/housekeeping/gpio_configure[34][7]                  0.0708
 chip_core/_02777_                                             0.0708
 chip_core/_03240_                                             0.0708
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0708
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0708
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0708
 chip_core/_13771_                                             0.0708
 chip_core/_02083_                                             0.0708
 chip_core/_01792_                                             0.0708
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0708
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0708
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0708
 chip_core/housekeeping/_2994_                                 0.0708
 chip_core/_01055_                                             0.0707
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0707
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0707
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0707
 chip_core/net7877                                             0.0707
 chip_core/_00693_                                             0.0707
 chip_core/_03065_                                             0.0707
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0707
 chip_core/_11003_                                             0.0706
 chip_core/_12627_                                             0.0706
 chip_core/housekeeping/_1343_                                 0.0706
 chip_core/housekeeping/_2045_                                 0.0706
 chip_core/_10655_                                             0.0706
 chip_core/_02398_                                             0.0706
 chip_core/_03615_                                             0.0706
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[24]   0.0706
 chip_core/_13549_                                             0.0706
 chip_core/_02171_                                             0.0705
 chip_core/_11177_                                             0.0705
 chip_core/_11704_                                             0.0705
 chip_core/housekeeping/_3076_                                 0.0705
 chip_core/_11365_                                             0.0705
 chip_core/net3822                                             0.0705
 chip_core/mprj/mprj/net138                                    0.0705
 chip_core/_00459_                                             0.0704
 chip_core/net1977                                             0.0704
 chip_core/_12433_                                             0.0704
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[14]                0.0704
 chip_core/_11063_                                             0.0704
 chip_core/_00955_                                             0.0703
 chip_core/_13240_                                             0.0703
 chip_core/_03822_                                             0.0703
 chip_core/_06842_                                             0.0703
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[1]   0.0703
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[1]         0.0703
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[1]   0.0703
 chip_core/_08969_                                             0.0703
 chip_core/housekeeping/net1126                                0.0702
 chip_core/_09773_                                             0.0702
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0702
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0702
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0702
 chip_core/housekeeping/net823                                 0.0702
 chip_core/mprj/mprj/_123_                                     0.0701
 chip_core/_03997_                                             0.0701
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[15]     0.0701
 chip_core/housekeeping/_0965_                                 0.0701
 chip_core/net3067                                             0.0701
 chip_core/_04049_                                             0.0701
 chip_core/_01037_                                             0.0701
 chip_core/net4220                                             0.0701
 chip_core/net3447                                             0.0701
 chip_core/_15443_                                             0.0701
 chip_core/_11900_                                             0.0700
 chip_core/_14773_                                             0.0700
 chip_core/_00027_                                             0.0700
 chip_core/_03681_                                             0.0700
 chip_core/mprj/mprj/net408                                    0.0700
 chip_core/net8590                                             0.0699
 chip_core/net3448                                             0.0699
 chip_core/_11821_                                             0.0699
 chip_core/net8568                                             0.0698
 chip_core/_14208_                                             0.0698
 chip_core/_01822_                                             0.0698
 chip_core/_14267_                                             0.0698
 chip_core/_11849_                                             0.0698
 chip_core/net3141                                             0.0698
 chip_core/net748                                              0.0698
 chip_core/_15247_                                             0.0697
 chip_core/housekeeping/_2040_                                 0.0697
 chip_core/_10995_                                             0.0697
 chip_core/mgmt_buffers.mprj_adr_o_core[30]                    0.0696
 chip_core/_11864_                                             0.0696
 chip_core/housekeeping/_1146_                                 0.0695
 chip_core/_00110_                                             0.0695
 chip_core/_15518_                                             0.0695
 chip_core/_12560_                                             0.0695
 chip_core/_04990_                                             0.0694
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][7]      0.0694
 chip_core/_12562_                                             0.0694
 chip_core/_04498_                                             0.0694
 chip_core/housekeeping/_2117_                                 0.0694
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0694
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0694
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0694
 chip_core/net8407                                             0.0693
 chip_core/housekeeping/_0129_                                 0.0693
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.0693
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.0693
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].X   0.0693
 chip_core/_12660_                                             0.0693
 chip_core/_12450_                                             0.0693
 chip_core/mprj/mprj/net517                                    0.0693
 chip_core/net2251                                             0.0693
 chip_core/_01441_                                             0.0693
 chip_core/_14718_                                             0.0693
 chip_core/_03087_                                             0.0692
 chip_core/housekeeping/_2729_                                 0.0692
 chip_core/_06858_                                             0.0692
 chip_core/_07576_                                             0.0692
 chip_core/net3537                                             0.0692
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0691
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0691
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0691
 chip_core/_08378_                                             0.0691
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[8]          0.0691
 chip_core/_13217_                                             0.0691
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0691
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0691
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0691
 chip_core/_03086_                                             0.0691
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[14]         0.0690
 chip_core/net3551                                             0.0690
 chip_core/_04358_                                             0.0690
 chip_core/_13241_                                             0.0690
 chip_core/_02643_                                             0.0690
 chip_core/_00943_                                             0.0690
 chip_core/_09590_                                             0.0690
 chip_core/_01892_                                             0.0690
 chip_core/_02962_                                             0.0690
 chip_core/_15344_                                             0.0689
 chip_core/housekeeping/gpio_configure[22][10]                 0.0689
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[15]                0.0689
 chip_core/mprj/mprj/net116                                    0.0689
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[9]                 0.0689
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0689
 chip_core/_12566_                                             0.0689
 chip_core/_09597_                                             0.0689
 chip_core/net8723                                             0.0689
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[29]        0.0688
 chip_core/_09519_                                             0.0688
 chip_core/mprj/mprj/_002_                                     0.0688
 chip_core/_11687_                                             0.0688
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0688
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0688
 chip_core/soc.core.interface4_bank_bus_dat_r[7]               0.0688
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0687
 chip_core/net4122                                             0.0687
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0687
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0687
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0687
 chip_core/_00365_                                             0.0687
 chip_core/mprj/mprj/net881                                    0.0687
 chip_core/_04088_                                             0.0687
 chip_core/_14023_                                             0.0687
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[0]         0.0687
 chip_core/_10182_                                             0.0687
 chip_core/housekeeping/mgmt_gpio_data_buf[12]                 0.0687
 chip_core/net3945                                             0.0686
 chip_core/net3757                                             0.0686
 chip_core/soc.core.multiregimpl43_regs1                       0.0686
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0686
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0686
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0686
 chip_core/_15085_                                             0.0686
 chip_core/mprj/mprj/net16                                     0.0686
 chip_core/mprj/mprj/net680                                    0.0686
 chip_core/_09575_                                             0.0686
 chip_core/_07712_                                             0.0686
 chip_core/_12250_                                             0.0686
 chip_core/_11220_                                             0.0686
 chip_core/_10333_                                             0.0685
 chip_core/_11915_                                             0.0685
 chip_core/net8916                                             0.0685
 chip_core/_04492_                                             0.0684
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[22]        0.0684
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[22]   0.0684
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[22]   0.0684
 chip_core/_00011_                                             0.0684
 chip_core/_09538_                                             0.0684
 chip_core/mprj/mprj/net33                                     0.0684
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0684
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0684
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0684
 chip_core/net4262                                             0.0684
 chip_core/_04443_                                             0.0684
 chip_core/soc.core.litespi_next_state[2]                      0.0684
 chip_core/net3573                                             0.0683
 chip_core/soc.core.dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[7]   0.0683
 chip_core/net4650                                             0.0682
 chip_core/_00253_                                             0.0682
 chip_core/housekeeping/_0716_                                 0.0682
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0682
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0682
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0682
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0682
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0682
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0682
 chip_core/_01924_                                             0.0681
 chip_core/_11328_                                             0.0681
 chip_core/mprj/mprj/net968                                    0.0681
 chip_core/net3105                                             0.0681
 chip_core/_05060_                                             0.0681
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[12]        0.0681
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[12]   0.0681
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[12]   0.0681
 chip_core/net4184                                             0.0681
 chip_core/_07697_                                             0.0681
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0681
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0681
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0681
 chip_core/_11722_                                             0.0681
 chip_core/_12690_                                             0.0680
 chip_core/net3388                                             0.0680
 chip_core/housekeeping/_0877_                                 0.0680
 chip_core/net8866                                             0.0680
 chip_core/_09514_                                             0.0680
 chip_core/_03004_                                             0.0680
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[14].Z   0.0680
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[14].Z   0.0680
 chip_core/_15435_                                             0.0679
 chip_core/_09241_                                             0.0679
 chip_core/_00032_                                             0.0679
 chip_core/_03691_                                             0.0679
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0679
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0679
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0679
 chip_core/_12659_                                             0.0679
 chip_core/mprj/mprj/net117                                    0.0679
 chip_core/_00000_                                             0.0678
 chip_core/net10319                                            0.0678
 chip_core/_02849_                                             0.0678
 chip_core/_07982_                                             0.0678
 chip_core/mgmt_buffers.mprj_adr_o_core[28]                    0.0678
 chip_core/_14274_                                             0.0678
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[7]   0.0678
 chip_core/mprj/mprj/_079_                                     0.0678
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[29]   0.0678
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[29]   0.0678
 chip_core/_09584_                                             0.0678
 chip_core/soc.core.mgmtsoc_value_status[7]                    0.0678
 chip_core/_11396_                                             0.0677
 chip_core/_11205_                                             0.0677
 chip_core/_02686_                                             0.0677
 chip_core/_00423_                                             0.0677
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0677
 chip_core/net8929                                             0.0676
 chip_core/_09048_                                             0.0676
 chip_core/_03281_                                             0.0676
 chip_core/_07765_                                             0.0676
 chip_core/housekeeping/_0146_                                 0.0676
 chip_core/_03443_                                             0.0676
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0676
 chip_core/_01800_                                             0.0676
 chip_core/net8172                                             0.0676
 chip_core/mprj/mprj/net357                                    0.0676
 chip_core/net3373                                             0.0676
 chip_core/_12744_                                             0.0675
 chip_core/_13675_                                             0.0675
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[17]         0.0675
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[2]               0.0675
 chip_core/net9527                                             0.0675
 chip_core/_01402_                                             0.0675
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0675
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0675
 chip_core/net12194                                            0.0674
 chip_core/_00192_                                             0.0674
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0674
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0674
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0674
 chip_core/_00940_                                             0.0674
 chip_core/_04822_                                             0.0674
 chip_core/housekeeping/net891                                 0.0673
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[28]        0.0673
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[28]   0.0673
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[28]   0.0673
 chip_core/net3138                                             0.0673
 chip_core/net14669                                            0.0673
 chip_core/housekeeping/_2358_                                 0.0673
 chip_core/housekeeping/net536                                 0.0673
 chip_core/_09405_                                             0.0673
 chip_core/housekeeping/_3036_                                 0.0673
 chip_core/housekeeping/_1133_                                 0.0673
 chip_core/net12212                                            0.0673
 chip_core/net4386                                             0.0672
 chip_core/_02583_                                             0.0672
 chip_core/_13586_                                             0.0672
 chip_core/net577                                              0.0672
 chip_core/mprj/mprj/net1106                                   0.0671
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0671
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0671
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0671
 chip_core/soc.core.VexRiscv._zz_execute_ENV_CTRL[1]           0.0671
 chip_core/_01572_                                             0.0671
 chip_core/net7746                                             0.0671
 chip_core/mprj/mprj/_115_                                     0.0671
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0671
 chip_core/_03935_                                             0.0671
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0670
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0670
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0670
 chip_core/mprj/mprj/_074_                                     0.0670
 chip_core/net4032                                             0.0670
 chip_core/housekeeping/_2572_                                 0.0669
 chip_core/mprj/mprj/net317                                    0.0669
 chip_core/_03556_                                             0.0669
 chip_core/mprj/mprj/net505                                    0.0669
 chip_core/_03787_                                             0.0669
 chip_core/_14526_                                             0.0669
 chip_core/_00005_                                             0.0669
 chip_core/_05114_                                             0.0668
 chip_core/net3927                                             0.0668
 chip_core/soc.core.la_out_storage[38]                         0.0667
 chip_core/soc.core.la_out_storage[0]                          0.0667
 chip_core/mgmt_buffers.mprj_adr_o_core[26]                    0.0667
 chip_core/_03885_                                             0.0667
 chip_core/_10242_                                             0.0667
 chip_core/_02608_                                             0.0667
 chip_core/net4759                                             0.0667
 chip_core/_03257_                                             0.0667
 chip_core/_07214_                                             0.0667
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0667
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0667
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0667
 chip_core/_04023_                                             0.0667
 chip_core/net8599                                             0.0666
 chip_core/housekeeping/net694                                 0.0666
 chip_core/_04020_                                             0.0666
 chip_core/_01736_                                             0.0666
 chip_core/_13645_                                             0.0666
 chip_core/_13052_                                             0.0666
 chip_core/_04028_                                             0.0666
 chip_core/_10948_                                             0.0666
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0666
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0666
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0666
 chip_core/housekeeping/gpio_configure[2][1]                   0.0666
 chip_core/_09753_                                             0.0666
 chip_core/_03759_                                             0.0666
 chip_core/_09787_                                             0.0666
 chip_core/_10448_                                             0.0665
 chip_core/_09762_                                             0.0665
 chip_core/_11594_                                             0.0665
 chip_core/_02779_                                             0.0665
 chip_core/_00442_                                             0.0665
 chip_core/_07984_                                             0.0665
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0665
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0665
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0665
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0665
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0665
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0665
 chip_core/_13648_                                             0.0664
 chip_core/mprj/mprj/net512                                    0.0664
 chip_core/_15549_                                             0.0664
 chip_core/_09711_                                             0.0664
 chip_core/housekeeping/net745                                 0.0664
 chip_core/_09010_                                             0.0663
 chip_core/housekeeping/net161                                 0.0663
 chip_core/_04027_                                             0.0663
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0663
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0663
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0663
 chip_core/_12699_                                             0.0663
 chip_core/_07072_                                             0.0663
 chip_core/_14703_                                             0.0663
 chip_core/_14959_                                             0.0663
 chip_core/_12280_                                             0.0662
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][1]      0.0662
 chip_core/mgmt_buffers.mprj_dat_i_user[14]                    0.0662
 chip_core/net8904                                             0.0662
 chip_core/_10157_                                             0.0662
 chip_core/_12459_                                             0.0662
 chip_core/_10813_                                             0.0662
 chip_core/_15393_                                             0.0662
 chip_core/net8615                                             0.0662
 chip_core/_12502_                                             0.0661
 chip_core/mprj/mprj/net125                                    0.0661
 chip_core/_10950_                                             0.0661
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0661
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0661
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0661
 chip_core/mgmt_buffers.mprj_dat_o_core[23]                    0.0661
 chip_core/soc.core.multiregimpl120_regs1                      0.0661
 chip_core/_11819_                                             0.0661
 chip_core/net7250                                             0.0661
 chip_core/net4113                                             0.0660
 chip_core/housekeeping/_0960_                                 0.0660
 chip_core/net8887                                             0.0660
 chip_core/_04018_                                             0.0660
 chip_core/housekeeping/_2434_                                 0.0659
 chip_core/_14649_                                             0.0659
 chip_core/_11929_                                             0.0659
 chip_core/net3635                                             0.0659
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0659
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0659
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0659
 chip_core/_04364_                                             0.0659
 chip_core/net3966                                             0.0659
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[4]                0.0658
 chip_core/housekeeping/gpio_configure[32][3]                  0.0658
 chip_core/_12026_                                             0.0658
 chip_core/_03994_                                             0.0658
 chip_core/soc.core.mgmtsoc_value_status[3]                    0.0658
 chip_core/housekeeping/mgmt_gpio_data[8]                      0.0658
 chip_core/_03437_                                             0.0658
 chip_core/_03133_                                             0.0657
 chip_core/_03464_                                             0.0657
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[17]      0.0657
 chip_core/_11843_                                             0.0657
 chip_core/housekeeping/_1167_                                 0.0657
 chip_core/_07341_                                             0.0657
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0657
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0657
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0657
 chip_core/housekeeping/net712                                 0.0656
 chip_core/_03887_                                             0.0656
 chip_core/_12723_                                             0.0656
 chip_core/_12555_                                             0.0656
 chip_core/_00060_                                             0.0656
 chip_core/_14497_                                             0.0656
 chip_core/_04924_                                             0.0656
 chip_core/_12801_                                             0.0655
 chip_core/net11063                                            0.0655
 chip_core/net3266                                             0.0655
 chip_core/housekeeping/_2037_                                 0.0655
 chip_core/housekeeping/net496                                 0.0655
 chip_core/_04348_                                             0.0655
 chip_core/_11316_                                             0.0655
 chip_core/_08558_                                             0.0655
 chip_core/_00321_                                             0.0655
 chip_core/net8758                                             0.0655
 chip_core/_00339_                                             0.0654
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[14].Z   0.0654
 chip_core/_11785_                                             0.0654
 chip_core/net1995                                             0.0654
 chip_core/_11383_                                             0.0654
 chip_core/_06773_                                             0.0654
 chip_core/_09359_                                             0.0654
 chip_core/_00067_                                             0.0654
 chip_core/housekeeping/_2038_                                 0.0653
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0653
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0653
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0653
 chip_core/_00805_                                             0.0653
 chip_core/net8944                                             0.0653
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[12]                0.0652
 chip_core/net9248                                             0.0652
 chip_core/soc.core.VexRiscv.dBusWishbone_WE                   0.0652
 chip_core/net8511                                             0.0652
 chip_core/_11701_                                             0.0652
 chip_core/net3510                                             0.0651
 chip_core/_00076_                                             0.0651
 chip_core/_02801_                                             0.0651
 chip_core/_13174_                                             0.0651
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[7]                0.0651
 chip_core/_13308_                                             0.0651
 chip_core/housekeeping/_1145_                                 0.0651
 chip_core/_10221_                                             0.0650
 chip_core/net7154                                             0.0650
 chip_core/_03747_                                             0.0650
 chip_core/_12457_                                             0.0650
 chip_core/_14838_                                             0.0650
 chip_core/net4205                                             0.0650
 chip_core/_04956_                                             0.0650
 chip_core/_15270_                                             0.0650
 chip_core/_14356_                                             0.0650
 chip_core/net8940                                             0.0649
 chip_core/_11388_                                             0.0649
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0649
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0649
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0649
 chip_core/net4736                                             0.0649
 chip_core/net3167                                             0.0649
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0649
 chip_core/soc.core.dff2_bus_dat_r[20]                         0.0649
 chip_core/mprj/mprj/_119_                                     0.0649
 chip_core/housekeeping/_0991_                                 0.0649
 chip_core/housekeeping/_1194_                                 0.0648
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0648
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0648
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0648
 chip_core/housekeeping/_2044_                                 0.0648
 chip_core/_15422_                                             0.0648
 chip_core/housekeeping/net1240                                0.0648
 chip_core/_02023_                                             0.0648
 chip_core/mgmt_buffers.la_data_in_enable[8]                   0.0648
 chip_core/_11018_                                             0.0647
 chip_core/_07590_                                             0.0647
 chip_core/_11798_                                             0.0647
 chip_core/_07343_                                             0.0647
 chip_core/_00838_                                             0.0647
 chip_core/_13404_                                             0.0647
 chip_core/_07568_                                             0.0647
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0646
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0646
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0646
 chip_core/_12617_                                             0.0646
 chip_core/net5984                                             0.0646
 chip_core/_01500_                                             0.0646
 chip_core/_02900_                                             0.0646
 chip_core/_15122_                                             0.0646
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0646
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0646
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0646
 chip_core/_07597_                                             0.0646
 chip_core/_12664_                                             0.0646
 chip_core/net4095                                             0.0645
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[21]     0.0645
 chip_core/_06697_                                             0.0645
 chip_core/soc.core.mgmtsoc_irq                                0.0645
 chip_core/_00887_                                             0.0645
 chip_core/_01411_                                             0.0644
 chip_core/net4183                                             0.0644
 chip_core/_12044_                                             0.0644
 chip_core/_03595_                                             0.0644
 chip_core/soc.core.hk_dat_i[2]                                0.0643
 chip_core/_00388_                                             0.0643
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[14]   0.0643
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[14]   0.0643
 chip_core/_13766_                                             0.0643
 chip_core/_04845_                                             0.0643
 chip_core/net8609                                             0.0642
 chip_core/housekeeping/_3161_                                 0.0642
 chip_core/_12676_                                             0.0642
 chip_core/housekeeping/net1365                                0.0642
 chip_core/_10953_                                             0.0642
 chip_core/_12724_                                             0.0642
 chip_core/housekeeping/mgmt_gpio_data[13]                     0.0642
 chip_core/_03817_                                             0.0642
 chip_core/_12286_                                             0.0641
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[6]         0.0641
 chip_core/_03927_                                             0.0641
 chip_core/_02522_                                             0.0641
 chip_core/net1793                                             0.0641
 chip_core/_01439_                                             0.0640
 chip_core/_01991_                                             0.0640
 chip_core/net3364                                             0.0640
 chip_core/_13220_                                             0.0640
 chip_core/_11681_                                             0.0640
 chip_core/_10603_                                             0.0640
 chip_core/_14390_                                             0.0640
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[5]                 0.0640
 chip_core/_12076_                                             0.0640
 chip_core/mprj/mprj/net402                                    0.0640
 chip_core/_04038_                                             0.0639
 chip_core/net9459                                             0.0639
 chip_core/_07577_                                             0.0639
 chip_core/_02659_                                             0.0639
 chip_core/soc.core.la_ien_storage[5]                          0.0639
 chip_core/net8233                                             0.0638
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0638
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[21]   0.0638
 chip_core/net4813                                             0.0638
 chip_core/_01318_                                             0.0638
 chip_core/housekeeping/net565                                 0.0638
 chip_core/soc.core.hk_dat_i[15]                               0.0638
 chip_core/_01901_                                             0.0638
 chip_core/net8936                                             0.0638
 chip_core/net4985                                             0.0638
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[20]       0.0638
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0638
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0638
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0638
 chip_core/_11818_                                             0.0637
 chip_core/_11917_                                             0.0637
 chip_core/_03180_                                             0.0637
 chip_core/_09803_                                             0.0637
 chip_core/_03779_                                             0.0637
 chip_core/housekeeping/_2473_                                 0.0637
 chip_core/net4382                                             0.0637
 chip_core/_06863_                                             0.0636
 chip_core/_04003_                                             0.0636
 chip_core/_04311_                                             0.0636
 chip_core/_08332_                                             0.0636
 chip_core/_07572_                                             0.0636
 chip_core/_13654_                                             0.0636
 chip_core/_12376_                                             0.0636
 chip_core/housekeeping/net1252                                0.0635
 chip_core/_03661_                                             0.0635
 chip_core/net7847                                             0.0635
 chip_core/net3279                                             0.0635
 chip_core/_03155_                                             0.0635
 chip_core/housekeeping/_1902_                                 0.0635
 chip_core/_05017_                                             0.0635
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[15]   0.0635
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[15]        0.0635
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[15]   0.0635
 chip_core/net3187                                             0.0635
 chip_core/_13628_                                             0.0634
 chip_core/_11319_                                             0.0634
 chip_core/housekeeping/_2221_                                 0.0634
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0634
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0634
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0634
 chip_core/_04368_                                             0.0634
 chip_core/_02692_                                             0.0634
 chip_core/net3473                                             0.0633
 chip_core/_00871_                                             0.0633
 chip_core/housekeeping/_2654_                                 0.0633
 chip_core/mprj/mprj/net769                                    0.0633
 chip_core/housekeeping/_1130_                                 0.0633
 chip_core/_00359_                                             0.0633
 chip_core/net8409                                             0.0633
 chip_core/_11861_                                             0.0633
 chip_core/mprj/mprj/net557                                    0.0633
 chip_core/soc.core.RAM128/Do0MUX.SEL0[1]                      0.0632
 chip_core/soc.core.RAM256.BANK128[0].RAM128/Do0MUX.SEL0[1]    0.0632
 chip_core/soc.core.RAM256.BANK128[1].RAM128/Do0MUX.SEL0[1]    0.0632
 chip_core/_10119_                                             0.0632
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[21].Z   0.0632
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[21].Z   0.0632
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[21].Z   0.0632
 chip_core/net3221                                             0.0632
 chip_core/housekeeping/_1414_                                 0.0632
 chip_core/_14728_                                             0.0632
 chip_core/_03675_                                             0.0632
 chip_core/_03998_                                             0.0632
 chip_core/net4229                                             0.0632
 chip_core/_07492_                                             0.0632
 chip_core/net2005                                             0.0631
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0631
 chip_core/_14893_                                             0.0631
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0631
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0631
 chip_core/_01733_                                             0.0630
 chip_core/_02621_                                             0.0630
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0630
 chip_core/_07976_                                             0.0630
 chip_core/_11997_                                             0.0630
 chip_core/housekeeping/net797                                 0.0630
 chip_core/_00015_                                             0.0630
 chip_core/_01586_                                             0.0630
 chip_core/_02613_                                             0.0630
 chip_core/net3926                                             0.0630
 chip_core/_03444_                                             0.0630
 chip_core/net4845                                             0.0630
 chip_core/_03447_                                             0.0630
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.0630
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.0630
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].X   0.0630
 chip_core/soc.core.multiregimpl129_regs1                      0.0630
 chip_core/net1633                                             0.0630
 chip_core/_12136_                                             0.0629
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[18]   0.0629
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[18]   0.0629
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0629
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0629
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0629
 chip_core/net7459                                             0.0629
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0629
 chip_core/_04980_                                             0.0629
 chip_core/_00349_                                             0.0629
 chip_core/_04022_                                             0.0628
 chip_core/_10147_                                             0.0628
 chip_core/mprj/mprj/net683                                    0.0628
 chip_core/mprj/mprj/_103_                                     0.0628
 chip_core/_00001_                                             0.0628
 chip_core/net1741                                             0.0628
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0628
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0628
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0628
 chip_core/_03990_                                             0.0627
 chip_core/_13649_                                             0.0627
 chip_core/net3135                                             0.0627
 chip_core/housekeeping/_2580_                                 0.0627
 chip_core/_12834_                                             0.0627
 chip_core/_07734_                                             0.0627
 chip_core/net6420                                             0.0627
 chip_core/_07573_                                             0.0627
 chip_core/_12422_                                             0.0627
 chip_core/soc.core.multiregimpl125_regs1                      0.0627
 chip_core/_00283_                                             0.0626
 chip_core/housekeeping/gpio_configure[34][10]                 0.0626
 chip_core/_00425_                                             0.0626
 chip_core/_04941_                                             0.0626
 chip_core/_12822_                                             0.0626
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0626
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0626
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0626
 chip_core/soc.core.multiregimpl90_regs1                       0.0626
 chip_core/net3398                                             0.0626
 chip_core/_11276_                                             0.0625
 chip_core/housekeeping/_1960_                                 0.0625
 chip_core/soc.core.la_oe_storage[98]                          0.0625
 chip_core/net9349                                             0.0625
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[16]   0.0625
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[16]        0.0625
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[16]   0.0625
 chip_core/_00079_                                             0.0625
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[27]     0.0625
 chip_core/net5977                                             0.0625
 chip_core/_08646_                                             0.0624
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0624
 chip_core/mprj/mprj/net714                                    0.0624
 chip_core/_12630_                                             0.0624
 chip_core/_12658_                                             0.0624
 chip_core/net3198                                             0.0624
 chip_core/_04445_                                             0.0624
 chip_core/_03752_                                             0.0624
 chip_core/housekeeping/net849                                 0.0624
 chip_core/net1727                                             0.0624
 chip_core/soc.core.la_ien_storage[10]                         0.0624
 chip_core/_14812_                                             0.0624
 chip_core/_09785_                                             0.0623
 chip_core/_03980_                                             0.0623
 chip_core/net3854                                             0.0623
 chip_core/net8817                                             0.0623
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0623
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0623
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0623
 chip_core/_00420_                                             0.0623
 chip_core/housekeeping/mgmt_gpio_data_buf[11]                 0.0623
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0[7]   0.0622
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0[7]   0.0622
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0[7]               0.0622
 chip_core/_02246_                                             0.0622
 chip_core/net1745                                             0.0622
 chip_core/mprj/mprj/_072_                                     0.0622
 chip_core/_13242_                                             0.0622
 chip_core/_14535_                                             0.0622
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[2]   0.0622
 chip_core/_11776_                                             0.0622
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[4]   0.0622
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[4]   0.0622
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[4]               0.0622
 chip_core/_03570_                                             0.0621
 chip_core/_00451_                                             0.0621
 chip_core/_08539_                                             0.0621
 chip_core/mgmt_buffers.mprj_dat_o_core[20]                    0.0621
 chip_core/net4824                                             0.0621
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0621
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0621
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0621
 chip_core/_12899_                                             0.0621
 chip_core/net4133                                             0.0621
 chip_core/net3687                                             0.0620
 chip_core/_14850_                                             0.0620
 chip_core/net4051                                             0.0620
 chip_core/net8541                                             0.0620
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0620
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0620
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0620
 chip_core/net11061                                            0.0620
 chip_core/housekeeping/_1391_                                 0.0619
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[13]        0.0619
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[13]   0.0619
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[13]   0.0619
 chip_core/_03318_                                             0.0619
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][1]       0.0619
 chip_core/housekeeping/_1077_                                 0.0619
 chip_core/soc.core.gpioin0_gpioin0_irq                        0.0619
 chip_core/_01444_                                             0.0619
 chip_core/_10841_                                             0.0619
 chip_core/net4792                                             0.0618
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0618
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0618
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0618
 chip_core/_03989_                                             0.0618
 chip_core/net3626                                             0.0618
 chip_core/net7816                                             0.0618
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[14].Z   0.0618
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[14].Z   0.0618
 chip_core/_07403_                                             0.0618
 chip_core/_00056_                                             0.0618
 chip_core/mprj/mprj/net704                                    0.0618
 chip_core/_04888_                                             0.0618
 chip_core/_00560_                                             0.0618
 chip_core/soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address[12]   0.0618
 chip_core/_11029_                                             0.0618
 chip_core/net9698                                             0.0618
 chip_core/_07451_                                             0.0617
 chip_core/_13080_                                             0.0617
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[14].Z   0.0617
 chip_core/_10826_                                             0.0617
 chip_core/_15299_                                             0.0617
 chip_core/_07618_                                             0.0617
 chip_core/_14487_                                             0.0617
 chip_core/net7491                                             0.0617
 chip_core/_03000_                                             0.0616
 chip_core/_01450_                                             0.0616
 chip_core/_11716_                                             0.0616
 chip_core/_04383_                                             0.0616
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[22]   0.0616
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[9]         0.0616
 chip_core/net3962                                             0.0616
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0616
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0616
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0616
 chip_core/net3540                                             0.0616
 chip_core/_09720_                                             0.0615
 chip_core/_13817_                                             0.0615
 chip_core/_10753_                                             0.0615
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0615
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0615
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0615
 chip_core/soc.core.dff2_bus_dat_r[31]                         0.0615
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0615
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0615
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0615
 chip_core/_06880_                                             0.0615
 chip_core/mprj/mprj/net61                                     0.0614
 chip_core/net3856                                             0.0614
 chip_core/mgmt_buffers.mprj_dat_o_core[8]                     0.0614
 chip_core/_07018_                                             0.0614
 chip_core/net3227                                             0.0613
 chip_core/housekeeping/_3114_                                 0.0613
 chip_core/_09468_                                             0.0613
 chip_core/soc.core.la_ien_storage[17]                         0.0613
 chip_core/_04820_                                             0.0613
 chip_core/_09806_                                             0.0613
 chip_core/_13213_                                             0.0613
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]   0.0612
 chip_core/_10765_                                             0.0612
 chip_core/_02749_                                             0.0612
 chip_core/net4047                                             0.0612
 chip_core/_14399_                                             0.0612
 chip_core/_09693_                                             0.0612
 chip_core/_03477_                                             0.0611
 chip_core/mprj/mprj/_019_                                     0.0611
 chip_core/_07966_                                             0.0611
 chip_core/housekeeping/_2278_                                 0.0611
 chip_core/_09740_                                             0.0611
 chip_core/_03138_                                             0.0611
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0611
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0611
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0611
 chip_core/_11953_                                             0.0611
 chip_core/net8503                                             0.0611
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0611
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0611
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0611
 chip_core/net2097                                             0.0610
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][0]      0.0610
 chip_core/_04389_                                             0.0610
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0610
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0610
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0610
 chip_core/_10772_                                             0.0609
 chip_core/housekeeping/net571                                 0.0609
 chip_core/_10662_                                             0.0609
 chip_core/_04144_                                             0.0609
 chip_core/housekeeping/_1301_                                 0.0609
 chip_core/_04060_                                             0.0608
 chip_core/mgmt_buffers.la_data_in_enable[1]                   0.0608
 chip_core/_08295_                                             0.0608
 chip_core/_04229_                                             0.0608
 chip_core/mprj/mprj/net518                                    0.0608
 chip_core/mgmt_buffers.la_data_out_core[5]                    0.0608
 chip_core/net3082                                             0.0607
 chip_core/soc.core.la_ien_storage[97]                         0.0607
 chip_core/_12510_                                             0.0607
 chip_core/net3382                                             0.0607
 chip_core/_06890_                                             0.0607
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]   0.0607
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[15]   0.0607
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[15]   0.0607
 chip_core/housekeeping/net346                                 0.0606
 chip_core/soc.core.gpioin5_gpioin5_irq                        0.0606
 chip_core/mgmt_buffers.mprj_adr_o_core[14]                    0.0606
 chip_core/_15358_                                             0.0606
 chip_core/_02767_                                             0.0606
 chip_core/net8706                                             0.0606
 chip_core/net3312                                             0.0606
 chip_core/_15379_                                             0.0606
 chip_core/net5450                                             0.0606
 chip_core/_06730_                                             0.0605
 chip_core/_03032_                                             0.0605
 chip_core/_03821_                                             0.0605
 chip_core/housekeeping/_2379_                                 0.0605
 chip_core/_03288_                                             0.0605
 chip_core/_06869_                                             0.0605
 chip_core/housekeeping/_2267_                                 0.0605
 chip_core/mprj/mprj/net106                                    0.0605
 chip_core/_14603_                                             0.0605
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0605
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0605
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0605
 chip_core/_01231_                                             0.0604
 chip_core/net2055                                             0.0604
 chip_core/_14948_                                             0.0604
 chip_core/soc.core.la_ien_storage[4]                          0.0604
 chip_core/_01428_                                             0.0604
 chip_core/mgmt_buffers.mprj_dat_o_core[19]                    0.0604
 chip_core/housekeeping/_1238_                                 0.0604
 chip_core/_04885_                                             0.0604
 chip_core/housekeeping/_2299_                                 0.0603
 chip_core/_11246_                                             0.0603
 chip_core/_09560_                                             0.0603
 chip_core/net7321                                             0.0603
 chip_core/soc.core.la_out_storage[117]                        0.0603
 chip_core/_15438_                                             0.0603
 chip_core/net4478                                             0.0602
 chip_core/_10768_                                             0.0602
 chip_core/_09157_                                             0.0602
 chip_core/_15101_                                             0.0602
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0602
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0602
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0602
 chip_core/_09054_                                             0.0602
 chip_core/_14709_                                             0.0602
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0602
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0602
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0602
 chip_core/_00456_                                             0.0601
 chip_core/_09460_                                             0.0601
 chip_core/_10355_                                             0.0601
 chip_core/net3855                                             0.0601
 chip_core/_04513_                                             0.0601
 chip_core/_11816_                                             0.0601
 chip_core/housekeeping/net814                                 0.0601
 chip_core/_04400_                                             0.0601
 chip_core/net8774                                             0.0601
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[30]     0.0600
 chip_core/_11902_                                             0.0600
 chip_core/net10389                                            0.0600
 chip_core/net8425                                             0.0600
 chip_core/_13201_                                             0.0600
 chip_core/net8687                                             0.0600
 chip_core/housekeeping/_0134_                                 0.0600
 chip_core/housekeeping/_3013_                                 0.0600
 chip_core/_04429_                                             0.0600
 chip_core/_02419_                                             0.0599
 chip_core/_02347_                                             0.0599
 chip_core/_03988_                                             0.0599
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[10]   0.0598
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[10]   0.0598
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.SEL[2]        0.0598
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.SEL[2]   0.0598
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.SEL[2]   0.0598
 chip_core/mprj/mprj/net388                                    0.0598
 chip_core/housekeeping/_1929_                                 0.0598
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][9]       0.0597
 chip_core/_02136_                                             0.0597
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[23]      0.0597
 chip_core/soc.core.VexRiscv.externalInterruptArray_regNext[4]   0.0597
 chip_core/_00985_                                             0.0597
 chip_core/_04315_                                             0.0597
 chip_core/net10345                                            0.0597
 chip_core/_08659_                                             0.0597
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0597
 chip_core/net9006                                             0.0596
 chip_core/_00254_                                             0.0596
 chip_core/_11947_                                             0.0596
 chip_core/_14679_                                             0.0596
 chip_core/_10982_                                             0.0596
 chip_core/_00888_                                             0.0596
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[31]   0.0595
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[31]   0.0595
 chip_core/_14966_                                             0.0595
 chip_core/_07201_                                             0.0595
 chip_core/net3971                                             0.0595
 chip_core/_03797_                                             0.0595
 chip_core/_12278_                                             0.0595
 chip_core/mgmt_buffers.la_data_out_core[4]                    0.0595
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0595
 chip_core/_15248_                                             0.0595
 chip_core/_11379_                                             0.0595
 chip_core/_03756_                                             0.0594
 chip_core/_01008_                                             0.0594
 chip_core/_03860_                                             0.0594
 chip_core/_15426_                                             0.0594
 chip_core/soc.core.multiregimpl128_regs1                      0.0594
 chip_core/housekeeping/_1185_                                 0.0594
 chip_core/net8589                                             0.0594
 chip_core/mgmt_buffers.mprj_adr_o_core[17]                    0.0594
 chip_core/_14070_                                             0.0594
 chip_core/mgmt_buffers.la_oenb_core[48]                       0.0594
 chip_core/_03480_                                             0.0594
 chip_core/_12688_                                             0.0593
 chip_core/net3070                                             0.0593
 chip_core/_14190_                                             0.0593
 chip_core/_00902_                                             0.0593
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0593
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0593
 chip_core/net8962                                             0.0593
 chip_core/housekeeping/_2980_                                 0.0593
 chip_core/_11844_                                             0.0593
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[8].X           0.0593
 chip_core/housekeeping/_1126_                                 0.0593
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[8].X   0.0593
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[8].X   0.0593
 chip_core/_11957_                                             0.0592
 chip_core/net8555                                             0.0592
 chip_core/_15365_                                             0.0592
 chip_core/net3876                                             0.0592
 chip_core/_00259_                                             0.0592
 chip_core/_03448_                                             0.0592
 chip_core/net3964                                             0.0592
 chip_core/housekeeping/_1265_                                 0.0592
 chip_core/_14336_                                             0.0592
 chip_core/net3188                                             0.0592
 chip_core/soc.core.la_oe_storage[6]                           0.0592
 chip_core/_12417_                                             0.0592
 chip_core/net8244                                             0.0591
 chip_core/net14608                                            0.0591
 chip_core/_10641_                                             0.0591
 chip_core/_09246_                                             0.0591
 chip_core/_14053_                                             0.0591
 chip_core/_03366_                                             0.0591
 chip_core/_00343_                                             0.0591
 chip_core/net8585                                             0.0591
 chip_core/_12781_                                             0.0591
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]   0.0591
 chip_core/_08368_                                             0.0590
 chip_core/_00366_                                             0.0590
 chip_core/_15203_                                             0.0590
 chip_core/_12540_                                             0.0590
 chip_core/_13774_                                             0.0590
 chip_core/net4682                                             0.0590
 chip_core/_01225_                                             0.0590
 chip_core/net14766                                            0.0589
 chip_core/net7703                                             0.0589
 chip_core/soc.core.hk_dat_i[30]                               0.0589
 chip_core/_09721_                                             0.0589
 chip_core/_07592_                                             0.0589
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0589
 chip_core/_14410_                                             0.0589
 chip_core/_00026_                                             0.0589
 chip_core/_01478_                                             0.0589
 chip_core/_03657_                                             0.0589
 chip_core/_03890_                                             0.0589
 chip_core/net6456                                             0.0589
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0589
 chip_core/housekeeping/_2240_                                 0.0588
 chip_core/_07789_                                             0.0588
 chip_core/_14767_                                             0.0588
 chip_core/_04851_                                             0.0588
 chip_core/_01888_                                             0.0588
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0588
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0588
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0588
 chip_core/_12431_                                             0.0588
 chip_core/_02084_                                             0.0588
 chip_core/net3614                                             0.0588
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0588
 chip_core/net677                                              0.0588
 chip_core/_03930_                                             0.0588
 chip_core/_00021_                                             0.0588
 chip_core/_01604_                                             0.0587
 chip_core/_00051_                                             0.0587
 chip_core/housekeeping/_1164_                                 0.0587
 chip_core/housekeeping/_1136_                                 0.0587
 chip_core/_10648_                                             0.0587
 chip_core/_10635_                                             0.0587
 chip_core/_12584_                                             0.0587
 chip_core/mgmt_buffers.mprj_dat_o_core[15]                    0.0587
 chip_core/_02958_                                             0.0587
 chip_core/_03819_                                             0.0586
 chip_core/soc.core.la_ien_storage[127]                        0.0586
 chip_core/_11946_                                             0.0586
 chip_core/net3845                                             0.0586
 chip_core/_04037_                                             0.0586
 chip_core/_02681_                                             0.0586
 chip_core/soc.core.multiregimpl6_regs1                        0.0586
 chip_core/housekeeping/_1373_                                 0.0586
 chip_core/net14729                                            0.0585
 chip_core/_09849_                                             0.0585
 chip_core/housekeeping/_0985_                                 0.0585
 chip_core/_15066_                                             0.0585
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[10]   0.0585
 chip_core/_04892_                                             0.0585
 chip_core/net3158                                             0.0585
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[24]   0.0584
 chip_core/_03750_                                             0.0584
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[15]              0.0584
 chip_core/net1635                                             0.0584
 chip_core/_12003_                                             0.0584
 chip_core/_12647_                                             0.0584
 chip_core/net4397                                             0.0584
 chip_core/net3558                                             0.0584
 chip_core/_14805_                                             0.0584
 chip_core/_03131_                                             0.0584
 chip_core/_10781_                                             0.0584
 chip_core/net1733                                             0.0583
 chip_core/_04889_                                             0.0583
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[9]   0.0583
 chip_core/net2061                                             0.0583
 chip_core/net3811                                             0.0583
 chip_core/_03807_                                             0.0583
 chip_core/_07433_                                             0.0583
 chip_core/net3126                                             0.0583
 chip_core/_02013_                                             0.0583
 chip_core/_08694_                                             0.0583
 chip_core/housekeeping/net1412                                0.0582
 chip_core/_15460_                                             0.0582
 chip_core/net3762                                             0.0582
 chip_core/_02896_                                             0.0582
 chip_core/housekeeping/_1220_                                 0.0582
 chip_core/_00275_                                             0.0582
 chip_core/housekeeping/_2227_                                 0.0582
 chip_core/_04930_                                             0.0582
 chip_core/housekeeping/net1428                                0.0581
 chip_core/_08436_                                             0.0581
 chip_core/_08365_                                             0.0581
 chip_core/_03210_                                             0.0581
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][0]       0.0581
 chip_core/_15264_                                             0.0581
 chip_core/mprj/mprj/net941                                    0.0580
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0580
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0580
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0580
 chip_core/_04398_                                             0.0580
 chip_core/soc.core.dff2_bus_dat_r[25]                         0.0580
 chip_core/soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_valid   0.0580
 chip_core/_02216_                                             0.0580
 chip_core/net8437                                             0.0580
 chip_core/_03457_                                             0.0580
 chip_core/_15424_                                             0.0580
 chip_core/net9016                                             0.0580
 chip_core/net3835                                             0.0580
 chip_core/housekeeping/net729                                 0.0580
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0579
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0579
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0579
 chip_core/_09517_                                             0.0579
 chip_core/net3063                                             0.0579
 chip_core/_01526_                                             0.0579
 chip_core/soc.core.la_oe_storage[116]                         0.0579
 chip_core/_04457_                                             0.0579
 chip_core/_11044_                                             0.0579
 chip_core/mgmt_buffers.la_oenb_core[55]                       0.0578
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[15]   0.0578
 chip_core/_00595_                                             0.0578
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0578
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0578
 chip_core/_03722_                                             0.0578
 chip_core/_10981_                                             0.0578
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[8]      0.0578
 chip_core/_12747_                                             0.0578
 chip_core/net3259                                             0.0578
 chip_core/net3074                                             0.0577
 chip_core/mprj/mprj/net1010                                   0.0577
 chip_core/_03922_                                             0.0577
 chip_core/_07589_                                             0.0577
 chip_core/_07114_                                             0.0577
 chip_core/_07486_                                             0.0577
 chip_core/_02979_                                             0.0577
 chip_core/_03166_                                             0.0577
 chip_core/_12219_                                             0.0577
 chip_core/_15281_                                             0.0577
 chip_core/net12684                                            0.0577
 chip_core/net3315                                             0.0576
 chip_core/net7756                                             0.0576
 chip_core/soc.core.multiregimpl106_regs1                      0.0576
 chip_core/_03484_                                             0.0576
 chip_core/net4126                                             0.0576
 chip_core/soc.core.la_ien_storage[126]                        0.0576
 chip_core/_07891_                                             0.0576
 chip_core/soc.core.mgmtsoc_litespimmap_burst_cs_litespi_next_value_ce0   0.0576
 chip_core/housekeeping/net993                                 0.0576
 chip_core/_14907_                                             0.0576
 chip_core/_10240_                                             0.0576
 chip_core/_01468_                                             0.0576
 chip_core/_09679_                                             0.0576
 chip_core/_11032_                                             0.0575
 chip_core/_11460_                                             0.0575
 chip_core/net6844                                             0.0575
 chip_core/_03514_                                             0.0575
 chip_core/_02847_                                             0.0575
 chip_core/_04394_                                             0.0575
 chip_core/_11892_                                             0.0575
 chip_core/net4053                                             0.0575
 chip_core/_04327_                                             0.0575
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[1]          0.0574
 chip_core/net12027                                            0.0574
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0574
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0574
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0574
 chip_core/housekeeping/_1034_                                 0.0574
 chip_core/_03767_                                             0.0574
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0574
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0574
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0574
 chip_core/_00052_                                             0.0574
 chip_core/net10374                                            0.0574
 chip_core/soc.core.la_ien_storage[34]                         0.0573
 chip_core/net8776                                             0.0573
 chip_core/_04113_                                             0.0573
 chip_core/mprj/mprj/net812                                    0.0573
 chip_core/_07240_                                             0.0573
 chip_core/_13256_                                             0.0573
 chip_core/soc.core.RAM256.Do0_pre[0][5]                       0.0573
 chip_core/_02145_                                             0.0573
 chip_core/_06895_                                             0.0573
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]   0.0573
 chip_core/_07087_                                             0.0573
 chip_core/net9096                                             0.0572
 chip_core/_15295_                                             0.0572
 chip_core/net3666                                             0.0572
 chip_core/housekeeping/_1918_                                 0.0572
 chip_core/mprj/mprj/net416                                    0.0572
 chip_core/housekeeping/net992                                 0.0572
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.reset      0.0572
 chip_core/_04043_                                             0.0572
 chip_core/_10002_                                             0.0572
 chip_core/_11888_                                             0.0571
 chip_core/_01614_                                             0.0571
 chip_core/_12165_                                             0.0571
 chip_core/_14595_                                             0.0571
 chip_core/net3182                                             0.0571
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0571
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0571
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0571
 chip_core/soc.core.multiregimpl14_regs1                       0.0571
 chip_core/mgmt_buffers.la_data_out_core[6]                    0.0571
 chip_core/housekeeping/gpio_configure[13][7]                  0.0571
 chip_core/housekeeping/_1129_                                 0.0571
 chip_core/soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address[29]   0.0571
 chip_core/_03182_                                             0.0571
 chip_core/net9063                                             0.0571
 chip_core/net14754                                            0.0570
 chip_core/_08649_                                             0.0570
 chip_core/_03985_                                             0.0570
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][13]      0.0570
 chip_core/housekeeping/_2245_                                 0.0570
 chip_core/net3928                                             0.0570
 chip_core/housekeeping/net1026                                0.0570
 chip_core/net4036                                             0.0570
 chip_core/housekeeping/_2470_                                 0.0570
 chip_core/_06961_                                             0.0570
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[10]   0.0570
 chip_core/_14629_                                             0.0570
 chip_core/_08071_                                             0.0570
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[6]   0.0569
 chip_core/mgmt_buffers.mprj_dat_o_user[15]                    0.0569
 chip_core/housekeeping/net748                                 0.0569
 chip_core/housekeeping/_1949_                                 0.0569
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[21]    0.0569
 chip_core/_03134_                                             0.0569
 chip_core/_14441_                                             0.0569
 chip_core/_14654_                                             0.0569
 chip_core/_12082_                                             0.0569
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[16]   0.0568
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[16]   0.0568
 chip_core/_11199_                                             0.0568
 chip_core/housekeeping/gpio_configure[20][3]                  0.0568
 chip_core/_10150_                                             0.0568
 chip_core/_12738_                                             0.0568
 chip_core/_12183_                                             0.0568
 chip_core/net4847                                             0.0568
 chip_core/mprj/mprj/net739                                    0.0568
 chip_core/_04352_                                             0.0567
 chip_core/mgmt_buffers.mprj_dat_o_core[29]                    0.0567
 chip_core/_09554_                                             0.0567
 chip_core/net8410                                             0.0567
 chip_core/_02688_                                             0.0567
 chip_core/_07021_                                             0.0567
 chip_core/soc.core.multiregimpl5_regs1                        0.0567
 chip_core/_14457_                                             0.0567
 chip_core/_03212_                                             0.0567
 chip_core/net8473                                             0.0567
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0567
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0567
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0567
 chip_core/_01418_                                             0.0567
 chip_core/net4866                                             0.0567
 chip_core/housekeeping/net767                                 0.0566
 chip_core/_07714_                                             0.0566
 chip_core/soc.core.la_ien_storage[115]                        0.0566
 chip_core/_03450_                                             0.0566
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[16]   0.0566
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[16]   0.0566
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[16]        0.0566
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[29]     0.0565
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[8]   0.0565
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[8]   0.0565
 chip_core/net9278                                             0.0565
 chip_core/_11326_                                             0.0565
 chip_core/_09745_                                             0.0565
 chip_core/_11304_                                             0.0564
 chip_core/_11305_                                             0.0564
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[8]         0.0564
 chip_core/net4304                                             0.0564
 chip_core/_04068_                                             0.0564
 chip_core/_08326_                                             0.0564
 chip_core/_12390_                                             0.0564
 chip_core/_07211_                                             0.0564
 chip_core/net3574                                             0.0564
 chip_core/housekeeping/_2392_                                 0.0563
 chip_core/mprj/mprj/_026_                                     0.0563
 chip_core/net1296                                             0.0563
 chip_core/_10823_                                             0.0563
 chip_core/mprj/mprj/net885                                    0.0563
 chip_core/housekeeping/net1083                                0.0563
 chip_core/_07190_                                             0.0563
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0563
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0563
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0563
 chip_core/_08721_                                             0.0563
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]   0.0563
 chip_core/mprj/mprj/net715                                    0.0562
 chip_core/net2045                                             0.0562
 chip_core/_11030_                                             0.0562
 chip_core/housekeeping/_2390_                                 0.0562
 chip_core/net10331                                            0.0562
 chip_core/net4405                                             0.0562
 chip_core/net8899                                             0.0562
 chip_core/net3362                                             0.0562
 chip_core/_02241_                                             0.0562
 chip_core/_10383_                                             0.0562
 chip_core/_03476_                                             0.0562
 chip_core/_04921_                                             0.0561
 chip_core/_13168_                                             0.0561
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[22]   0.0561
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[22]   0.0561
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[22]        0.0561
 chip_core/_02253_                                             0.0561
 chip_core/_11173_                                             0.0561
 chip_core/_08435_                                             0.0561
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0560
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0560
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0560
 chip_core/mprj/mprj/net758                                    0.0560
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[8]   0.0560
 chip_core/mprj/mprj/_109_                                     0.0560
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[10]         0.0560
 chip_core/_04407_                                             0.0560
 chip_core/_03947_                                             0.0560
 chip_core/housekeeping/net1079                                0.0560
 chip_core/_14315_                                             0.0560
 chip_core/_01694_                                             0.0560
 chip_core/housekeeping/_2339_                                 0.0560
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[11].Z   0.0560
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[11].Z   0.0560
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[11].Z   0.0560
 chip_core/_09594_                                             0.0559
 chip_core/_10423_                                             0.0559
 chip_core/mprj/mprj/net1146                                   0.0559
 chip_core/net4136                                             0.0559
 chip_core/net1919                                             0.0559
 chip_core/net3289                                             0.0559
 chip_core/net8427                                             0.0559
 chip_core/_14884_                                             0.0559
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[19]     0.0559
 chip_core/_08942_                                             0.0559
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0559
 chip_core/_00378_                                             0.0559
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0559
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[11]                0.0559
 chip_core/_12624_                                             0.0559
 chip_core/_14954_                                             0.0558
 chip_core/net3431                                             0.0558
 chip_core/_02968_                                             0.0558
 chip_core/_07992_                                             0.0558
 chip_core/_14615_                                             0.0558
 chip_core/_02677_                                             0.0558
 chip_core/net4182                                             0.0558
 chip_core/_15278_                                             0.0558
 chip_core/_01020_                                             0.0558
 chip_core/housekeeping/_2056_                                 0.0558
 chip_core/_09566_                                             0.0558
 chip_core/_07726_                                             0.0558
 chip_core/_13313_                                             0.0558
 chip_core/_08424_                                             0.0558
 chip_core/_10584_                                             0.0558
 chip_core/_00322_                                             0.0558
 chip_core/_03877_                                             0.0558
 chip_core/_03294_                                             0.0557
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[9]      0.0557
 chip_core/_15035_                                             0.0557
 chip_core/_09676_                                             0.0557
 chip_core/_14021_                                             0.0557
 chip_core/_14873_                                             0.0557
 chip_core/housekeeping/gpio_configure[4][1]                   0.0557
 chip_core/_02908_                                             0.0557
 chip_core/_09802_                                             0.0557
 chip_core/net3754                                             0.0557
 chip_core/net7931                                             0.0557
 chip_core/mgmt_buffers.mprj_adr_o_core[21]                    0.0557
 chip_core/_03956_                                             0.0556
 chip_core/_12907_                                             0.0556
 chip_core/net1578                                             0.0556
 chip_core/_08461_                                             0.0556
 chip_core/_13714_                                             0.0556
 chip_core/housekeeping/_0114_                                 0.0556
 chip_core/mprj/mprj/_105_                                     0.0556
 chip_core/housekeeping/_2230_                                 0.0555
 chip_core/_14818_                                             0.0555
 chip_core/_11297_                                             0.0555
 chip_core/_02952_                                             0.0555
 chip_core/mgmt_buffers.mprj_dat_o_core[4]                     0.0555
 chip_core/_00063_                                             0.0555
 chip_core/_10412_                                             0.0554
 chip_core/housekeeping/_2957_                                 0.0554
 chip_core/housekeeping/mgmt_gpio_data[14]                     0.0554
 chip_core/_02689_                                             0.0554
 chip_core/_07620_                                             0.0554
 chip_core/_06718_                                             0.0553
 chip_core/housekeeping/net560                                 0.0553
 chip_core/net8711                                             0.0553
 chip_core/housekeeping/net152                                 0.0553
 chip_core/net7826                                             0.0553
 chip_core/_06805_                                             0.0553
 chip_core/_00713_                                             0.0553
 chip_core/soc.core.grant[0]                                   0.0553
 chip_core/_12840_                                             0.0553
 chip_core/_14248_                                             0.0553
 chip_core/mprj/mprj/net801                                    0.0553
 chip_core/_12512_                                             0.0553
 chip_core/_10374_                                             0.0552
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[4]          0.0552
 chip_core/_10848_                                             0.0552
 chip_core/housekeeping/_1266_                                 0.0552
 chip_core/housekeeping/_2978_                                 0.0552
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[0]   0.0552
 chip_core/_00723_                                             0.0552
 chip_core/net8459                                             0.0552
 chip_core/housekeeping/_1324_                                 0.0552
 chip_core/_11211_                                             0.0552
 chip_core/net8542                                             0.0552
 chip_core/_06701_                                             0.0551
 chip_core/_11258_                                             0.0551
 chip_core/_01485_                                             0.0551
 chip_core/net2248                                             0.0551
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[12]   0.0551
 chip_core/_12349_                                             0.0551
 chip_core/housekeeping/_2211_                                 0.0551
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[3]   0.0551
 chip_core/_04393_                                             0.0550
 chip_core/net3140                                             0.0550
 chip_core/mgmt_buffers.mprj_adr_o_core[22]                    0.0550
 chip_core/_11854_                                             0.0550
 chip_core/_08291_                                             0.0550
 chip_core/_07939_                                             0.0550
 chip_core/net5184                                             0.0550
 chip_core/_03061_                                             0.0550
 chip_core/_14874_                                             0.0550
 chip_core/_14863_                                             0.0550
 chip_core/_07940_                                             0.0550
 chip_core/_09596_                                             0.0550
 chip_core/_13923_                                             0.0550
 chip_core/net3125                                             0.0550
 chip_core/_03123_                                             0.0550
 chip_core/net10312                                            0.0549
 chip_core/_11404_                                             0.0549
 chip_core/soc.core.la_ien_storage[87]                         0.0549
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[9]   0.0549
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[9]   0.0549
 chip_core/_03211_                                             0.0549
 chip_core/soc.core.interface9_bank_bus_dat_r[15]              0.0549
 chip_core/_12055_                                             0.0549
 chip_core/_11927_                                             0.0549
 chip_core/soc.core.multiregimpl114_regs1                      0.0549
 chip_core/_01007_                                             0.0549
 chip_core/_08344_                                             0.0549
 chip_core/_07150_                                             0.0549
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[1]   0.0548
 chip_core/_15114_                                             0.0548
 chip_core/_13030_                                             0.0548
 chip_core/mprj/mprj/net678                                    0.0548
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0548
 chip_core/mprj/mprj/net698                                    0.0547
 chip_core/_00418_                                             0.0547
 chip_core/_14905_                                             0.0547
 chip_core/_09694_                                             0.0547
 chip_core/_11175_                                             0.0547
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.A0BUF[0].X           0.0547
 chip_core/net3604                                             0.0547
 chip_core/net2081                                             0.0547
 chip_core/_13041_                                             0.0547
 chip_core/_13169_                                             0.0547
 chip_core/_04281_                                             0.0547
 chip_core/net3306                                             0.0547
 chip_core/_03809_                                             0.0547
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[8]   0.0547
 chip_core/_12902_                                             0.0546
 chip_core/net8429                                             0.0546
 chip_core/housekeeping/_1273_                                 0.0546
 chip_core/_03765_                                             0.0546
 chip_core/_01970_                                             0.0546
 chip_core/soc.core.la_oe_storage[100]                         0.0546
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[16]         0.0546
 chip_core/_13029_                                             0.0545
 chip_core/_04403_                                             0.0545
 chip_core/_10484_                                             0.0545
 chip_core/_08183_                                             0.0545
 chip_core/_11679_                                             0.0545
 chip_core/_03851_                                             0.0545
 chip_core/net9385                                             0.0545
 chip_core/soc.core.la_ien_storage[37]                         0.0545
 chip_core/_13765_                                             0.0545
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[23]   0.0545
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0545
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0545
 chip_core/housekeeping/net895                                 0.0544
 chip_core/_12623_                                             0.0544
 chip_core/_07647_                                             0.0544
 chip_core/net2015                                             0.0544
 chip_core/net3860                                             0.0544
 chip_core/_05005_                                             0.0544
 chip_core/_15084_                                             0.0544
 chip_core/housekeeping/net1359                                0.0544
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]   0.0544
 chip_core/_13276_                                             0.0544
 chip_core/_03667_                                             0.0544
 chip_core/mprj/mprj/net952                                    0.0544
 chip_core/housekeeping/_2014_                                 0.0544
 chip_core/_11410_                                             0.0544
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0543
 chip_core/_10229_                                             0.0543
 chip_core/_04301_                                             0.0543
 chip_core/_04374_                                             0.0543
 chip_core/_01799_                                             0.0542
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[14]   0.0542
 chip_core/_07990_                                             0.0542
 chip_core/net8560                                             0.0542
 chip_core/_04031_                                             0.0542
 chip_core/net10320                                            0.0542
 chip_core/_04105_                                             0.0542
 chip_core/_11024_                                             0.0542
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[22]     0.0542
 chip_core/net3346                                             0.0541
 chip_core/_12628_                                             0.0541
 chip_core/_12638_                                             0.0541
 chip_core/_11924_                                             0.0541
 chip_core/net9328                                             0.0541
 chip_core/_07442_                                             0.0541
 chip_core/net3923                                             0.0541
 chip_core/_07326_                                             0.0541
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0541
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0541
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0541
 chip_core/_03434_                                             0.0541
 chip_core/_01934_                                             0.0541
 chip_core/mgmt_buffers.mprj_cyc_o_user                        0.0541
 chip_core/housekeeping/gpio_configure[18][2]                  0.0540
 chip_core/net8574                                             0.0540
 chip_core/_10143_                                             0.0540
 chip_core/_01128_                                             0.0540
 chip_core/mprj/mprj/net1067                                   0.0540
 chip_core/net3748                                             0.0540
 chip_core/_02422_                                             0.0539
 chip_core/soc.core.VexRiscv.execute_CsrPlugin_csr_835         0.0539
 chip_core/_00514_                                             0.0539
 chip_core/_14468_                                             0.0539
 chip_core/_07093_                                             0.0539
 chip_core/_01344_                                             0.0539
 chip_core/housekeeping/net1517                                0.0539
 chip_core/_09522_                                             0.0539
 chip_core/net8398                                             0.0539
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[12]     0.0539
 chip_core/_12189_                                             0.0539
 chip_core/_04898_                                             0.0539
 chip_core/_01227_                                             0.0538
 chip_core/_03853_                                             0.0538
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.A0BUF[3].X           0.0538
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.A0BUF[3].X   0.0538
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.A0BUF[3].X   0.0538
 chip_core/_02156_                                             0.0538
 chip_core/soc.core.VexRiscv._zz_execute_ALU_CTRL[0]           0.0538
 chip_core/net4075                                             0.0538
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[14]                0.0538
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[5]        0.0538
 chip_core/_04421_                                             0.0538
 chip_core/_07456_                                             0.0538
 chip_core/_15062_                                             0.0538
 chip_core/net1444                                             0.0537
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[11]   0.0537
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[11]   0.0537
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[11]        0.0537
 chip_core/_00350_                                             0.0537
 chip_core/_02072_                                             0.0537
 chip_core/net4130                                             0.0537
 chip_core/_08065_                                             0.0536
 chip_core/_07225_                                             0.0536
 chip_core/_00372_                                             0.0536
 chip_core/_03944_                                             0.0536
 chip_core/_12489_                                             0.0536
 chip_core/net7579                                             0.0536
 chip_core/_08695_                                             0.0536
 chip_core/_01827_                                             0.0536
 chip_core/housekeeping/_1295_                                 0.0536
 chip_core/housekeeping/_2954_                                 0.0536
 chip_core/mprj/mprj/net322                                    0.0535
 chip_core/mprj/mprj/net304                                    0.0535
 chip_core/net3261                                             0.0535
 chip_core/_03897_                                             0.0535
 chip_core/_00084_                                             0.0535
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[19]   0.0535
 chip_core/_14852_                                             0.0535
 chip_core/_02425_                                             0.0535
 chip_core/_12821_                                             0.0535
 chip_core/_10051_                                             0.0535
 chip_core/net8744                                             0.0535
 chip_core/_13417_                                             0.0535
 chip_core/housekeeping/_3124_                                 0.0535
 chip_core/_08717_                                             0.0534
 chip_core/_12506_                                             0.0534
 chip_core/_04546_                                             0.0534
 chip_core/housekeeping/_2542_                                 0.0534
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.A0BUF[0].X   0.0534
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.A0BUF[0].X   0.0534
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.A0BUF[0].X           0.0534
 chip_core/_00453_                                             0.0534
 chip_core/housekeeping/_0303_                                 0.0534
 chip_core/soc.core.VexRiscv._zz_lastStageRegFileWrite_valid   0.0534
 chip_core/net7056                                             0.0534
 chip_core/_02704_                                             0.0534
 chip_core/housekeeping/net832                                 0.0534
 chip_core/housekeeping/_1090_                                 0.0534
 chip_core/_00276_                                             0.0534
 chip_core/_01321_                                             0.0534
 chip_core/net4724                                             0.0534
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[9]   0.0534
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0533
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0533
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0533
 chip_core/net8445                                             0.0533
 chip_core/_00059_                                             0.0533
 chip_core/_07583_                                             0.0533
 chip_core/mprj/mprj/_129_                                     0.0533
 chip_core/_13300_                                             0.0533
 chip_core/housekeeping/_2884_                                 0.0533
 chip_core/_14848_                                             0.0533
 chip_core/_12200_                                             0.0533
 chip_core/net1649                                             0.0533
 chip_core/_06901_                                             0.0533
 chip_core/net7333                                             0.0533
 chip_core/housekeeping/_1857_                                 0.0532
 chip_core/mprj/mprj/net1124                                   0.0532
 chip_core/_04823_                                             0.0532
 chip_core/_07324_                                             0.0532
 chip_core/housekeeping/net1112                                0.0532
 chip_core/net3220                                             0.0532
 chip_core/net3907                                             0.0532
 chip_core/soc.core.multiregimpl113_regs1                      0.0532
 chip_core/_00139_                                             0.0532
 chip_core/housekeeping/net617                                 0.0532
 chip_core/_15352_                                             0.0532
 chip_core/net3132                                             0.0532
 chip_core/_00627_                                             0.0531
 chip_core/housekeeping/net603                                 0.0531
 chip_core/housekeeping/_2064_                                 0.0531
 chip_core/soc.core.la_oe_storage[109]                         0.0531
 chip_core/_07162_                                             0.0531
 chip_core/_07232_                                             0.0531
 chip_core/_09689_                                             0.0531
 chip_core/_03169_                                             0.0530
 chip_core/_07716_                                             0.0530
 chip_core/mprj/mprj/_023_                                     0.0530
 chip_core/_08504_                                             0.0530
 chip_core/housekeeping/net1230                                0.0530
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0530
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0530
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0530
 chip_core/net4583                                             0.0530
 chip_core/housekeeping/_2882_                                 0.0530
 chip_core/_02327_                                             0.0530
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[14]     0.0530
 chip_core/_02774_                                             0.0530
 chip_core/_10356_                                             0.0530
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[2]      0.0530
 chip_core/housekeeping/net632                                 0.0529
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.A0BUF[1].X           0.0529
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0529
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.A0BUF[1].X   0.0529
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.A0BUF[1].X   0.0529
 chip_core/_02590_                                             0.0529
 chip_core/_12910_                                             0.0529
 chip_core/_14932_                                             0.0529
 chip_core/_06821_                                             0.0529
 chip_core/_03905_                                             0.0529
 chip_core/soc.core.mgmtsoc_scratch_storage[9]                 0.0529
 chip_core/_02883_                                             0.0529
 chip_core/housekeeping/_1533_                                 0.0529
 chip_core/net3793                                             0.0529
 chip_core/_12646_                                             0.0529
 chip_core/net9158                                             0.0529
 chip_core/mprj/mprj/net1072                                   0.0528
 chip_core/_12519_                                             0.0528
 chip_core/_13492_                                             0.0528
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[19]               0.0528
 chip_core/soc.core.la_ien_storage[43]                         0.0528
 chip_core/_12109_                                             0.0528
 chip_core/_00328_                                             0.0528
 chip_core/housekeeping/net1287                                0.0528
 chip_core/_10428_                                             0.0528
 chip_core/net3443                                             0.0527
 chip_core/_04965_                                             0.0527
 chip_core/housekeeping/gpio_configure[1][0]                   0.0527
 chip_core/_06794_                                             0.0527
 chip_core/soc.core.spi_mosi                                   0.0527
 chip_core/net4594                                             0.0527
 chip_core/_00371_                                             0.0527
 chip_core/net8738                                             0.0527
 chip_core/net4725                                             0.0527
 chip_core/soc.core.multiregimpl117_regs1                      0.0526
 chip_core/_02959_                                             0.0526
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0526
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0526
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0526
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0526
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0526
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0526
 chip_core/soc.core.VexRiscv.decode_to_execute_SRC_USE_SUB_LESS   0.0525
 chip_core/housekeeping/_1219_                                 0.0525
 chip_core/housekeeping/wbbd_addr[0]                           0.0525
 chip_core/_08746_                                             0.0525
 chip_core/housekeeping/net827                                 0.0525
 chip_core/_12707_                                             0.0525
 chip_core/_07721_                                             0.0525
 chip_core/_15477_                                             0.0524
 chip_core/net8431                                             0.0524
 chip_core/_04026_                                             0.0524
 chip_core/mprj/mprj/net851                                    0.0524
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]   0.0524
 chip_core/_14737_                                             0.0524
 chip_core/net7595                                             0.0524
 chip_core/_13464_                                             0.0524
 chip_core/mprj/mprj/net1015                                   0.0524
 chip_core/housekeeping/_0980_                                 0.0523
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.A0BUF[0].X   0.0523
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.A0BUF[0].X   0.0523
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[19]   0.0523
 chip_core/_11980_                                             0.0523
 chip_core/housekeeping/net549                                 0.0523
 chip_core/_11768_                                             0.0522
 chip_core/_02249_                                             0.0522
 chip_core/_00273_                                             0.0522
 chip_core/_10011_                                             0.0522
 chip_core/net13684                                            0.0522
 chip_core/_02252_                                             0.0522
 chip_core/_12799_                                             0.0522
 chip_core/_01135_                                             0.0522
 chip_core/_03938_                                             0.0522
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]   0.0522
 chip_core/_03468_                                             0.0522
 chip_core/soc.core.multiregimpl32_regs1                       0.0521
 chip_core/_07591_                                             0.0521
 chip_core/_03258_                                             0.0521
 chip_core/_13140_                                             0.0521
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0521
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0521
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0521
 chip_core/_01101_                                             0.0521
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[3]   0.0521
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[3]   0.0521
 chip_core/housekeeping/net987                                 0.0521
 chip_core/net4846                                             0.0521
 chip_core/net3273                                             0.0521
 chip_core/soc.core.VexRiscv._zz_execute_ALU_CTRL[1]           0.0521
 chip_core/_04326_                                             0.0521
 chip_core/housekeeping/_0689_                                 0.0521
 chip_core/_01390_                                             0.0521
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[19]   0.0521
 chip_core/_12810_                                             0.0521
 chip_core/_13204_                                             0.0521
 chip_core/_12403_                                             0.0521
 chip_core/_04826_                                             0.0521
 chip_core/_02073_                                             0.0521
 chip_core/soc.core.la_ien_storage[39]                         0.0521
 chip_core/_10358_                                             0.0520
 chip_core/housekeeping/net1483                                0.0520
 chip_core/_08408_                                             0.0520
 chip_core/_02028_                                             0.0520
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0520
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0520
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0520
 chip_core/net5983                                             0.0520
 chip_core/_14662_                                             0.0520
 chip_core/_15371_                                             0.0520
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0519
 chip_core/net6476                                             0.0519
 chip_core/soc.core.la_ien_storage[31]                         0.0519
 chip_core/_03919_                                             0.0519
 chip_core/_00961_                                             0.0519
 chip_core/net4563                                             0.0519
 chip_core/net3690                                             0.0519
 chip_core/_08001_                                             0.0519
 chip_core/housekeeping/_1176_                                 0.0518
 chip_core/housekeeping/_2450_                                 0.0518
 chip_core/_01732_                                             0.0518
 chip_core/housekeeping/net1290                                0.0518
 chip_core/_03665_                                             0.0518
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[9].X           0.0518
 chip_core/_12105_                                             0.0518
 chip_core/_11234_                                             0.0518
 chip_core/_01486_                                             0.0518
 chip_core/net2845                                             0.0518
 chip_core/net4700                                             0.0517
 chip_core/_08463_                                             0.0517
 chip_core/_10803_                                             0.0517
 chip_core/_00361_                                             0.0517
 chip_core/_01922_                                             0.0517
 chip_core/_07434_                                             0.0517
 chip_core/_00950_                                             0.0517
 chip_core/housekeeping/_1874_                                 0.0517
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0516
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0516
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0516
 chip_core/_01466_                                             0.0516
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0516
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0516
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0516
 chip_core/net9705                                             0.0516
 chip_core/_14047_                                             0.0516
 chip_core/_03835_                                             0.0516
 chip_core/_02291_                                             0.0516
 chip_core/_03825_                                             0.0516
 chip_core/_15097_                                             0.0516
 chip_core/_03407_                                             0.0516
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[11]   0.0515
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[11]        0.0515
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[11]   0.0515
 chip_core/net8291                                             0.0515
 chip_core/housekeeping/net149                                 0.0515
 chip_core/_03105_                                             0.0515
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0515
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0515
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0515
 chip_core/net14619                                            0.0515
 chip_core/net8384                                             0.0515
 chip_core/_04848_                                             0.0515
 chip_core/_07718_                                             0.0515
 chip_core/net4241                                             0.0515
 chip_core/net3821                                             0.0515
 chip_core/net3418                                             0.0515
 chip_core/_14876_                                             0.0515
 chip_core/housekeeping/net524                                 0.0514
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0514
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0514
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0514
 chip_core/housekeeping/net848                                 0.0514
 chip_core/_08067_                                             0.0514
 chip_core/_11445_                                             0.0514
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0514
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0514
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0514
 chip_core/net3489                                             0.0514
 chip_core/_06973_                                             0.0514
 chip_core/net3563                                             0.0514
 chip_core/housekeeping/net1220                                0.0514
 chip_core/net3330                                             0.0514
 chip_core/soc.core.mgmtsoc_litespimmap_burst_cs_litespi_next_value0   0.0514
 chip_core/_10720_                                             0.0514
 chip_core/soc.core.interface9_bank_bus_dat_r[14]              0.0514
 chip_core/net9582                                             0.0514
 chip_core/_00382_                                             0.0514
 chip_core/_01419_                                             0.0513
 chip_core/_12234_                                             0.0513
 chip_core/mprj/mprj/_114_                                     0.0513
 chip_core/housekeeping/_1106_                                 0.0513
 chip_core/net10432                                            0.0513
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[9].X   0.0513
 chip_core/_09956_                                             0.0513
 chip_core/_11360_                                             0.0513
 chip_core/_01097_                                             0.0513
 chip_core/_09534_                                             0.0513
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[9].X   0.0513
 chip_core/_01030_                                             0.0513
 chip_core/_10360_                                             0.0513
 chip_core/housekeeping/_2972_                                 0.0512
 chip_core/mgmt_buffers.la_oenb_core[63]                       0.0512
 chip_core/_15501_                                             0.0512
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0512
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0512
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0512
 chip_core/_13749_                                             0.0512
 chip_core/_11808_                                             0.0512
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0512
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0512
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0512
 chip_core/_10943_                                             0.0512
 chip_core/mgmt_buffers.mprj_we_o_user                         0.0512
 chip_core/_07791_                                             0.0511
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0511
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0511
 chip_core/_07458_                                             0.0511
 chip_core/net8861                                             0.0511
 chip_core/_02441_                                             0.0511
 chip_core/_04325_                                             0.0511
 chip_core/_04036_                                             0.0511
 chip_core/_03705_                                             0.0511
 chip_core/_04328_                                             0.0511
 chip_core/mgmt_buffers.la_oenb_core[59]                       0.0511
 chip_core/net3982                                             0.0510
 chip_core/net4408                                             0.0510
 chip_core/_03145_                                             0.0510
 chip_core/_00024_                                             0.0510
 chip_core/housekeeping/_1891_                                 0.0510
 chip_core/gpio_control_in_2[4].shift_register[0]              0.0510
 chip_core/_00090_                                             0.0510
 chip_core/net3704                                             0.0510
 chip_core/mprj/mprj/_132_                                     0.0510
 chip_core/mgmt_buffers.la_data_in_core[43]                    0.0509
 chip_core/_02076_                                             0.0509
 chip_core/_01814_                                             0.0509
 chip_core/housekeeping/_3095_                                 0.0509
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0509
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0509
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0509
 chip_core/_03753_                                             0.0509
 chip_core/_06870_                                             0.0509
 chip_core/_07569_                                             0.0509
 chip_core/net3516                                             0.0509
 chip_core/_01999_                                             0.0509
 chip_core/_00308_                                             0.0509
 chip_core/_01913_                                             0.0509
 chip_core/_10359_                                             0.0509
 chip_core/_12809_                                             0.0508
 chip_core/_01457_                                             0.0508
 chip_core/soc.core.VexRiscv.execute_LightShifterPlugin_isActive   0.0508
 chip_core/_01453_                                             0.0508
 chip_core/_05040_                                             0.0508
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0508
 chip_core/_10639_                                             0.0508
 chip_core/mprj/mprj/net535                                    0.0508
 chip_core/net3507                                             0.0508
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[28]   0.0508
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0508
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0508
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0508
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0508
 chip_core/_05106_                                             0.0507
 chip_core/net13675                                            0.0507
 chip_core/_04361_                                             0.0507
 chip_core/_08158_                                             0.0507
 chip_core/net8187                                             0.0507
 chip_core/net10342                                            0.0507
 chip_core/net3850                                             0.0507
 chip_core/_12400_                                             0.0507
 chip_core/net8995                                             0.0507
 chip_core/net8588                                             0.0507
 chip_core/_03838_                                             0.0507
 chip_core/net1642                                             0.0507
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[5]               0.0507
 chip_core/housekeeping/net497                                 0.0507
 chip_core/_08968_                                             0.0507
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.A0BUF[2].X           0.0506
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.A0BUF[2].X   0.0506
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.A0BUF[2].X   0.0506
 chip_core/_07727_                                             0.0506
 chip_core/_01412_                                             0.0506
 chip_core/net3857                                             0.0506
 chip_core/_15417_                                             0.0506
 chip_core/_15087_                                             0.0506
 chip_core/net3865                                             0.0505
 chip_core/mgmt_buffers.mprj_dat_o_core[30]                    0.0505
 chip_core/_09509_                                             0.0505
 chip_core/_10122_                                             0.0505
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[4]   0.0505
 chip_core/_00827_                                             0.0505
 chip_core/_12139_                                             0.0505
 chip_core/net3236                                             0.0505
 chip_core/housekeeping/_1193_                                 0.0505
 chip_core/_03513_                                             0.0504
 chip_core/_11250_                                             0.0504
 chip_core/_01765_                                             0.0504
 chip_core/net1975                                             0.0504
 chip_core/soc.core.hk_dat_i[5]                                0.0504
 chip_core/_12131_                                             0.0504
 chip_core/housekeeping/_1382_                                 0.0504
 chip_core/_02733_                                             0.0504
 chip_core/net4575                                             0.0504
 chip_core/_09233_                                             0.0504
 chip_core/_06810_                                             0.0504
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[12]        0.0504
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[12]   0.0504
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[12]   0.0504
 chip_core/_02048_                                             0.0503
 chip_core/housekeeping/_1369_                                 0.0503
 chip_core/_04009_                                             0.0503
 chip_core/net3365                                             0.0503
 chip_core/housekeeping/_2370_                                 0.0503
 chip_core/net8724                                             0.0503
 chip_core/_03634_                                             0.0503
 chip_core/_12650_                                             0.0503
 chip_core/net4118                                             0.0503
 chip_core/_03827_                                             0.0503
 chip_core/housekeeping/net1102                                0.0503
 chip_core/mgmt_buffers.mprj_dat_o_user[4]                     0.0503
 chip_core/net4318                                             0.0503
 chip_core/_08926_                                             0.0502
 chip_core/_08577_                                             0.0502
 chip_core/_03347_                                             0.0502
 chip_core/_00368_                                             0.0502
 chip_core/_14646_                                             0.0502
 chip_core/_08360_                                             0.0502
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0502
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0502
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0502
 chip_core/net1063                                             0.0502
 chip_core/_11951_                                             0.0502
 chip_core/soc.core.la_ien_storage[50]                         0.0502
 chip_core/net4222                                             0.0502
 chip_core/net1724                                             0.0502
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[22]         0.0502
 chip_core/_08285_                                             0.0502
 chip_core/_01438_                                             0.0502
 chip_core/_02200_                                             0.0501
 chip_core/_15107_                                             0.0501
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0501
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[26]     0.0501
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0501
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0501
 chip_core/_03157_                                             0.0501
 chip_core/net9176                                             0.0501
 chip_core/housekeeping/_1309_                                 0.0501
 chip_core/_08437_                                             0.0501
 chip_core/_00586_                                             0.0501
 chip_core/_00344_                                             0.0500
 chip_core/_08457_                                             0.0500
 chip_core/_09715_                                             0.0500
 chip_core/housekeeping/_1412_                                 0.0500
 chip_core/_09775_                                             0.0500
 chip_core/net4460                                             0.0500
 chip_core/net27                                               0.0500
 chip_core/_12838_                                             0.0500
 chip_core/housekeeping/_2381_                                 0.0500
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0500
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0500
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0500
 chip_core/net3419                                             0.0500
 chip_core/housekeeping/_1178_                                 0.0500
 chip_core/net1606                                             0.0500
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[30]   0.0500
 chip_core/_09788_                                             0.0500
 chip_core/_09684_                                             0.0500
 chip_core/_13767_                                             0.0500
 chip_core/_15068_                                             0.0499
 chip_core/net8443                                             0.0499
 chip_core/_03524_                                             0.0499
 chip_core/net3559                                             0.0499
 chip_core/net4851                                             0.0499
 chip_core/_14599_                                             0.0499
 chip_core/housekeeping/_1300_                                 0.0499
 chip_core/_03861_                                             0.0499
 chip_core/_00616_                                             0.0499
 chip_core/housekeeping/_2363_                                 0.0499
 chip_core/net3776                                             0.0499
 chip_core/_00102_                                             0.0499
 chip_core/_13400_                                             0.0498
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0498
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0498
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0498
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0498
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0498
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0498
 chip_core/_04404_                                             0.0498
 chip_core/_11334_                                             0.0498
 chip_core/net7236                                             0.0498
 chip_core/_12657_                                             0.0498
 chip_core/housekeeping/net1019                                0.0498
 chip_core/net4098                                             0.0498
 chip_core/net7286                                             0.0497
 chip_core/_14811_                                             0.0497
 chip_core/net7320                                             0.0497
 chip_core/_07482_                                             0.0497
 chip_core/net7334                                             0.0497
 chip_core/net1812                                             0.0497
 chip_core/housekeeping/net765                                 0.0497
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0497
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0497
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0497
 chip_core/_00188_                                             0.0497
 chip_core/net3154                                             0.0497
 chip_core/net4355                                             0.0496
 chip_core/_09749_                                             0.0496
 chip_core/housekeeping/net1325                                0.0496
 chip_core/net6726                                             0.0496
 chip_core/housekeeping/_1308_                                 0.0496
 chip_core/_01683_                                             0.0496
 chip_core/mgmt_buffers.mprj_dat_o_core[21]                    0.0496
 chip_core/housekeeping/net1107                                0.0496
 chip_core/_00101_                                             0.0496
 chip_core/net3495                                             0.0496
 chip_core/_00154_                                             0.0496
 chip_core/_07587_                                             0.0495
 chip_core/_11227_                                             0.0495
 chip_core/net1708                                             0.0495
 chip_core/_07874_                                             0.0495
 chip_core/_10956_                                             0.0495
 chip_core/net4805                                             0.0495
 chip_core/_11851_                                             0.0495
 chip_core/_13192_                                             0.0494
 chip_core/net3641                                             0.0494
 chip_core/mgmt_buffers.mprj_adr_o_core[10]                    0.0494
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[1].Z   0.0494
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[1].Z   0.0494
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[1].Z   0.0494
 chip_core/net9289                                             0.0494
 chip_core/_02614_                                             0.0494
 chip_core/soc.core.la_out_storage[119]                        0.0494
 chip_core/housekeeping/_1339_                                 0.0494
 chip_core/_00969_                                             0.0494
 chip_core/housekeeping/_1366_                                 0.0494
 chip_core/net7171                                             0.0494
 chip_core/housekeeping/_2866_                                 0.0494
 chip_core/_04511_                                             0.0493
 chip_core/_13208_                                             0.0493
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[4]   0.0493
 chip_core/_11889_                                             0.0493
 chip_core/housekeeping/_1365_                                 0.0493
 chip_core/housekeeping/_1322_                                 0.0493
 chip_core/_06989_                                             0.0493
 chip_core/net4340                                             0.0493
 chip_core/_04329_                                             0.0493
 chip_core/_11890_                                             0.0493
 chip_core/net3152                                             0.0493
 chip_core/net4417                                             0.0493
 chip_core/soc.core.slave_sel_r[1]                             0.0493
 chip_core/net7658                                             0.0493
 chip_core/_07574_                                             0.0493
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[9]   0.0493
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[9]   0.0493
 chip_core/net8943                                             0.0492
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][1]       0.0492
 chip_core/_02044_                                             0.0492
 chip_core/_00103_                                             0.0492
 chip_core/_07120_                                             0.0492
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0492
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0492
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0492
 chip_core/_04254_                                             0.0492
 chip_core/_14354_                                             0.0492
 chip_core/net11064                                            0.0492
 chip_core/_06758_                                             0.0492
 chip_core/housekeeping/net1806                                0.0492
 chip_core/_01430_                                             0.0491
 chip_core/housekeeping/net1402                                0.0491
 chip_core/_01011_                                             0.0491
 chip_core/_03323_                                             0.0491
 chip_core/_05001_                                             0.0491
 chip_core/_11474_                                             0.0491
 chip_core/_02228_                                             0.0491
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[6].X           0.0491
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[6].X   0.0491
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[6].X   0.0491
 chip_core/soc.core.VexRiscv.memory_arbitration_isValid        0.0491
 chip_core/_00402_                                             0.0490
 chip_core/net4145                                             0.0490
 chip_core/_01644_                                             0.0490
 chip_core/housekeeping/_1950_                                 0.0490
 chip_core/_11885_                                             0.0490
 chip_core/_04118_                                             0.0490
 chip_core/_07450_                                             0.0490
 chip_core/_03731_                                             0.0490
 chip_core/_09557_                                             0.0490
 chip_core/_09804_                                             0.0490
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0490
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0490
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0490
 chip_core/_09003_                                             0.0490
 chip_core/net3369                                             0.0490
 chip_core/_13773_                                             0.0489
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[23]   0.0489
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[23]   0.0489
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[23]        0.0489
 chip_core/_07185_                                             0.0489
 chip_core/net2361                                             0.0489
 chip_core/net4776                                             0.0489
 chip_core/soc.core.la_out_storage[102]                        0.0489
 chip_core/_11911_                                             0.0489
 chip_core/housekeeping/_1341_                                 0.0489
 chip_core/net7866                                             0.0489
 chip_core/_04962_                                             0.0489
 chip_core/housekeeping/net999                                 0.0489
 chip_core/net6953                                             0.0489
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0488
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0488
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0488
 chip_core/_00433_                                             0.0488
 chip_core/mgmt_buffers.la_data_in_enable[7]                   0.0488
 chip_core/_13758_                                             0.0488
 chip_core/_03699_                                             0.0488
 chip_core/_09219_                                             0.0488
 chip_core/_12249_                                             0.0488
 chip_core/net8760                                             0.0488
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[10]         0.0488
 chip_core/_09407_                                             0.0488
 chip_core/_04436_                                             0.0488
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[20]   0.0488
 chip_core/net3898                                             0.0487
 chip_core/_00363_                                             0.0487
 chip_core/_07724_                                             0.0487
 chip_core/housekeeping/_2862_                                 0.0487
 chip_core/net3131                                             0.0487
 chip_core/net3139                                             0.0487
 chip_core/_03377_                                             0.0487
 chip_core/net3834                                             0.0487
 chip_core/housekeeping/_1302_                                 0.0486
 chip_core/_09631_                                             0.0486
 chip_core/_09719_                                             0.0486
 chip_core/_01456_                                             0.0486
 chip_core/housekeeping/_2451_                                 0.0486
 chip_core/_13413_                                             0.0486
 chip_core/_02680_                                             0.0486
 chip_core/_15129_                                             0.0486
 chip_core/_00018_                                             0.0486
 chip_core/_14192_                                             0.0486
 chip_core/_04408_                                             0.0486
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0486
 chip_core/_00014_                                             0.0486
 chip_core/_14772_                                             0.0486
 chip_core/soc.core.interface9_bank_bus_dat_r[16]              0.0485
 chip_core/_12472_                                             0.0485
 chip_core/net4793                                             0.0485
 chip_core/_14204_                                             0.0485
 chip_core/net4176                                             0.0485
 chip_core/_04412_                                             0.0485
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0485
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0485
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0485
 chip_core/_15043_                                             0.0485
 chip_core/_11228_                                             0.0485
 chip_core/_09521_                                             0.0484
 chip_core/_12531_                                             0.0484
 chip_core/_12077_                                             0.0484
 chip_core/_00016_                                             0.0484
 chip_core/housekeeping/_3046_                                 0.0484
 chip_core/_01251_                                             0.0484
 chip_core/_03812_                                             0.0484
 chip_core/net4033                                             0.0484
 chip_core/net9098                                             0.0484
 chip_core/_10822_                                             0.0484
 chip_core/_00031_                                             0.0483
 chip_core/mgmt_buffers.la_data_in_enable[9]                   0.0483
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.A0BUF[3].X           0.0483
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.A0BUF[3].X   0.0483
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.A0BUF[3].X   0.0483
 chip_core/housekeeping/net1119                                0.0483
 chip_core/_12092_                                             0.0483
 chip_core/_15152_                                             0.0483
 chip_core/_07730_                                             0.0483
 chip_core/net4088                                             0.0483
 chip_core/_00184_                                             0.0483
 chip_core/_03110_                                             0.0483
 chip_core/housekeeping/_1165_                                 0.0483
 chip_core/net6294                                             0.0483
 chip_core/_03918_                                             0.0483
 chip_core/soc.core.la_ien_storage[113]                        0.0483
 chip_core/_08645_                                             0.0483
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0482
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0482
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0482
 chip_core/housekeeping/net649                                 0.0482
 chip_core/_04900_                                             0.0482
 chip_core/housekeeping/_3017_                                 0.0482
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0482
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0482
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[2]     0.0482
 chip_core/net3596                                             0.0482
 chip_core/housekeeping/net2530                                0.0482
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[18]   0.0482
 chip_core/_13759_                                             0.0482
 chip_core/housekeeping/_2154_                                 0.0482
 chip_core/_12447_                                             0.0482
 chip_core/housekeeping/net605                                 0.0482
 chip_core/_12101_                                             0.0482
 chip_core/_03560_                                             0.0482
 chip_core/_13725_                                             0.0481
 chip_core/mprj/mprj/net916                                    0.0481
 chip_core/soc.core.la_ien_storage[23]                         0.0481
 chip_core/_03234_                                             0.0481
 chip_core/net5056                                             0.0481
 chip_core/_08756_                                             0.0481
 chip_core/_10453_                                             0.0480
 chip_core/net8809                                             0.0480
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[1].Z   0.0480
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[1].Z   0.0480
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[1].Z   0.0480
 chip_core/housekeeping/gpio_configure[26][2]                  0.0480
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][1]      0.0480
 chip_core/mprj/mprj/net838                                    0.0479
 chip_core/net7183                                             0.0479
 chip_core/_12426_                                             0.0479
 chip_core/housekeeping/_3173_                                 0.0479
 chip_core/net9133                                             0.0479
 chip_core/_05032_                                             0.0479
 chip_core/_09851_                                             0.0479
 chip_core/_15153_                                             0.0479
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[16]   0.0479
 chip_core/net5265                                             0.0479
 chip_core/_01437_                                             0.0478
 chip_core/net4366                                             0.0478
 chip_core/soc.core.multiregimpl107_regs1                      0.0478
 chip_core/soc.core.la_ien_storage[1]                          0.0478
 chip_core/_02043_                                             0.0478
 chip_core/housekeeping/gpio_configure[37][0]                  0.0478
 chip_core/net4795                                             0.0478
 chip_core/mprj/mprj/_063_                                     0.0478
 chip_core/_12194_                                             0.0477
 chip_core/_07471_                                             0.0477
 chip_core/_11443_                                             0.0477
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[7]         0.0477
 chip_core/_09862_                                             0.0477
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[7]   0.0477
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[7]   0.0477
 chip_core/_13061_                                             0.0477
 chip_core/_10638_                                             0.0477
 chip_core/_06897_                                             0.0477
 chip_core/housekeeping/net705                                 0.0477
 chip_core/_14626_                                             0.0476
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[19]   0.0476
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DEC0.EN   0.0476
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DEC0.EN   0.0476
 chip_core/_07141_                                             0.0476
 chip_core/net1568                                             0.0476
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DEC0.EN              0.0476
 chip_core/net8393                                             0.0476
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[13]              0.0476
 chip_core/net8789                                             0.0476
 chip_core/_13509_                                             0.0476
 chip_core/net7976                                             0.0476
 chip_core/net7895                                             0.0476
 chip_core/_04532_                                             0.0476
 chip_core/mgmt_buffers.mprj_dat_o_core[27]                    0.0475
 chip_core/_01051_                                             0.0475
 chip_core/_00325_                                             0.0475
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0475
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0475
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0475
 chip_core/_11164_                                             0.0475
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[10]    0.0475
 chip_core/mprj/mprj/net811                                    0.0475
 chip_core/_14787_                                             0.0475
 chip_core/_00525_                                             0.0475
 chip_core/net4325                                             0.0475
 chip_core/_00554_                                             0.0474
 chip_core/_07596_                                             0.0474
 chip_core/_00534_                                             0.0474
 chip_core/housekeeping/_2326_                                 0.0474
 chip_core/housekeeping/_2726_                                 0.0474
 chip_core/_11859_                                             0.0474
 chip_core/_14901_                                             0.0474
 chip_core/_03071_                                             0.0474
 chip_core/_04419_                                             0.0474
 chip_core/net2151                                             0.0474
 chip_core/net6954                                             0.0474
 chip_core/_03623_                                             0.0474
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0474
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0474
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0474
 chip_core/net1987                                             0.0474
 chip_core/_11347_                                             0.0474
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0474
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0474
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0474
 chip_core/housekeeping/net808                                 0.0474
 chip_core/net5419                                             0.0473
 chip_core/_08714_                                             0.0473
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[27]         0.0473
 chip_core/_09834_                                             0.0473
 chip_core/_01053_                                             0.0473
 chip_core/_00023_                                             0.0473
 chip_core/_07997_                                             0.0473
 chip_core/housekeeping/net1073                                0.0473
 chip_core/_13691_                                             0.0473
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0473
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0473
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0473
 chip_core/_03222_                                             0.0473
 chip_core/_15434_                                             0.0473
 chip_core/mprj/mprj/net506                                    0.0473
 chip_core/net3764                                             0.0473
 chip_core/_01877_                                             0.0473
 chip_core/_03415_                                             0.0472
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[29]               0.0472
 chip_core/_03224_                                             0.0472
 chip_core/_14699_                                             0.0472
 chip_core/_00400_                                             0.0472
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[26]         0.0472
 chip_core/soc.core.la_out_storage[116]                        0.0472
 chip_core/_09743_                                             0.0472
 chip_core/housekeeping/_1867_                                 0.0472
 chip_core/soc.core.interface6_bank_bus_dat_r[3]               0.0472
 chip_core/_00231_                                             0.0472
 chip_core/mprj/mprj/net772                                    0.0472
 chip_core/_12655_                                             0.0472
 chip_core/_13365_                                             0.0471
 chip_core/housekeeping/net963                                 0.0471
 chip_core/_03677_                                             0.0471
 chip_core/net4294                                             0.0471
 chip_core/_11682_                                             0.0471
 chip_core/_01918_                                             0.0471
 chip_core/_12888_                                             0.0471
 chip_core/_10450_                                             0.0471
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[18]              0.0471
 chip_core/_01687_                                             0.0471
 chip_core/_12090_                                             0.0471
 chip_core/_03193_                                             0.0471
 chip_core/_12588_                                             0.0470
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0470
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0470
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0470
 chip_core/_07132_                                             0.0470
 chip_core/_08857_                                             0.0470
 chip_core/_00512_                                             0.0470
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0470
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0470
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0470
 chip_core/_09722_                                             0.0470
 chip_core/housekeeping/net1087                                0.0470
 chip_core/_11400_                                             0.0470
 chip_core/_03442_                                             0.0470
 chip_core/mprj/mprj/net118                                    0.0470
 chip_core/_00395_                                             0.0470
 chip_core/net3745                                             0.0470
 chip_core/_00065_                                             0.0470
 chip_core/_12256_                                             0.0470
 chip_core/_04287_                                             0.0470
 chip_core/_10031_                                             0.0470
 chip_core/_09206_                                             0.0469
 chip_core/_10164_                                             0.0469
 chip_core/net3652                                             0.0469
 chip_core/_12829_                                             0.0469
 chip_core/_03929_                                             0.0469
 chip_core/_11960_                                             0.0469
 chip_core/_03299_                                             0.0469
 chip_core/net11263                                            0.0468
 chip_core/net3858                                             0.0468
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0468
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0468
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0468
 chip_core/_12514_                                             0.0468
 chip_core/mgmt_buffers.mprj_adr_o_core[27]                    0.0468
 chip_core/_15252_                                             0.0468
 chip_core/_12668_                                             0.0468
 chip_core/_01625_                                             0.0467
 chip_core/_02251_                                             0.0467
 chip_core/net7861                                             0.0467
 chip_core/_03116_                                             0.0467
 chip_core/_01112_                                             0.0467
 chip_core/_14269_                                             0.0467
 chip_core/_01729_                                             0.0467
 chip_core/housekeeping/_1372_                                 0.0467
 chip_core/_14338_                                             0.0467
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0467
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0467
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0467
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0467
 chip_core/_13510_                                             0.0466
 chip_core/_12559_                                             0.0466
 chip_core/_13815_                                             0.0466
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0466
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0466
 chip_core/_10614_                                             0.0466
 chip_core/_12751_                                             0.0466
 chip_core/_06693_                                             0.0466
 chip_core/soc.core.la_ien_storage[61]                         0.0466
 chip_core/_11948_                                             0.0466
 chip_core/net9487                                             0.0466
 chip_core/_03942_                                             0.0466
 chip_core/_01099_                                             0.0466
 chip_core/_14601_                                             0.0466
 chip_core/_04866_                                             0.0465
 chip_core/_15354_                                             0.0465
 chip_core/net7793                                             0.0465
 chip_core/_03353_                                             0.0465
 chip_core/_13314_                                             0.0465
 chip_core/_12825_                                             0.0465
 chip_core/soc.core.la_ien_storage[59]                         0.0465
 chip_core/_11769_                                             0.0465
 chip_core/_14911_                                             0.0465
 chip_core/housekeeping/net1077                                0.0465
 chip_core/_15058_                                             0.0465
 chip_core/_11896_                                             0.0465
 chip_core/housekeeping/_2784_                                 0.0465
 chip_core/_06904_                                             0.0465
 chip_core/_07108_                                             0.0465
 chip_core/_11201_                                             0.0465
 chip_core/_14282_                                             0.0465
 chip_core/net4714                                             0.0465
 chip_core/_01432_                                             0.0465
 chip_core/housekeeping/_2208_                                 0.0465
 chip_core/_15055_                                             0.0465
 chip_core/_00521_                                             0.0465
 chip_core/_08391_                                             0.0465
 chip_core/_03408_                                             0.0465
 chip_core/_04464_                                             0.0465
 chip_core/_08289_                                             0.0465
 chip_core/housekeeping/gpio_configure[36][3]                  0.0464
 chip_core/_13990_                                             0.0464
 chip_core/_02238_                                             0.0464
 chip_core/_01723_                                             0.0464
 chip_core/_13177_                                             0.0464
 chip_core/net3210                                             0.0464
 chip_core/_14645_                                             0.0464
 chip_core/net3634                                             0.0464
 chip_core/_06903_                                             0.0464
 chip_core/net14888                                            0.0464
 chip_core/net4785                                             0.0464
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[6]   0.0464
 chip_core/net3758                                             0.0463
 chip_core/_03972_                                             0.0463
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.A0BUF[2].X           0.0463
 chip_core/soc.core.la_oe_storage[33]                          0.0463
 chip_core/housekeeping/net799                                 0.0463
 chip_core/_14393_                                             0.0463
 chip_core/_10657_                                             0.0463
 chip_core/_12355_                                             0.0462
 chip_core/_11761_                                             0.0462
 chip_core/_02464_                                             0.0462
 chip_core/mprj/mprj/net30                                     0.0462
 chip_core/mprj/mprj/_101_                                     0.0462
 chip_core/net4343                                             0.0462
 chip_core/soc.core.la_out_storage[14]                         0.0462
 chip_core/_12162_                                             0.0462
 chip_core/net4587                                             0.0462
 chip_core/housekeeping/_2448_                                 0.0462
 chip_core/_12722_                                             0.0462
 chip_core/net4128                                             0.0461
 chip_core/housekeeping/_2361_                                 0.0461
 chip_core/net3280                                             0.0461
 chip_core/_09297_                                             0.0461
 chip_core/_11195_                                             0.0461
 chip_core/net7617                                             0.0461
 chip_core/net14859                                            0.0461
 chip_core/_12889_                                             0.0461
 chip_core/_04337_                                             0.0461
 chip_core/soc.core.multiregimpl16_regs1                       0.0461
 chip_core/_12636_                                             0.0461
 chip_core/soc.core.la_ien_storage[20]                         0.0461
 chip_core/_13747_                                             0.0461
 chip_core/_01685_                                             0.0460
 chip_core/_14880_                                             0.0460
 chip_core/net11619                                            0.0460
 chip_core/_05074_                                             0.0460
 chip_core/net4880                                             0.0460
 chip_core/_14974_                                             0.0460
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[18]               0.0460
 chip_core/_01307_                                             0.0460
 chip_core/_02894_                                             0.0460
 chip_core/_11597_                                             0.0460
 chip_core/_01870_                                             0.0460
 chip_core/_02088_                                             0.0460
 chip_core/soc.core.multiregimpl136_regs1                      0.0460
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[28]              0.0460
 chip_core/_00565_                                             0.0460
 chip_core/net8526                                             0.0459
 chip_core/mprj/mprj/net477                                    0.0459
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[8]               0.0459
 chip_core/_12804_                                             0.0459
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[3]         0.0459
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[3]   0.0459
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[3]   0.0459
 chip_core/net8667                                             0.0459
 chip_core/_11188_                                             0.0459
 chip_core/net8086                                             0.0459
 chip_core/_09658_                                             0.0459
 chip_core/_07325_                                             0.0459
 chip_core/_09336_                                             0.0459
 chip_core/_12775_                                             0.0459
 chip_core/housekeeping/net1080                                0.0459
 chip_core/_12556_                                             0.0458
 chip_core/_01613_                                             0.0458
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.A0BUF[2].X   0.0458
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.A0BUF[2].X   0.0458
 chip_core/_07303_                                             0.0458
 chip_core/soc.core.multiregimpl127_regs0                      0.0458
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0458
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0458
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0458
 chip_core/_13373_                                             0.0458
 chip_core/_02133_                                             0.0458
 chip_core/_02091_                                             0.0458
 chip_core/_14632_                                             0.0458
 chip_core/_14707_                                             0.0457
 chip_core/_08607_                                             0.0457
 chip_core/net3977                                             0.0457
 chip_core/net4553                                             0.0457
 chip_core/_12777_                                             0.0457
 chip_core/net7435                                             0.0457
 chip_core/net3317                                             0.0457
 chip_core/_03774_                                             0.0457
 chip_core/soc.core.gpioin0_gpioin0_pending                    0.0457
 chip_core/net4734                                             0.0457
 chip_core/_04867_                                             0.0457
 chip_core/_03034_                                             0.0457
 chip_core/_04929_                                             0.0457
 chip_core/_11749_                                             0.0457
 chip_core/soc.core.memdat_3[1]                                0.0457
 chip_core/net3268                                             0.0457
 chip_core/soc.core.litespi_next_state[1]                      0.0457
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[4]   0.0457
 chip_core/_01896_                                             0.0457
 chip_core/_14975_                                             0.0456
 chip_core/_12911_                                             0.0456
 chip_core/soc.core.la_out_storage[35]                         0.0456
 chip_core/net3808                                             0.0456
 chip_core/_09044_                                             0.0456
 chip_core/_10644_                                             0.0456
 chip_core/net5572                                             0.0456
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[11]   0.0455
 chip_core/housekeeping/_1043_                                 0.0455
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.SEL[1]   0.0455
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.SEL[1]   0.0455
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.SEL[1]        0.0455
 chip_core/_14752_                                             0.0455
 chip_core/_02463_                                             0.0455
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[7].X           0.0455
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[7].X   0.0455
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[7].X   0.0455
 chip_core/_00527_                                             0.0455
 chip_core/housekeeping/_0765_                                 0.0455
 chip_core/_00933_                                             0.0454
 chip_core/_01534_                                             0.0454
 chip_core/housekeeping/net1385                                0.0454
 chip_core/net4003                                             0.0454
 chip_core/_15136_                                             0.0454
 chip_core/soc.core.la_ien_storage[27]                         0.0454
 chip_core/soc.core.hk_dat_i[11]                               0.0454
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[25]      0.0454
 chip_core/soc.core.multiregimpl101_regs1                      0.0454
 chip_core/_07165_                                             0.0454
 chip_core/_14776_                                             0.0454
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0454
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0454
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0454
 chip_core/net3847                                             0.0453
 chip_core/net9513                                             0.0453
 chip_core/_03960_                                             0.0453
 chip_core/_02257_                                             0.0453
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[5].X           0.0453
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[5].X   0.0453
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[5].X   0.0453
 chip_core/_09284_                                             0.0453
 chip_core/_07461_                                             0.0453
 chip_core/_14342_                                             0.0453
 chip_core/_13660_                                             0.0452
 chip_core/_07317_                                             0.0452
 chip_core/_01819_                                             0.0452
 chip_core/_02284_                                             0.0452
 chip_core/_03810_                                             0.0452
 chip_core/housekeeping/net1158                                0.0452
 chip_core/_09837_                                             0.0452
 chip_core/_04015_                                             0.0452
 chip_core/_10579_                                             0.0451
 chip_core/_00789_                                             0.0451
 chip_core/housekeeping/net561                                 0.0451
 chip_core/housekeeping/_3051_                                 0.0451
 chip_core/_13465_                                             0.0451
 chip_core/_08128_                                             0.0451
 chip_core/_14383_                                             0.0451
 chip_core/_09735_                                             0.0451
 chip_core/housekeeping/_1499_                                 0.0451
 chip_core/_11752_                                             0.0451
 chip_core/net4037                                             0.0451
 chip_core/_01014_                                             0.0450
 chip_core/_14270_                                             0.0450
 chip_core/net9222                                             0.0450
 chip_core/_15364_                                             0.0450
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[7].X           0.0450
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[7].X   0.0450
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[7].X   0.0450
 chip_core/net3539                                             0.0450
 chip_core/_07937_                                             0.0450
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[30]         0.0450
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.EN0   0.0450
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.EN0   0.0450
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.EN0   0.0450
 chip_core/_11683_                                             0.0450
 chip_core/mgmt_buffers.la_data_out_core[3]                    0.0450
 chip_core/housekeeping/_2399_                                 0.0450
 chip_core/_13370_                                             0.0450
 chip_core/_07512_                                             0.0450
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[20]   0.0450
 chip_core/_15543_                                             0.0450
 chip_core/_09312_                                             0.0450
 chip_core/_04324_                                             0.0449
 chip_core/_10161_                                             0.0449
 chip_core/_12611_                                             0.0449
 chip_core/_12800_                                             0.0449
 chip_core/_08263_                                             0.0449
 chip_core/housekeeping/_0500_                                 0.0449
 chip_core/net4748                                             0.0449
 chip_core/_09683_                                             0.0449
 chip_core/soc.core.la_oe_storage[19]                          0.0449
 chip_core/net7487                                             0.0449
 chip_core/mprj/mprj/net429                                    0.0449
 chip_core/_04473_                                             0.0449
 chip_core/_00647_                                             0.0449
 chip_core/_12436_                                             0.0449
 chip_core/_07649_                                             0.0449
 chip_core/_14889_                                             0.0449
 chip_core/_07708_                                             0.0449
 chip_core/_07545_                                             0.0449
 chip_core/_04397_                                             0.0448
 chip_core/net8332                                             0.0448
 chip_core/_09234_                                             0.0448
 chip_core/mprj/mprj/_001_                                     0.0448
 chip_core/housekeeping/_2147_                                 0.0448
 chip_core/housekeeping/_1404_                                 0.0448
 chip_core/_00091_                                             0.0448
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[9]               0.0448
 chip_core/soc.core.la_ien_storage[41]                         0.0448
 chip_core/_03275_                                             0.0448
 chip_core/_00568_                                             0.0448
 chip_core/_13589_                                             0.0448
 chip_core/_12593_                                             0.0447
 chip_core/_14327_                                             0.0447
 chip_core/_14180_                                             0.0447
 chip_core/_07554_                                             0.0447
 chip_core/net4278                                             0.0447
 chip_core/_13109_                                             0.0447
 chip_core/_07321_                                             0.0447
 chip_core/net7170                                             0.0447
 chip_core/housekeeping/net270                                 0.0447
 chip_core/_00381_                                             0.0447
 chip_core/soc.core.la_oe_storage[54]                          0.0446
 chip_core/_11301_                                             0.0446
 chip_core/_02029_                                             0.0446
 chip_core/_06787_                                             0.0446
 chip_core/net4830                                             0.0446
 chip_core/_10636_                                             0.0446
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][0]       0.0446
 chip_core/_11330_                                             0.0446
 chip_core/_02719_                                             0.0446
 chip_core/_00271_                                             0.0446
 chip_core/_03552_                                             0.0446
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[24]       0.0446
 chip_core/_09678_                                             0.0446
 chip_core/net7452                                             0.0446
 chip_core/_02186_                                             0.0446
 chip_core/_07585_                                             0.0446
 chip_core/_10816_                                             0.0445
 chip_core/_07316_                                             0.0445
 chip_core/_04501_                                             0.0445
 chip_core/_03066_                                             0.0445
 chip_core/_03649_                                             0.0445
 chip_core/_08712_                                             0.0445
 chip_core/_13816_                                             0.0445
 chip_core/_14843_                                             0.0445
 chip_core/_13406_                                             0.0445
 chip_core/net8937                                             0.0445
 chip_core/_08973_                                             0.0445
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[23].Z   0.0445
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[23].Z   0.0445
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[2].FLOATBUF0[23].Z   0.0445
 chip_core/net4074                                             0.0444
 chip_core/net3454                                             0.0444
 chip_core/housekeeping/_1381_                                 0.0444
 chip_core/_03909_                                             0.0444
 chip_core/_12075_                                             0.0444
 chip_core/_13403_                                             0.0444
 chip_core/_07279_                                             0.0444
 chip_core/_03701_                                             0.0444
 chip_core/housekeeping/net2254                                0.0444
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[12]        0.0444
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[12]   0.0444
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[12]   0.0444
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[1].Z   0.0444
 chip_core/_14828_                                             0.0444
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[1].Z   0.0443
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[1].Z   0.0443
 chip_core/mgmt_buffers.la_data_in_core[44]                    0.0443
 chip_core/_02876_                                             0.0443
 chip_core/_06788_                                             0.0443
 chip_core/net3786                                             0.0443
 chip_core/_13667_                                             0.0443
 chip_core/net2502                                             0.0443
 chip_core/_09216_                                             0.0443
 chip_core/net4132                                             0.0443
 chip_core/_04253_                                             0.0443
 chip_core/mprj/mprj/net991                                    0.0443
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[1]                 0.0443
 chip_core/_14193_                                             0.0443
 chip_core/_01994_                                             0.0443
 chip_core/_14140_                                             0.0442
 chip_core/housekeeping/net596                                 0.0442
 chip_core/_08687_                                             0.0442
 chip_core/net9168                                             0.0442
 chip_core/net3114                                             0.0442
 chip_core/net1907                                             0.0442
 chip_core/net8718                                             0.0442
 chip_core/soc.core.gpioin4_gpioin4_pending                    0.0442
 chip_core/housekeeping/net615                                 0.0442
 chip_core/net12283                                            0.0442
 chip_core/housekeeping/net1811                                0.0442
 chip_core/net3918                                             0.0442
 chip_core/_08680_                                             0.0442
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[10]   0.0441
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[10]   0.0441
 chip_core/_09673_                                             0.0441
 chip_core/_10762_                                             0.0441
 chip_core/_01407_                                             0.0441
 chip_core/housekeeping/_2054_                                 0.0441
 chip_core/housekeeping/net1425                                0.0441
 chip_core/_01570_                                             0.0441
 chip_core/soc.core.la_oe_storage[12]                          0.0441
 chip_core/_14547_                                             0.0441
 chip_core/_07688_                                             0.0441
 chip_core/_01905_                                             0.0441
 chip_core/_14512_                                             0.0441
 chip_core/net8488                                             0.0441
 chip_core/net8521                                             0.0441
 chip_core/_12119_                                             0.0440
 chip_core/net684                                              0.0440
 chip_core/mprj/mprj/net456                                    0.0440
 chip_core/_10376_                                             0.0440
 chip_core/_07907_                                             0.0440
 chip_core/_08347_                                             0.0440
 chip_core/net8622                                             0.0440
 chip_core/_08701_                                             0.0440
 chip_core/_11373_                                             0.0440
 chip_core/_11222_                                             0.0440
 chip_core/_08440_                                             0.0440
 chip_core/_12682_                                             0.0439
 chip_core/mprj/mprj/_090_                                     0.0439
 chip_core/_04840_                                             0.0439
 chip_core/_12631_                                             0.0439
 chip_core/_00088_                                             0.0439
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[8].X           0.0439
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[8].X   0.0439
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[8].X   0.0439
 chip_core/_00260_                                             0.0439
 chip_core/_13647_                                             0.0439
 chip_core/_10494_                                             0.0439
 chip_core/_15185_                                             0.0439
 chip_core/_04074_                                             0.0439
 chip_core/net5380                                             0.0438
 chip_core/soc.core.interface9_bank_bus_dat_r[13]              0.0438
 chip_core/_08181_                                             0.0438
 chip_core/_03154_                                             0.0438
 chip_core/housekeeping/_3132_                                 0.0438
 chip_core/housekeeping/_2929_                                 0.0438
 chip_core/housekeeping/_1261_                                 0.0438
 chip_core/_07420_                                             0.0438
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0438
 chip_core/housekeeping/_1546_                                 0.0438
 chip_core/housekeeping/net980                                 0.0438
 chip_core/housekeeping/_2332_                                 0.0438
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0438
 chip_core/soc.core.dbg_uart_data[10]                          0.0437
 chip_core/_09347_                                             0.0437
 chip_core/housekeeping/net734                                 0.0437
 chip_core/_03707_                                             0.0437
 chip_core/_10166_                                             0.0437
 chip_core/mprj/mprj/_082_                                     0.0437
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[11]        0.0437
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[11]   0.0437
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[11]   0.0437
 chip_core/_03510_                                             0.0437
 chip_core/soc.core.multiregimpl15_regs1                       0.0437
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0437
 chip_core/_05101_                                             0.0437
 chip_core/_03855_                                             0.0437
 chip_core/housekeeping/net821                                 0.0437
 chip_core/_12912_                                             0.0437
 chip_core/net3117                                             0.0437
 chip_core/net6119                                             0.0437
 chip_core/_04787_                                             0.0436
 chip_core/mprj/mprj/net73                                     0.0436
 chip_core/housekeeping/net869                                 0.0436
 chip_core/_14862_                                             0.0436
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0436
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0436
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0436
 chip_core/net4558                                             0.0436
 chip_core/housekeeping/net890                                 0.0436
 chip_core/_06913_                                             0.0436
 chip_core/net3511                                             0.0436
 chip_core/mprj/mprj/_110_                                     0.0436
 chip_core/_14097_                                             0.0436
 chip_core/_12783_                                             0.0436
 chip_core/_11346_                                             0.0436
 chip_core/_00182_                                             0.0435
 chip_core/mprj/mprj/_057_                                     0.0435
 chip_core/housekeeping/_1114_                                 0.0435
 chip_core/_02892_                                             0.0435
 chip_core/_13038_                                             0.0435
 chip_core/_11894_                                             0.0435
 chip_core/_15322_                                             0.0435
 chip_core/housekeeping/net489                                 0.0435
 chip_core/_12704_                                             0.0435
 chip_core/_13372_                                             0.0435
 chip_core/_08321_                                             0.0435
 chip_core/net8707                                             0.0435
 chip_core/net4551                                             0.0435
 chip_core/_01157_                                             0.0435
 chip_core/_03984_                                             0.0435
 chip_core/net4536                                             0.0435
 chip_core/housekeeping/net738                                 0.0434
 chip_core/_01611_                                             0.0434
 chip_core/housekeeping/_1068_                                 0.0434
 chip_core/_13603_                                             0.0434
 chip_core/_03574_                                             0.0434
 chip_core/_03921_                                             0.0434
 chip_core/_12158_                                             0.0434
 chip_core/net8668                                             0.0434
 chip_core/housekeeping/_2706_                                 0.0434
 chip_core/_04034_                                             0.0434
 chip_core/_12824_                                             0.0434
 chip_core/_10632_                                             0.0434
 chip_core/_15195_                                             0.0434
 chip_core/mprj/mprj/_011_                                     0.0433
 chip_core/net14639                                            0.0433
 chip_core/housekeeping/_0566_                                 0.0433
 chip_core/net7006                                             0.0433
 chip_core/housekeeping/_3009_                                 0.0433
 chip_core/soc.core.la_oe_storage[2]                           0.0433
 chip_core/net3538                                             0.0433
 chip_core/housekeeping/_2386_                                 0.0433
 chip_core/_14784_                                             0.0433
 chip_core/_14095_                                             0.0433
 chip_core/_08722_                                             0.0433
 chip_core/net3951                                             0.0433
 chip_core/net3665                                             0.0433
 chip_core/mprj/mprj/net604                                    0.0433
 chip_core/housekeeping/_1367_                                 0.0432
 chip_core/_01127_                                             0.0432
 chip_core/net3173                                             0.0432
 chip_core/_03816_                                             0.0432
 chip_core/_03907_                                             0.0432
 chip_core/housekeeping/net1384                                0.0432
 chip_core/_04021_                                             0.0432
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0432
 chip_core/net3989                                             0.0432
 chip_core/_12915_                                             0.0432
 chip_core/_04470_                                             0.0432
 chip_core/_04343_                                             0.0432
 chip_core/soc.core.uart_irq                                   0.0432
 chip_core/_11588_                                             0.0431
 chip_core/soc.core.interface3_bank_bus_dat_r[23]              0.0431
 chip_core/_15249_                                             0.0431
 chip_core/_10646_                                             0.0431
 chip_core/net5517                                             0.0431
 chip_core/_12546_                                             0.0431
 chip_core/_03088_                                             0.0431
 chip_core/net10351                                            0.0431
 chip_core/_15038_                                             0.0431
 chip_core/_12204_                                             0.0431
 chip_core/housekeeping/_1915_                                 0.0431
 chip_core/_08441_                                             0.0431
 chip_core/housekeeping/net507                                 0.0431
 chip_core/_11384_                                             0.0430
 chip_core/_13991_                                             0.0430
 chip_core/_10279_                                             0.0430
 chip_core/mprj/mprj/net1098                                   0.0430
 chip_core/net6879                                             0.0430
 chip_core/_07623_                                             0.0430
 chip_core/housekeeping/_1067_                                 0.0430
 chip_core/net4850                                             0.0430
 chip_core/housekeeping/_2354_                                 0.0430
 chip_core/_13377_                                             0.0430
 chip_core/_08336_                                             0.0430
 chip_core/_03682_                                             0.0430
 chip_core/_08719_                                             0.0430
 chip_core/net2373                                             0.0430
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0430
 chip_core/_07599_                                             0.0430
 chip_core/_10208_                                             0.0430
 chip_core/mprj/mprj/net403                                    0.0430
 chip_core/_07010_                                             0.0430
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0430
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0430
 chip_core/_14895_                                             0.0429
 chip_core/_14565_                                             0.0429
 chip_core/_03165_                                             0.0429
 chip_core/housekeeping/_1411_                                 0.0429
 chip_core/_04388_                                             0.0429
 chip_core/_14261_                                             0.0429
 chip_core/_00436_                                             0.0429
 chip_core/_12742_                                             0.0429
 chip_core/_14867_                                             0.0429
 chip_core/_07406_                                             0.0429
 chip_core/_03969_                                             0.0429
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0429
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0429
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[6]                 0.0429
 chip_core/net8633                                             0.0429
 chip_core/housekeeping/_1485_                                 0.0429
 chip_core/net8915                                             0.0428
 chip_core/_13397_                                             0.0428
 chip_core/_14941_                                             0.0428
 chip_core/net3638                                             0.0428
 chip_core/_09826_                                             0.0428
 chip_core/_10592_                                             0.0428
 chip_core/_02906_                                             0.0428
 chip_core/_14755_                                             0.0428
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[13]        0.0428
 chip_core/net4788                                             0.0428
 chip_core/housekeeping/_1454_                                 0.0428
 chip_core/_03749_                                             0.0428
 chip_core/_07667_                                             0.0428
 chip_core/_03324_                                             0.0428
 chip_core/_08198_                                             0.0428
 chip_core/_14683_                                             0.0427
 chip_core/_02194_                                             0.0427
 chip_core/net3713                                             0.0427
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[16]              0.0427
 chip_core/_00430_                                             0.0427
 chip_core/housekeeping/_0149_                                 0.0427
 chip_core/_08015_                                             0.0427
 chip_core/net12568                                            0.0427
 chip_core/_07588_                                             0.0427
 chip_core/housekeeping/_2454_                                 0.0427
 chip_core/_12749_                                             0.0427
 chip_core/_02837_                                             0.0427
 chip_core/_13209_                                             0.0427
 chip_core/_06850_                                             0.0427
 chip_core/_09726_                                             0.0427
 chip_core/net4151                                             0.0426
 chip_core/net4041                                             0.0426
 chip_core/_03726_                                             0.0426
 chip_core/_14609_                                             0.0426
 chip_core/_07617_                                             0.0426
 chip_core/_11809_                                             0.0426
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[14]   0.0426
 chip_core/net3183                                             0.0426
 chip_core/_04014_                                             0.0425
 chip_core/_11746_                                             0.0425
 chip_core/_07766_                                             0.0425
 chip_core/_13592_                                             0.0425
 chip_core/_01961_                                             0.0425
 chip_core/net6333                                             0.0425
 chip_core/_11649_                                             0.0425
 chip_core/net3122                                             0.0425
 chip_core/net3643                                             0.0425
 chip_core/housekeeping/_1045_                                 0.0425
 chip_core/_11446_                                             0.0425
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]   0.0425
 chip_core/_11986_                                             0.0425
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[0]                 0.0425
 chip_core/_07760_                                             0.0425
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[1]                0.0425
 chip_core/_12561_                                             0.0425
 chip_core/_12894_                                             0.0425
 chip_core/net3875                                             0.0424
 chip_core/_08126_                                             0.0424
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[6]         0.0424
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[6]   0.0424
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[6]   0.0424
 chip_core/_00013_                                             0.0424
 chip_core/_08154_                                             0.0424
 chip_core/_00336_                                             0.0424
 chip_core/housekeeping/_2364_                                 0.0424
 chip_core/net9138                                             0.0424
 chip_core/mprj/mprj/_128_                                     0.0424
 chip_core/_13303_                                             0.0424
 chip_core/housekeeping/_1326_                                 0.0423
 chip_core/_01462_                                             0.0423
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[19]         0.0423
 chip_core/net3777                                             0.0423
 chip_core/_02986_                                             0.0423
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[25]        0.0423
 chip_core/_14738_                                             0.0423
 chip_core/housekeeping/net1116                                0.0423
 chip_core/_14297_                                             0.0423
 chip_core/net3783                                             0.0422
 chip_core/net8967                                             0.0422
 chip_core/soc.core.la_out_storage[82]                         0.0422
 chip_core/_14562_                                             0.0422
 chip_core/_14153_                                             0.0422
 chip_core/_14667_                                             0.0422
 chip_core/net5092                                             0.0422
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[2]   0.0422
 chip_core/soc.core.multiregimpl109_regs1                      0.0422
 chip_core/_15148_                                             0.0422
 chip_core/net10372                                            0.0422
 chip_core/_04441_                                             0.0422
 chip_core/_12828_                                             0.0422
 chip_core/_07446_                                             0.0421
 chip_core/_04908_                                             0.0421
 chip_core/housekeeping/_3175_                                 0.0421
 chip_core/_06900_                                             0.0421
 chip_core/_02780_                                             0.0421
 chip_core/_09733_                                             0.0421
 chip_core/_14815_                                             0.0421
 chip_core/_08190_                                             0.0420
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.EN0   0.0420
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.EN0   0.0420
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.EN0   0.0420
 chip_core/_10701_                                             0.0420
 chip_core/_00116_                                             0.0420
 chip_core/net4257                                             0.0420
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0420
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0420
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0420
 chip_core/_15410_                                             0.0420
 chip_core/_02954_                                             0.0420
 chip_core/net3552                                             0.0420
 chip_core/housekeeping/net1072                                0.0420
 chip_core/soc.core.slave_sel_r[5]                             0.0420
 chip_core/net8402                                             0.0420
 chip_core/net4712                                             0.0420
 chip_core/_00265_                                             0.0420
 chip_core/_11543_                                             0.0420
 chip_core/housekeeping/net1334                                0.0420
 chip_core/_00939_                                             0.0419
 chip_core/_03017_                                             0.0419
 chip_core/_12743_                                             0.0419
 chip_core/housekeeping/_1814_                                 0.0419
 chip_core/_04489_                                             0.0419
 chip_core/mprj/mprj/net670                                    0.0419
 chip_core/net4193                                             0.0419
 chip_core/net8649                                             0.0419
 chip_core/_03957_                                             0.0419
 chip_core/_14781_                                             0.0419
 chip_core/_04558_                                             0.0419
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0419
 chip_core/mprj/mprj/_080_                                     0.0419
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0419
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0419
 chip_core/_13371_                                             0.0419
 chip_core/_11043_                                             0.0419
 chip_core/net3235                                             0.0419
 chip_core/_11210_                                             0.0419
 chip_core/_11265_                                             0.0419
 chip_core/_04339_                                             0.0418
 chip_core/net2253                                             0.0418
 chip_core/housekeeping/_3150_                                 0.0418
 chip_core/_03790_                                             0.0418
 chip_core/_14742_                                             0.0418
 chip_core/housekeeping/_2031_                                 0.0418
 chip_core/_10057_                                             0.0418
 chip_core/_09674_                                             0.0418
 chip_core/_07570_                                             0.0417
 chip_core/_13784_                                             0.0417
 chip_core/_11976_                                             0.0417
 chip_core/net4606                                             0.0417
 chip_core/_14593_                                             0.0417
 chip_core/_04354_                                             0.0417
 chip_core/_07427_                                             0.0417
 chip_core/_13778_                                             0.0417
 chip_core/net8476                                             0.0417
 chip_core/_00831_                                             0.0417
 chip_core/_14082_                                             0.0417
 chip_core/_01576_                                             0.0417
 chip_core/housekeeping/_1098_                                 0.0417
 chip_core/_08047_                                             0.0417
 chip_core/_09602_                                             0.0417
 chip_core/_07784_                                             0.0417
 chip_core/housekeeping/net1383                                0.0417
 chip_core/_09738_                                             0.0416
 chip_core/_03965_                                             0.0416
 chip_core/_10643_                                             0.0416
 chip_core/net3616                                             0.0416
 chip_core/mprj/mprj/net306                                    0.0416
 chip_core/net3383                                             0.0416
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[26]   0.0416
 chip_core/_13757_                                             0.0416
 chip_core/mprj/mprj/net969                                    0.0416
 chip_core/net3148                                             0.0416
 chip_core/_03236_                                             0.0416
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[5].X           0.0416
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[5].X   0.0416
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[5].X   0.0416
 chip_core/_02155_                                             0.0416
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[24]   0.0416
 chip_core/mprj/mprj/_098_                                     0.0415
 chip_core/_11691_                                             0.0415
 chip_core/_09593_                                             0.0415
 chip_core/net2399                                             0.0415
 chip_core/net4279                                             0.0415
 chip_core/_02410_                                             0.0415
 chip_core/_11193_                                             0.0415
 chip_core/_02835_                                             0.0415
 chip_core/_03263_                                             0.0415
 chip_core/_09696_                                             0.0415
 chip_core/_09144_                                             0.0415
 chip_core/_11309_                                             0.0415
 chip_core/housekeeping/net936                                 0.0415
 chip_core/mgmt_buffers.la_data_in_mprj_bar[0]                 0.0414
 chip_core/_06832_                                             0.0414
 chip_core/_02141_                                             0.0414
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0414
 chip_core/housekeeping/_2719_                                 0.0414
 chip_core/_00120_                                             0.0414
 chip_core/net5222                                             0.0414
 chip_core/housekeeping/_1532_                                 0.0414
 chip_core/housekeeping/_0979_                                 0.0414
 chip_core/housekeeping/_3100_                                 0.0414
 chip_core/_14316_                                             0.0414
 chip_core/net7966                                             0.0414
 chip_core/net8506                                             0.0414
 chip_core/_13819_                                             0.0413
 chip_core/mgmt_buffers.la_data_in_mprj_bar[5]                 0.0413
 chip_core/net8672                                             0.0413
 chip_core/_04331_                                             0.0413
 chip_core/housekeeping/net826                                 0.0413
 chip_core/_00815_                                             0.0413
 chip_core/mprj/mprj/net805                                    0.0413
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[6].X           0.0413
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[6].X   0.0413
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[6].X   0.0413
 chip_core/_12387_                                             0.0413
 chip_core/_08660_                                             0.0413
 chip_core/_15188_                                             0.0413
 chip_core/_11727_                                             0.0413
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[1].Z   0.0413
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[1].Z   0.0413
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[1].Z   0.0413
 chip_core/net3899                                             0.0412
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][1]      0.0412
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[6].X           0.0412
 chip_core/net6137                                             0.0412
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[6].X   0.0412
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[6].X   0.0412
 chip_core/_04496_                                             0.0412
 chip_core/mprj/mprj/net1170                                   0.0412
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0412
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0412
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0412
 chip_core/_04882_                                             0.0412
 chip_core/_13626_                                             0.0412
 chip_core/_04818_                                             0.0412
 chip_core/_14318_                                             0.0412
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0412
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0412
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0412
 chip_core/soc.core.multiregimpl112_regs1                      0.0412
 chip_core/_03961_                                             0.0412
 chip_core/net12511                                            0.0412
 chip_core/_11353_                                             0.0411
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[20]         0.0411
 chip_core/net3959                                             0.0411
 chip_core/_02753_                                             0.0411
 chip_core/_00033_                                             0.0411
 chip_core/_00105_                                             0.0411
 chip_core/_09699_                                             0.0411
 chip_core/mprj/mprj/_093_                                     0.0411
 chip_core/_15145_                                             0.0411
 chip_core/_08052_                                             0.0411
 chip_core/_03755_                                             0.0411
 chip_core/_09718_                                             0.0411
 chip_core/_11978_                                             0.0410
 chip_core/net8507                                             0.0410
 chip_core/housekeeping/net967                                 0.0410
 chip_core/housekeeping/_2331_                                 0.0410
 chip_core/_15134_                                             0.0410
 chip_core/_14148_                                             0.0410
 chip_core/mprj/mprj/_116_                                     0.0410
 chip_core/_01035_                                             0.0410
 chip_core/_14792_                                             0.0410
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0410
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0410
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0410
 chip_core/_11972_                                             0.0410
 chip_core/_11931_                                             0.0410
 chip_core/soc.core.la_out_storage[3]                          0.0410
 chip_core/_00856_                                             0.0410
 chip_core/_09570_                                             0.0410
 chip_core/net4361                                             0.0410
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.EN0   0.0410
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.EN0   0.0410
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.EN0   0.0410
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[30]       0.0410
 chip_core/_01152_                                             0.0409
 chip_core/net9444                                             0.0409
 chip_core/_00709_                                             0.0409
 chip_core/net8928                                             0.0409
 chip_core/net8401                                             0.0409
 chip_core/housekeeping/_1611_                                 0.0409
 chip_core/_09155_                                             0.0409
 chip_core/housekeeping/net284                                 0.0409
 chip_core/_03192_                                             0.0409
 chip_core/_00237_                                             0.0409
 chip_core/_03149_                                             0.0409
 chip_core/_12052_                                             0.0409
 chip_core/_13723_                                             0.0409
 chip_core/_00077_                                             0.0409
 chip_core/_12793_                                             0.0409
 chip_core/net3605                                             0.0409
 chip_core/housekeeping/_1351_                                 0.0409
 chip_core/_12240_                                             0.0409
 chip_core/net8663                                             0.0409
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[19]   0.0409
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[19]   0.0409
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[19]        0.0409
 chip_core/_11801_                                             0.0408
 chip_core/net4393                                             0.0408
 chip_core/_06853_                                             0.0408
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[14]        0.0408
 chip_core/_07400_                                             0.0408
 chip_core/housekeeping/_1923_                                 0.0408
 chip_core/_03354_                                             0.0408
 chip_core/_03132_                                             0.0408
 chip_core/mprj/mprj/net407                                    0.0408
 chip_core/_13289_                                             0.0408
 chip_core/net8418                                             0.0408
 chip_core/_14614_                                             0.0408
 chip_core/_14166_                                             0.0408
 chip_core/housekeeping/net539                                 0.0408
 chip_core/net1364                                             0.0408
 chip_core/_13814_                                             0.0408
 chip_core/net8676                                             0.0408
 chip_core/_04375_                                             0.0408
 chip_core/net4655                                             0.0408
 chip_core/net4127                                             0.0408
 chip_core/net9180                                             0.0408
 chip_core/net1354                                             0.0407
 chip_core/_10015_                                             0.0407
 chip_core/_07386_                                             0.0407
 chip_core/_09976_                                             0.0407
 chip_core/_09367_                                             0.0407
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[20]   0.0407
 chip_core/_12753_                                             0.0407
 chip_core/_03619_                                             0.0407
 chip_core/_04228_                                             0.0407
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0407
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0407
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0407
 chip_core/housekeeping/_2143_                                 0.0407
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[27]   0.0407
 chip_core/net3904                                             0.0407
 chip_core/_14687_                                             0.0407
 chip_core/net7925                                             0.0407
 chip_core/_01372_                                             0.0407
 chip_core/_08801_                                             0.0406
 chip_core/soc.core.uartwishbonebridge_state[1]                0.0406
 chip_core/_00035_                                             0.0406
 chip_core/_04904_                                             0.0406
 chip_core/_07538_                                             0.0406
 chip_core/_11417_                                             0.0406
 chip_core/_14802_                                             0.0406
 chip_core/_11920_                                             0.0406
 chip_core/_01756_                                             0.0406
 chip_core/_09366_                                             0.0406
 chip_core/_15105_                                             0.0405
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[26]   0.0405
 chip_core/_14963_                                             0.0405
 chip_core/net6169                                             0.0405
 chip_core/_12557_                                             0.0405
 chip_core/net10434                                            0.0405
 chip_core/_11198_                                             0.0405
 chip_core/_04455_                                             0.0405
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[4].X           0.0405
 chip_core/_01569_                                             0.0405
 chip_core/net7145                                             0.0405
 chip_core/_09601_                                             0.0405
 chip_core/_14332_                                             0.0405
 chip_core/_03209_                                             0.0404
 chip_core/net8467                                             0.0404
 chip_core/_07381_                                             0.0404
 chip_core/net5124                                             0.0404
 chip_core/_01488_                                             0.0404
 chip_core/_01288_                                             0.0404
 chip_core/_12702_                                             0.0404
 chip_core/net8876                                             0.0404
 chip_core/_04557_                                             0.0404
 chip_core/net8036                                             0.0404
 chip_core/_14913_                                             0.0404
 chip_core/housekeeping/_2602_                                 0.0404
 chip_core/_10745_                                             0.0404
 chip_core/_14239_                                             0.0404
 chip_core/net4080                                             0.0404
 chip_core/_03658_                                             0.0404
 chip_core/_03454_                                             0.0404
 chip_core/net5456                                             0.0403
 chip_core/net7081                                             0.0403
 chip_core/_12592_                                             0.0403
 chip_core/housekeeping/net1059                                0.0403
 chip_core/_04872_                                             0.0403
 chip_core/_13807_                                             0.0403
 chip_core/_07361_                                             0.0403
 chip_core/net3917                                             0.0403
 chip_core/net1670                                             0.0403
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[5].X           0.0403
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[5].X   0.0403
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[5].X   0.0403
 chip_core/net1901                                             0.0403
 chip_core/net4623                                             0.0402
 chip_core/_15471_                                             0.0402
 chip_core/_02609_                                             0.0402
 chip_core/_09440_                                             0.0402
 chip_core/net7633                                             0.0402
 chip_core/_08077_                                             0.0402
 chip_core/_14563_                                             0.0402
 chip_core/housekeeping/net1308                                0.0402
 chip_core/net8513                                             0.0402
 chip_core/net3506                                             0.0402
 chip_core/soc.core.la_out_storage[2]                          0.0402
 chip_core/_15014_                                             0.0402
 chip_core/housekeeping/_1276_                                 0.0402
 chip_core/net8444                                             0.0402
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[7]   0.0402
 chip_core/_00115_                                             0.0401
 chip_core/_10829_                                             0.0401
 chip_core/_15090_                                             0.0401
 chip_core/housekeeping/_2355_                                 0.0401
 chip_core/_12786_                                             0.0401
 chip_core/_12498_                                             0.0401
 chip_core/_11814_                                             0.0401
 chip_core/housekeeping/net1182                                0.0401
 chip_core/_02139_                                             0.0401
 chip_core/_13350_                                             0.0401
 chip_core/_08724_                                             0.0401
 chip_core/net14674                                            0.0401
 chip_core/soc.core.interface6_bank_bus_dat_r[31]              0.0401
 chip_core/housekeeping/gpio_configure[37][7]                  0.0401
 chip_core/soc.core.interface10_bank_bus_dat_r[29]             0.0401
 chip_core/housekeeping/net1320                                0.0401
 chip_core/_07723_                                             0.0401
 chip_core/mprj/mprj/net718                                    0.0401
 chip_core/_04058_                                             0.0400
 chip_core/_02329_                                             0.0400
 chip_core/_02219_                                             0.0400
 chip_core/mprj/mprj/net595                                    0.0400
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[10]   0.0400
 chip_core/net7848                                             0.0400
 chip_core/_07622_                                             0.0400
 chip_core/net3242                                             0.0400
 chip_core/housekeeping/_1912_                                 0.0400
 chip_core/_04487_                                             0.0400
 chip_core/_01440_                                             0.0400
 chip_core/_03122_                                             0.0400
 chip_core/soc.core.multiregimpl40_regs1                       0.0400
 chip_core/net4043                                             0.0400
 chip_core/_12198_                                             0.0400
 chip_core/net14628                                            0.0400
 chip_core/net4395                                             0.0400
 chip_core/_12625_                                             0.0400
 chip_core/net5540                                             0.0400
 chip_core/net6984                                             0.0400
 chip_core/soc.core.la_out_storage[110]                        0.0400
 chip_core/_11348_                                             0.0400
 chip_core/_00736_                                             0.0399
 chip_core/_00543_                                             0.0399
 chip_core/net3142                                             0.0399
 chip_core/_14688_                                             0.0399
 chip_core/mprj/mprj/_066_                                     0.0399
 chip_core/_15140_                                             0.0399
 chip_core/_15432_                                             0.0399
 chip_core/net3322                                             0.0399
 chip_core/_03607_                                             0.0399
 chip_core/_10671_                                             0.0399
 chip_core/_03920_                                             0.0399
 chip_core/_06922_                                             0.0399
 chip_core/_10846_                                             0.0399
 chip_core/_15241_                                             0.0399
 chip_core/_14665_                                             0.0399
 chip_core/_10801_                                             0.0399
 chip_core/_00588_                                             0.0398
 chip_core/_13934_                                             0.0398
 chip_core/_14433_                                             0.0398
 chip_core/_07633_                                             0.0398
 chip_core/housekeeping/net170                                 0.0398
 chip_core/housekeeping/_1241_                                 0.0398
 chip_core/_08469_                                             0.0398
 chip_core/_07944_                                             0.0398
 chip_core/_04488_                                             0.0398
 chip_core/_15275_                                             0.0398
 chip_core/_14219_                                             0.0398
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[31]         0.0398
 chip_core/housekeeping/net102                                 0.0397
 chip_core/_12748_                                             0.0397
 chip_core/_09340_                                             0.0397
 chip_core/_10804_                                             0.0397
 chip_core/net3217                                             0.0397
 chip_core/net4324                                             0.0397
 chip_core/_01519_                                             0.0397
 chip_core/_00834_                                             0.0397
 chip_core/_01636_                                             0.0397
 chip_core/net8558                                             0.0397
 chip_core/housekeeping/_0328_                                 0.0397
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[10]   0.0397
 chip_core/mprj/mprj/net869                                    0.0397
 chip_core/_15251_                                             0.0397
 chip_core/_04376_                                             0.0397
 chip_core/net6076                                             0.0397
 chip_core/_03775_                                             0.0396
 chip_core/_15427_                                             0.0396
 chip_core/_09626_                                             0.0396
 chip_core/_13107_                                             0.0396
 chip_core/mprj/mprj/net92                                     0.0396
 chip_core/net6756                                             0.0396
 chip_core/_01205_                                             0.0396
 chip_core/_04821_                                             0.0396
 chip_core/_00396_                                             0.0396
 chip_core/net4454                                             0.0396
 chip_core/_09981_                                             0.0396
 chip_core/_14872_                                             0.0396
 chip_core/_01470_                                             0.0396
 chip_core/_11349_                                             0.0395
 chip_core/_14795_                                             0.0395
 chip_core/net3878                                             0.0395
 chip_core/net3947                                             0.0395
 chip_core/net2441                                             0.0395
 chip_core/_12022_                                             0.0395
 chip_core/_07584_                                             0.0395
 chip_core/_01667_                                             0.0395
 chip_core/_04842_                                             0.0395
 chip_core/net11600                                            0.0395
 chip_core/net6381                                             0.0395
 chip_core/net3073                                             0.0395
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[0]     0.0395
 chip_core/_00387_                                             0.0395
 chip_core/_15433_                                             0.0395
 chip_core/soc.core.gpioin2_gpioin2_irq                        0.0395
 chip_core/_02766_                                             0.0395
 chip_core/housekeeping/_0609_                                 0.0394
 chip_core/_13304_                                             0.0394
 chip_core/mprj/mprj/net917                                    0.0394
 chip_core/_01844_                                             0.0394
 chip_core/net3911                                             0.0394
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[15]         0.0394
 chip_core/_11841_                                             0.0394
 chip_core/_12652_                                             0.0394
 chip_core/soc.core.VexRiscv.debug_bus_rsp_data[2]             0.0394
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[14]   0.0394
 chip_core/net7911                                             0.0394
 chip_core/net11422                                            0.0393
 chip_core/housekeeping/net713                                 0.0393
 chip_core/_14725_                                             0.0393
 chip_core/_04999_                                             0.0393
 chip_core/_10407_                                             0.0393
 chip_core/_08956_                                             0.0393
 chip_core/_03247_                                             0.0393
 chip_core/net3340                                             0.0393
 chip_core/housekeeping/_2351_                                 0.0393
 chip_core/_14715_                                             0.0393
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[18]        0.0393
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[18]   0.0393
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[18]   0.0393
 chip_core/soc.core.multiregimpl41_regs1                       0.0393
 chip_core/net3396                                             0.0393
 chip_core/_03900_                                             0.0393
 chip_core/_03742_                                             0.0392
 chip_core/_14126_                                             0.0392
 chip_core/housekeeping/net1135                                0.0392
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[11]                0.0392
 chip_core/_14835_                                             0.0392
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[24]   0.0392
 chip_core/housekeeping/gpio_configure[1][7]                   0.0392
 chip_core/_10795_                                             0.0392
 chip_core/net5325                                             0.0392
 chip_core/_02976_                                             0.0392
 chip_core/_14757_                                             0.0392
 chip_core/_08560_                                             0.0392
 chip_core/housekeeping/_2210_                                 0.0392
 chip_core/_02823_                                             0.0392
 chip_core/_11918_                                             0.0391
 chip_core/_12836_                                             0.0391
 chip_core/_13409_                                             0.0391
 chip_core/_15072_                                             0.0391
 chip_core/_03762_                                             0.0391
 chip_core/_03801_                                             0.0391
 chip_core/_02230_                                             0.0391
 chip_core/_14621_                                             0.0391
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[28]         0.0391
 chip_core/_07163_                                             0.0391
 chip_core/_10954_                                             0.0391
 chip_core/_04198_                                             0.0391
 chip_core/_08356_                                             0.0391
 chip_core/_00617_                                             0.0391
 chip_core/_06783_                                             0.0391
 chip_core/housekeeping/net1174                                0.0391
 chip_core/_01496_                                             0.0391
 chip_core/net4599                                             0.0391
 chip_core/housekeeping/gpio_configure[8][1]                   0.0390
 chip_core/_09451_                                             0.0390
 chip_core/housekeeping/net1009                                0.0390
 chip_core/_00362_                                             0.0390
 chip_core/_15306_                                             0.0390
 chip_core/_14800_                                             0.0390
 chip_core/_02234_                                             0.0390
 chip_core/_02869_                                             0.0390
 chip_core/mgmt_buffers.wb_in_enable                           0.0390
 chip_core/_09636_                                             0.0390
 chip_core/net7400                                             0.0390
 chip_core/_15080_                                             0.0390
 chip_core/soc.core.dbg_uart_data[6]                           0.0390
 chip_core/soc.core.interface10_bank_bus_dat_r[20]             0.0390
 chip_core/net11562                                            0.0390
 chip_core/housekeeping/_1096_                                 0.0390
 chip_core/_11218_                                             0.0390
 chip_core/net3264                                             0.0390
 chip_core/_07022_                                             0.0390
 chip_core/_01230_                                             0.0390
 chip_core/net2092                                             0.0389
 chip_core/_07655_                                             0.0389
 chip_core/net3191                                             0.0389
 chip_core/_02066_                                             0.0389
 chip_core/_10588_                                             0.0389
 chip_core/_09150_                                             0.0389
 chip_core/_08626_                                             0.0389
 chip_core/net12642                                            0.0389
 chip_core/_14268_                                             0.0388
 chip_core/_03115_                                             0.0388
 chip_core/housekeeping/net568                                 0.0388
 chip_core/housekeeping/_0461_                                 0.0388
 chip_core/housekeeping/_1032_                                 0.0388
 chip_core/net8415                                             0.0388
 chip_core/_11031_                                             0.0388
 chip_core/_13987_                                             0.0388
 chip_core/_01621_                                             0.0388
 chip_core/_03857_                                             0.0388
 chip_core/soc.core.la_ien_storage[26]                         0.0388
 chip_core/_03865_                                             0.0388
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0388
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0388
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0388
 chip_core/housekeeping/_1347_                                 0.0388
 chip_core/_00066_                                             0.0388
 chip_core/_11699_                                             0.0388
 chip_core/net3578                                             0.0388
 chip_core/soc.core.dbg_uart_data[11]                          0.0387
 chip_core/housekeeping/net1328                                0.0387
 chip_core/housekeeping/net1246                                0.0387
 chip_core/_12202_                                             0.0387
 chip_core/_09360_                                             0.0387
 chip_core/_10237_                                             0.0387
 chip_core/_08383_                                             0.0387
 chip_core/soc.core.la_out_storage[125]                        0.0387
 chip_core/net3868                                             0.0387
 chip_core/_10439_                                             0.0386
 chip_core/net4944                                             0.0386
 chip_core/_13701_                                             0.0386
 chip_core/mprj/mprj/_051_                                     0.0386
 chip_core/housekeeping/_1356_                                 0.0386
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][0]      0.0386
 chip_core/_14821_                                             0.0386
 chip_core/mprj/mprj/net817                                    0.0386
 chip_core/_07720_                                             0.0386
 chip_core/_09655_                                             0.0386
 chip_core/_09838_                                             0.0386
 chip_core/_09307_                                             0.0386
 chip_core/_03743_                                             0.0386
 chip_core/net3391                                             0.0386
 chip_core/_09338_                                             0.0385
 chip_core/_07625_                                             0.0385
 chip_core/_08179_                                             0.0385
 chip_core/mprj/mprj/net13                                     0.0385
 chip_core/_15095_                                             0.0385
 chip_core/_08282_                                             0.0385
 chip_core/_03235_                                             0.0385
 chip_core/_03548_                                             0.0385
 chip_core/_00414_                                             0.0385
 chip_core/mgmt_buffers.la_data_in_mprj_bar[8]                 0.0385
 chip_core/_14495_                                             0.0384
 chip_core/_04129_                                             0.0384
 chip_core/_02553_                                             0.0384
 chip_core/housekeeping/net1358                                0.0384
 chip_core/housekeeping/_2094_                                 0.0384
 chip_core/_00522_                                             0.0384
 chip_core/net4146                                             0.0384
 chip_core/_03874_                                             0.0384
 chip_core/_00006_                                             0.0384
 chip_core/net10343                                            0.0384
 chip_core/_13369_                                             0.0384
 chip_core/_15323_                                             0.0384
 chip_core/_03238_                                             0.0384
 chip_core/mprj/mprj/_037_                                     0.0384
 chip_core/housekeeping/net1044                                0.0384
 chip_core/housekeeping/net1117                                0.0384
 chip_core/_12155_                                             0.0384
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0383
 chip_core/_01716_                                             0.0383
 chip_core/_00330_                                             0.0383
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[17]       0.0383
 chip_core/_11642_                                             0.0383
 chip_core/net3491                                             0.0383
 chip_core/housekeeping/_0763_                                 0.0383
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0383
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0383
 chip_core/_07536_                                             0.0383
 chip_core/net10341                                            0.0383
 chip_core/housekeeping/_0333_                                 0.0383
 chip_core/_02144_                                             0.0383
 chip_core/_03862_                                             0.0383
 chip_core/_01494_                                             0.0383
 chip_core/_14871_                                             0.0383
 chip_core/net5182                                             0.0383
 chip_core/_11314_                                             0.0383
 chip_core/_07298_                                             0.0383
 chip_core/housekeeping/_2844_                                 0.0382
 chip_core/_00383_                                             0.0382
 chip_core/net4312                                             0.0382
 chip_core/_13237_                                             0.0382
 chip_core/mprj/mprj/net871                                    0.0382
 chip_core/_14663_                                             0.0382
 chip_core/_11845_                                             0.0382
 chip_core/housekeeping/_1543_                                 0.0382
 chip_core/_05084_                                             0.0382
 chip_core/housekeeping/net689                                 0.0382
 chip_core/net3357                                             0.0382
 chip_core/net3320                                             0.0382
 chip_core/_09542_                                             0.0382
 chip_core/_01633_                                             0.0382
 chip_core/net4055                                             0.0382
 chip_core/_04502_                                             0.0382
 chip_core/_00547_                                             0.0382
 chip_core/net3406                                             0.0382
 chip_core/_09417_                                             0.0382
 chip_core/_00252_                                             0.0382
 chip_core/_04040_                                             0.0382
 chip_core/_14156_                                             0.0382
 chip_core/_12085_                                             0.0381
 chip_core/housekeeping/net1370                                0.0381
 chip_core/_14710_                                             0.0381
 chip_core/net3913                                             0.0381
 chip_core/_10621_                                             0.0381
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[23]   0.0381
 chip_core/_01293_                                             0.0381
 chip_core/_09744_                                             0.0381
 chip_core/_00037_                                             0.0381
 chip_core/net2359                                             0.0381
 chip_core/_03342_                                             0.0381
 chip_core/_12323_                                             0.0381
 chip_core/_00112_                                             0.0381
 chip_core/_03670_                                             0.0381
 chip_core/net3162                                             0.0381
 chip_core/housekeeping/net148                                 0.0381
 chip_core/soc.core.hk_dat_i[16]                               0.0381
 chip_core/net3408                                             0.0381
 chip_core/_09809_                                             0.0381
 chip_core/_03700_                                             0.0381
 chip_core/net3498                                             0.0381
 chip_core/_13556_                                             0.0381
 chip_core/soc.core.la_ien_storage[19]                         0.0381
 chip_core/net3353                                             0.0381
 chip_core/_00753_                                             0.0381
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0380
 chip_core/mprj/mprj/net370                                    0.0380
 chip_core/_12449_                                             0.0380
 chip_core/_13383_                                             0.0380
 chip_core/_13405_                                             0.0380
 chip_core/net1772                                             0.0380
 chip_core/_14771_                                             0.0380
 chip_core/net3726                                             0.0380
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[10]              0.0380
 chip_core/housekeeping/net794                                 0.0380
 chip_core/housekeeping/_1975_                                 0.0380
 chip_core/housekeeping/net570                                 0.0380
 chip_core/_01786_                                             0.0380
 chip_core/_03431_                                             0.0380
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[4]                 0.0380
 chip_core/_08532_                                             0.0380
 chip_core/net3318                                             0.0380
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[13]     0.0380
 chip_core/_02902_                                             0.0380
 chip_core/housekeeping/mgmt_gpio_data_buf[14]                 0.0380
 chip_core/_02771_                                             0.0380
 chip_core/housekeeping/_0285_                                 0.0379
 chip_core/_00832_                                             0.0379
 chip_core/_12220_                                             0.0379
 chip_core/net7251                                             0.0379
 chip_core/_09736_                                             0.0379
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[4].X           0.0379
 chip_core/soc.core.la_out_storage[31]                         0.0379
 chip_core/soc.core.la_oe_storage[20]                          0.0379
 chip_core/net3569                                             0.0379
 chip_core/_06911_                                             0.0379
 chip_core/net3799                                             0.0379
 chip_core/_13391_                                             0.0379
 chip_core/_14853_                                             0.0379
 chip_core/_01410_                                             0.0379
 chip_core/_11050_                                             0.0379
 chip_core/_13700_                                             0.0379
 chip_core/_09555_                                             0.0378
 chip_core/_01988_                                             0.0378
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.EN0   0.0378
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.EN0   0.0378
 chip_core/mprj/mprj/net886                                    0.0378
 chip_core/housekeeping/net841                                 0.0378
 chip_core/_06731_                                             0.0378
 chip_core/_11340_                                             0.0378
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.EN0                  0.0378
 chip_core/housekeeping/_1928_                                 0.0378
 chip_core/_13734_                                             0.0378
 chip_core/housekeeping/_2511_                                 0.0378
 chip_core/_13226_                                             0.0378
 chip_core/soc.core.hk_dat_i[27]                               0.0378
 chip_core/housekeeping/_1375_                                 0.0378
 chip_core/soc.core.interface10_bank_bus_dat_r[22]             0.0378
 chip_core/_14761_                                             0.0378
 chip_core/housekeeping/_2581_                                 0.0378
 chip_core/_12370_                                             0.0378
 chip_core/_11066_                                             0.0378
 chip_core/_14910_                                             0.0378
 chip_core/_10228_                                             0.0378
 chip_core/soc.core.interface6_bank_bus_dat_r[0]               0.0378
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[4].X   0.0378
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[4].X   0.0378
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0378
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0378
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0378
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[2]               0.0378
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[2]   0.0378
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[2]   0.0378
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0378
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0378
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0378
 chip_core/net3673                                             0.0377
 chip_core/_14970_                                             0.0377
 chip_core/_10395_                                             0.0377
 chip_core/housekeeping/_2973_                                 0.0377
 chip_core/_04002_                                             0.0377
 chip_core/_03645_                                             0.0377
 chip_core/_01498_                                             0.0377
 chip_core/housekeeping/net1735                                0.0377
 chip_core/_02496_                                             0.0377
 chip_core/_10243_                                             0.0377
 chip_core/net4543                                             0.0377
 chip_core/_07435_                                             0.0377
 chip_core/_09402_                                             0.0377
 chip_core/_00826_                                             0.0377
 chip_core/_14454_                                             0.0377
 chip_core/_09160_                                             0.0377
 chip_core/net3785                                             0.0377
 chip_core/_02335_                                             0.0377
 chip_core/net2391                                             0.0377
 chip_core/_15089_                                             0.0377
 chip_core/net7659                                             0.0377
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0376
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0376
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0376
 chip_core/housekeeping/net2518                                0.0376
 chip_core/_01766_                                             0.0376
 chip_core/_11407_                                             0.0376
 chip_core/soc.core.interface9_bank_bus_dat_r[2]               0.0376
 chip_core/_13822_                                             0.0376
 chip_core/_13631_                                             0.0376
 chip_core/net4069                                             0.0376
 chip_core/_08130_                                             0.0376
 chip_core/net7506                                             0.0376
 chip_core/housekeeping/_0732_                                 0.0376
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[22]   0.0376
 chip_core/_07582_                                             0.0376
 chip_core/_07665_                                             0.0376
 chip_core/_01429_                                             0.0376
 chip_core/_13680_                                             0.0376
 chip_core/_00553_                                             0.0376
 chip_core/_01322_                                             0.0376
 chip_core/_09731_                                             0.0376
 chip_core/_04349_                                             0.0375
 chip_core/net3583                                             0.0375
 chip_core/net3100                                             0.0375
 chip_core/_09362_                                             0.0375
 chip_core/_14611_                                             0.0375
 chip_core/_01489_                                             0.0375
 chip_core/housekeeping/_2685_                                 0.0375
 chip_core/housekeeping/net1321                                0.0375
 chip_core/_11315_                                             0.0375
 chip_core/_09272_                                             0.0375
 chip_core/_13410_                                             0.0375
 chip_core/net3192                                             0.0375
 chip_core/mgmt_buffers.la_oenb_core[32]                       0.0375
 chip_core/_12023_                                             0.0374
 chip_core/_02074_                                             0.0374
 chip_core/_15112_                                             0.0374
 chip_core/_00398_                                             0.0374
 chip_core/_08097_                                             0.0374
 chip_core/net576                                              0.0374
 chip_core/soc.core.multiregimpl25_regs1                       0.0374
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[27]   0.0374
 chip_core/_03233_                                             0.0374
 chip_core/net8614                                             0.0374
 chip_core/_04322_                                             0.0374
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0374
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0374
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0374
 chip_core/_12590_                                             0.0374
 chip_core/mprj/mprj/net993                                    0.0374
 chip_core/_04958_                                             0.0374
 chip_core/soc.core.interface10_bank_bus_dat_r[0]              0.0374
 chip_core/_12845_                                             0.0374
 chip_core/mprj/mprj/net1032                                   0.0374
 chip_core/_06816_                                             0.0374
 chip_core/housekeeping/_1364_                                 0.0374
 chip_core/_13515_                                             0.0374
 chip_core/_13550_                                             0.0374
 chip_core/_00796_                                             0.0373
 chip_core/_11189_                                             0.0373
 chip_core/_13557_                                             0.0373
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[6]               0.0373
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[6]   0.0373
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[6]   0.0373
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[28]         0.0373
 chip_core/_13787_                                             0.0373
 chip_core/_04857_                                             0.0373
 chip_core/_14814_                                             0.0373
 chip_core/_04379_                                             0.0373
 chip_core/_13820_                                             0.0373
 chip_core/_01381_                                             0.0373
 chip_core/_14413_                                             0.0373
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0373
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0373
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0373
 chip_core/soc.core.la_out_storage[1]                          0.0373
 chip_core/_08314_                                             0.0373
 chip_core/_10367_                                             0.0373
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0373
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0373
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0373
 chip_core/_03016_                                             0.0373
 chip_core/net8419                                             0.0373
 chip_core/housekeeping/net2367                                0.0373
 chip_core/_04426_                                             0.0373
 chip_core/_12470_                                             0.0373
 chip_core/_14830_                                             0.0372
 chip_core/housekeeping/net1312                                0.0372
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]   0.0372
 chip_core/_00467_                                             0.0372
 chip_core/_10710_                                             0.0372
 chip_core/soc.core.multiregimpl12_regs1                       0.0372
 chip_core/_14091_                                             0.0372
 chip_core/_09332_                                             0.0372
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0372
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0372
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0372
 chip_core/_06910_                                             0.0372
 chip_core/mprj/mprj/net1020                                   0.0372
 chip_core/net9521                                             0.0372
 chip_core/_00687_                                             0.0372
 chip_core/_06917_                                             0.0372
 chip_core/_02578_                                             0.0372
 chip_core/_09327_                                             0.0372
 chip_core/_14460_                                             0.0372
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[10]   0.0372
 chip_core/_11468_                                             0.0372
 chip_core/_01333_                                             0.0372
 chip_core/housekeeping/_0326_                                 0.0372
 chip_core/mgmt_buffers.la_data_out_core[7]                    0.0371
 chip_core/net7454                                             0.0371
 chip_core/net3407                                             0.0371
 chip_core/_06963_                                             0.0371
 chip_core/_03461_                                             0.0371
 chip_core/gpio_control_in_1a[5].shift_register[1]             0.0371
 chip_core/_07130_                                             0.0371
 chip_core/net709                                              0.0371
 chip_core/mprj/mprj/_084_                                     0.0371
 chip_core/_13274_                                             0.0370
 chip_core/_10862_                                             0.0370
 chip_core/_12227_                                             0.0370
 chip_core/_07008_                                             0.0370
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[25]       0.0370
 chip_core/mprj/mprj/net1105                                   0.0370
 chip_core/net6365                                             0.0370
 chip_core/_14968_                                             0.0370
 chip_core/net857                                              0.0370
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0370
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0370
 chip_core/_02734_                                             0.0370
 chip_core/_10160_                                             0.0370
 chip_core/_00460_                                             0.0370
 chip_core/soc.core.mgmtsoc_value_status[23]                   0.0370
 chip_core/_07073_                                             0.0370
 chip_core/_12163_                                             0.0370
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[10]               0.0370
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[13]         0.0369
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[21]              0.0369
 chip_core/_00635_                                             0.0369
 chip_core/net1659                                             0.0369
 chip_core/_08358_                                             0.0369
 chip_core/_13889_                                             0.0369
 chip_core/net3597                                             0.0369
 chip_core/_11001_                                             0.0369
 chip_core/net3965                                             0.0369
 chip_core/housekeeping/_2373_                                 0.0369
 chip_core/_13825_                                             0.0369
 chip_core/mprj/mprj/net1008                                   0.0369
 chip_core/_15384_                                             0.0369
 chip_core/_07987_                                             0.0369
 chip_core/_08259_                                             0.0369
 chip_core/_01590_                                             0.0369
 chip_core/_13298_                                             0.0369
 chip_core/_09512_                                             0.0369
 chip_core/housekeeping/net134                                 0.0369
 chip_core/_03733_                                             0.0369
 chip_core/mprj/mprj/_004_                                     0.0369
 chip_core/_00202_                                             0.0369
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0368
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0368
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0368
 chip_core/_09774_                                             0.0368
 chip_core/_07110_                                             0.0368
 chip_core/_14746_                                             0.0368
 chip_core/_03928_                                             0.0368
 chip_core/_12508_                                             0.0368
 chip_core/_03788_                                             0.0368
 chip_core/housekeeping/net762                                 0.0368
 chip_core/_13573_                                             0.0368
 chip_core/_08490_                                             0.0368
 chip_core/net3680                                             0.0368
 chip_core/_11233_                                             0.0368
 chip_core/_12849_                                             0.0368
 chip_core/_04225_                                             0.0368
 chip_core/_08354_                                             0.0368
 chip_core/_15010_                                             0.0368
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0368
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0368
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0368
 chip_core/_00078_                                             0.0368
 chip_core/_03689_                                             0.0368
 chip_core/_15526_                                             0.0368
 chip_core/_01508_                                             0.0367
 chip_core/mprj/mprj/net405                                    0.0367
 chip_core/soc.core.hk_dat_i[29]                               0.0367
 chip_core/_07703_                                             0.0367
 chip_core/net3733                                             0.0367
 chip_core/_06972_                                             0.0367
 chip_core/housekeeping/_3048_                                 0.0367
 chip_core/_13741_                                             0.0367
 chip_core/_01605_                                             0.0367
 chip_core/_04998_                                             0.0367
 chip_core/housekeeping/_3083_                                 0.0367
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0367
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0367
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0367
 chip_core/_06741_                                             0.0367
 chip_core/soc.core.la_ien_storage[9]                          0.0367
 chip_core/_15079_                                             0.0367
 chip_core/_09630_                                             0.0367
 chip_core/net3656                                             0.0367
 chip_core/mgmt_buffers.mprj_adr_o_core[11]                    0.0367
 chip_core/_01927_                                             0.0367
 chip_core/_00089_                                             0.0366
 chip_core/_07203_                                             0.0366
 chip_core/_04902_                                             0.0366
 chip_core/soc.core.mgmtsoc_bus_errors[0]                      0.0366
 chip_core/housekeeping/net158                                 0.0366
 chip_core/net2031                                             0.0366
 chip_core/mprj/mprj/net1007                                   0.0366
 chip_core/net1928                                             0.0366
 chip_core/_08414_                                             0.0366
 chip_core/_00783_                                             0.0366
 chip_core/_03091_                                             0.0366
 chip_core/_00488_                                             0.0366
 chip_core/_02593_                                             0.0366
 chip_core/_03343_                                             0.0366
 chip_core/soc.core.la_out_storage[92]                         0.0366
 chip_core/_13751_                                             0.0366
 chip_core/_05012_                                             0.0366
 chip_core/_08042_                                             0.0366
 chip_core/_08438_                                             0.0366
 chip_core/net3517                                             0.0365
 chip_core/mprj/mprj/net313                                    0.0365
 chip_core/mgmt_buffers.la_data_out_core[9]                    0.0365
 chip_core/_01777_                                             0.0365
 chip_core/_12539_                                             0.0365
 chip_core/_02947_                                             0.0365
 chip_core/_02034_                                             0.0365
 chip_core/soc.core.VexRiscv.decode_to_execute_IS_CSR          0.0365
 chip_core/_00880_                                             0.0365
 chip_core/_11800_                                             0.0365
 chip_core/housekeeping/net165                                 0.0365
 chip_core/net7319                                             0.0365
 chip_core/_14813_                                             0.0365
 chip_core/_07151_                                             0.0365
 chip_core/_15373_                                             0.0365
 chip_core/_10651_                                             0.0365
 chip_core/net3632                                             0.0365
 chip_core/_01894_                                             0.0365
 chip_core/net3099                                             0.0364
 chip_core/net8784                                             0.0364
 chip_core/housekeeping/_1897_                                 0.0364
 chip_core/_15346_                                             0.0364
 chip_core/housekeeping/_1871_                                 0.0364
 chip_core/_15132_                                             0.0364
 chip_core/_10213_                                             0.0364
 chip_core/net2604                                             0.0364
 chip_core/housekeeping/_2093_                                 0.0364
 chip_core/_03882_                                             0.0364
 chip_core/mprj/mprj/net674                                    0.0364
 chip_core/_14973_                                             0.0364
 chip_core/mprj/mprj/net462                                    0.0364
 chip_core/_03772_                                             0.0364
 chip_core/_03565_                                             0.0364
 chip_core/mprj/mprj/net124                                    0.0364
 chip_core/_13065_                                             0.0364
 chip_core/net11104                                            0.0364
 chip_core/net9075                                             0.0363
 chip_core/net4668                                             0.0363
 chip_core/_04450_                                             0.0363
 chip_core/_01374_                                             0.0363
 chip_core/_04112_                                             0.0363
 chip_core/_04083_                                             0.0363
 chip_core/_11182_                                             0.0363
 chip_core/_07491_                                             0.0363
 chip_core/_10845_                                             0.0363
 chip_core/_13063_                                             0.0363
 chip_core/net4028                                             0.0363
 chip_core/_12041_                                             0.0363
 chip_core/_15063_                                             0.0363
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[10]   0.0363
 chip_core/mprj/mprj/net1103                                   0.0363
 chip_core/_06820_                                             0.0363
 chip_core/housekeeping/net860                                 0.0363
 chip_core/mprj/mprj/net31                                     0.0363
 chip_core/_12253_                                             0.0363
 chip_core/_02687_                                             0.0363
 chip_core/housekeeping/gpio_configure[37][1]                  0.0363
 chip_core/_08257_                                             0.0362
 chip_core/_03137_                                             0.0362
 chip_core/net753                                              0.0362
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[9].X           0.0362
 chip_core/_00895_                                             0.0362
 chip_core/_11046_                                             0.0362
 chip_core/_10938_                                             0.0362
 chip_core/net3285                                             0.0362
 chip_core/soc.core.la_oe_storage[99]                          0.0362
 chip_core/_01162_                                             0.0362
 chip_core/_12471_                                             0.0362
 chip_core/_00099_                                             0.0362
 chip_core/_02042_                                             0.0362
 chip_core/housekeeping/net1330                                0.0362
 chip_core/_15069_                                             0.0362
 chip_core/_13402_                                             0.0362
 chip_core/_12288_                                             0.0362
 chip_core/_12697_                                             0.0361
 chip_core/housekeeping/net758                                 0.0361
 chip_core/_10543_                                             0.0361
 chip_core/_04093_                                             0.0361
 chip_core/mprj/mprj/net804                                    0.0361
 chip_core/net8920                                             0.0361
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[9]          0.0361
 chip_core/housekeeping/_1377_                                 0.0361
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[9].X   0.0361
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[9].X   0.0361
 chip_core/net1363                                             0.0361
 chip_core/mprj/mprj/net551                                    0.0361
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0361
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0361
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[10].Z   0.0361
 chip_core/_14271_                                             0.0361
 chip_core/net7597                                             0.0361
 chip_core/housekeeping/_2623_                                 0.0361
 chip_core/net7277                                             0.0361
 chip_core/_02863_                                             0.0361
 chip_core/_13643_                                             0.0360
 chip_core/mprj/mprj/net927                                    0.0360
 chip_core/net3250                                             0.0360
 chip_core/soc.core.VexRiscv.dBus_cmd_halfPipe_payload_address[1]   0.0360
 chip_core/_07989_                                             0.0360
 chip_core/_10172_                                             0.0360
 chip_core/_13191_                                             0.0360
 chip_core/soc.core.la_ien_storage[8]                          0.0360
 chip_core/_04530_                                             0.0360
 chip_core/_08095_                                             0.0360
 chip_core/_01860_                                             0.0360
 chip_core/_02201_                                             0.0360
 chip_core/net8287                                             0.0360
 chip_core/_14754_                                             0.0359
 chip_core/_07914_                                             0.0359
 chip_core/net4147                                             0.0359
 chip_core/_09119_                                             0.0359
 chip_core/_08913_                                             0.0359
 chip_core/housekeeping/_2767_                                 0.0359
 chip_core/_14186_                                             0.0359
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0359
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0359
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0359
 chip_core/mgmt_buffers.la_oenb_core[52]                       0.0359
 chip_core/_13366_                                             0.0359
 chip_core/_10475_                                             0.0359
 chip_core/net3246                                             0.0359
 chip_core/_03660_                                             0.0359
 chip_core/housekeeping/_0564_                                 0.0359
 chip_core/_14764_                                             0.0359
 chip_core/net3639                                             0.0358
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[17]                0.0358
 chip_core/soc.core.mgmtsoc_reload_storage[29]                 0.0358
 chip_core/_09357_                                             0.0358
 chip_core/_03580_                                             0.0358
 chip_core/_02004_                                             0.0358
 chip_core/_07771_                                             0.0358
 chip_core/housekeeping/net1292                                0.0358
 chip_core/housekeeping/_1314_                                 0.0358
 chip_core/_07497_                                             0.0358
 chip_core/_00096_                                             0.0358
 chip_core/net4112                                             0.0358
 chip_core/net7638                                             0.0358
 chip_core/_08678_                                             0.0358
 chip_core/_15313_                                             0.0357
 chip_core/_15409_                                             0.0357
 chip_core/mprj/mprj/net437                                    0.0357
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[14]   0.0357
 chip_core/_03248_                                             0.0357
 chip_core/_13727_                                             0.0357
 chip_core/_02890_                                             0.0357
 chip_core/net4296                                             0.0357
 chip_core/_01734_                                             0.0357
 chip_core/_10558_                                             0.0357
 chip_core/_04086_                                             0.0357
 chip_core/housekeeping/net1423                                0.0356
 chip_core/net3987                                             0.0356
 chip_core/_01415_                                             0.0356
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0356
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0356
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0356
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[13]                0.0356
 chip_core/housekeeping/_3141_                                 0.0356
 chip_core/_11855_                                             0.0356
 chip_core/_01245_                                             0.0356
 chip_core/_09365_                                             0.0356
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0356
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0356
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0356
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0356
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0356
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0356
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[3]               0.0356
 chip_core/_08433_                                             0.0356
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[31]                0.0355
 chip_core/net4230                                             0.0355
 chip_core/_08163_                                             0.0355
 chip_core/_07686_                                             0.0355
 chip_core/_07065_                                             0.0355
 chip_core/_09742_                                             0.0355
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0355
 chip_core/housekeeping/_1251_                                 0.0355
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0355
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[7].Z   0.0355
 chip_core/housekeeping/_2587_                                 0.0355
 chip_core/_12609_                                             0.0355
 chip_core/_10162_                                             0.0355
 chip_core/net5710                                             0.0355
 chip_core/_14793_                                             0.0355
 chip_core/_02473_                                             0.0355
 chip_core/_11186_                                             0.0355
 chip_core/net4473                                             0.0355
 chip_core/_03914_                                             0.0355
 chip_core/_11170_                                             0.0354
 chip_core/housekeeping/net1293                                0.0354
 chip_core/_11868_                                             0.0354
 chip_core/_01878_                                             0.0354
 chip_core/housekeeping/_3155_                                 0.0354
 chip_core/_13495_                                             0.0354
 chip_core/mgmt_buffers.la_data_out_core[12]                   0.0354
 chip_core/mgmt_buffers.mprj_dat_o_core[24]                    0.0354
 chip_core/soc.core.VexRiscv.debug_bus_rsp_data[4]             0.0354
 chip_core/_09781_                                             0.0354
 chip_core/net12117                                            0.0354
 chip_core/_01041_                                             0.0354
 chip_core/_01650_                                             0.0354
 chip_core/net3553                                             0.0354
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0353
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0353
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0353
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[7].X           0.0353
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DEC0.EN   0.0353
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DEC0.EN   0.0353
 chip_core/housekeeping/_0423_                                 0.0353
 chip_core/_15466_                                             0.0353
 chip_core/net3298                                             0.0353
 chip_core/net4757                                             0.0353
 chip_core/net4014                                             0.0353
 chip_core/net1637                                             0.0353
 chip_core/_02256_                                             0.0353
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[18]     0.0353
 chip_core/_14198_                                             0.0353
 chip_core/net3509                                             0.0353
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DEC0.EN              0.0353
 chip_core/_05103_                                             0.0353
 chip_core/housekeeping/_1355_                                 0.0353
 chip_core/_14779_                                             0.0353
 chip_core/mprj/mprj/net1025                                   0.0353
 chip_core/housekeeping/gpio_configure[35][11]                 0.0353
 chip_core/net4061                                             0.0353
 chip_core/_09617_                                             0.0353
 chip_core/_02912_                                             0.0353
 chip_core/_13598_                                             0.0352
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[12]      0.0352
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[13]                0.0352
 chip_core/_14929_                                             0.0352
 chip_core/_10839_                                             0.0352
 chip_core/net7042                                             0.0352
 chip_core/_12835_                                             0.0352
 chip_core/_00057_                                             0.0352
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[7].X   0.0352
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[7].X   0.0352
 chip_core/_03436_                                             0.0352
 chip_core/_03680_                                             0.0352
 chip_core/net3994                                             0.0352
 chip_core/housekeeping/net1002                                0.0352
 chip_core/_02557_                                             0.0351
 chip_core/_02703_                                             0.0351
 chip_core/_12284_                                             0.0351
 chip_core/_13342_                                             0.0351
 chip_core/_07455_                                             0.0351
 chip_core/_14886_                                             0.0351
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[20]   0.0351
 chip_core/net11208                                            0.0351
 chip_core/_14157_                                             0.0351
 chip_core/_02556_                                             0.0351
 chip_core/_15291_                                             0.0351
 chip_core/_02138_                                             0.0351
 chip_core/mgmt_buffers.mprj_adr_o_core[3]                     0.0351
 chip_core/_12495_                                             0.0351
 chip_core/_11592_                                             0.0351
 chip_core/_13143_                                             0.0351
 chip_core/_00197_                                             0.0350
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0[5]   0.0350
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0[5]   0.0350
 chip_core/net4064                                             0.0350
 chip_core/_01891_                                             0.0350
 chip_core/_08692_                                             0.0350
 chip_core/_11194_                                             0.0350
 chip_core/_10389_                                             0.0350
 chip_core/_14502_                                             0.0350
 chip_core/_08941_                                             0.0350
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.EN0   0.0350
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.EN0   0.0350
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.EN0   0.0350
 chip_core/housekeeping/_1505_                                 0.0350
 chip_core/_10014_                                             0.0350
 chip_core/housekeeping/net721                                 0.0350
 chip_core/_01145_                                             0.0350
 chip_core/_03475_                                             0.0350
 chip_core/housekeeping/_1504_                                 0.0350
 chip_core/_02209_                                             0.0350
 chip_core/_07152_                                             0.0350
 chip_core/_08663_                                             0.0349
 chip_core/_09920_                                             0.0349
 chip_core/_06707_                                             0.0349
 chip_core/_09643_                                             0.0349
 chip_core/_06958_                                             0.0349
 chip_core/_08129_                                             0.0349
 chip_core/housekeeping/net1124                                0.0349
 chip_core/_14295_                                             0.0349
 chip_core/_09648_                                             0.0349
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.WEBUF[3].A   0.0349
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.WEBUF[3].A   0.0349
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.WEBUF[3].A   0.0349
 chip_core/_03698_                                             0.0349
 chip_core/housekeeping/_1455_                                 0.0349
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN   0.0349
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN   0.0349
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN   0.0349
 chip_core/_08036_                                             0.0349
 chip_core/housekeeping/net2302                                0.0349
 chip_core/_10320_                                             0.0348
 chip_core/soc.core.mgmtsoc_value_status[28]                   0.0348
 chip_core/_09858_                                             0.0348
 chip_core/housekeeping/_2749_                                 0.0348
 chip_core/mprj/mprj/_095_                                     0.0348
 chip_core/_13102_                                             0.0348
 chip_core/mprj/mprj/_088_                                     0.0348
 chip_core/_03378_                                             0.0348
 chip_core/housekeeping/_2770_                                 0.0348
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[24]        0.0348
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[24]   0.0348
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[24]   0.0348
 chip_core/_08853_                                             0.0348
 chip_core/_12374_                                             0.0348
 chip_core/net9193                                             0.0348
 chip_core/_09212_                                             0.0347
 chip_core/soc.core.interface2_bank_bus_dat_r[0]               0.0347
 chip_core/_13279_                                             0.0347
 chip_core/housekeeping/net151                                 0.0347
 chip_core/_13706_                                             0.0347
 chip_core/_14317_                                             0.0347
 chip_core/housekeeping/net965                                 0.0347
 chip_core/soc.core.la_oe_storage[46]                          0.0347
 chip_core/_02800_                                             0.0347
 chip_core/_13558_                                             0.0347
 chip_core/net9473                                             0.0347
 chip_core/_12826_                                             0.0347
 chip_core/_10699_                                             0.0347
 chip_core/soc.core.multiregimpl36_regs1                       0.0346
 chip_core/net4557                                             0.0346
 chip_core/_01971_                                             0.0346
 chip_core/net3252                                             0.0346
 chip_core/_01867_                                             0.0346
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[9]   0.0346
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[9]         0.0346
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[9]   0.0346
 chip_core/_15254_                                             0.0346
 chip_core/_12897_                                             0.0346
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[0]   0.0346
 chip_core/net3305                                             0.0346
 chip_core/net5972                                             0.0346
 chip_core/_07168_                                             0.0346
 chip_core/_03915_                                             0.0346
 chip_core/soc.core.mgmtsoc_reload_storage[28]                 0.0346
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0346
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0346
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0346
 chip_core/housekeeping/_2545_                                 0.0346
 chip_core/_09741_                                             0.0346
 chip_core/net7684                                             0.0346
 chip_core/_15469_                                             0.0346
 chip_core/housekeeping/_2963_                                 0.0346
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[10]        0.0345
 chip_core/_15519_                                             0.0345
 chip_core/net1312                                             0.0345
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[12].Z   0.0345
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[12].Z   0.0345
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[12].Z   0.0345
 chip_core/net3546                                             0.0345
 chip_core/_07314_                                             0.0345
 chip_core/net4474                                             0.0345
 chip_core/mprj/mprj/net1160                                   0.0345
 chip_core/housekeeping/net1399                                0.0345
 chip_core/_06784_                                             0.0345
 chip_core/housekeeping/_0847_                                 0.0345
 chip_core/_12856_                                             0.0345
 chip_core/_10730_                                             0.0345
 chip_core/housekeeping/_3092_                                 0.0345
 chip_core/housekeeping/net1140                                0.0345
 chip_core/housekeeping/net801                                 0.0345
 chip_core/housekeeping/gpio_configure[37][4]                  0.0345
 chip_core/soc.core.multiregimpl7_regs1                        0.0345
 chip_core/mgmt_buffers.la_data_out_core[0]                    0.0344
 chip_core/_13947_                                             0.0344
 chip_core/_07839_                                             0.0344
 chip_core/net8852                                             0.0344
 chip_core/_11775_                                             0.0344
 chip_core/net1671                                             0.0344
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[2]        0.0344
 chip_core/net4335                                             0.0344
 chip_core/_09209_                                             0.0344
 chip_core/_15447_                                             0.0344
 chip_core/net11624                                            0.0344
 chip_core/mgmt_buffers.mprj_adr_o_core[7]                     0.0343
 chip_core/net9405                                             0.0343
 chip_core/_14731_                                             0.0343
 chip_core/net8630                                             0.0343
 chip_core/_12712_                                             0.0343
 chip_core/net5236                                             0.0343
 chip_core/_00299_                                             0.0343
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[8].X           0.0343
 chip_core/housekeeping/_2789_                                 0.0343
 chip_core/soc.core.VexRiscv.dBus_cmd_halfPipe_payload_size[0]   0.0343
 chip_core/_00341_                                             0.0343
 chip_core/net5824                                             0.0343
 chip_core/_09603_                                             0.0343
 chip_core/net3071                                             0.0343
 chip_core/net7790                                             0.0343
 chip_core/mprj/mprj/net900                                    0.0343
 chip_core/_13566_                                             0.0343
 chip_core/housekeeping/_0650_                                 0.0342
 chip_core/net7798                                             0.0342
 chip_core/net4867                                             0.0342
 chip_core/_00375_                                             0.0342
 chip_core/_11608_                                             0.0342
 chip_core/housekeeping/net1249                                0.0342
 chip_core/gpio_control_in_1[3].shift_register[0]              0.0342
 chip_core/_01592_                                             0.0342
 chip_core/mprj/mprj/net114                                    0.0342
 chip_core/mprj/mprj/net1026                                   0.0342
 chip_core/_07125_                                             0.0342
 chip_core/housekeeping/net1115                                0.0342
 chip_core/mprj/mprj/net115                                    0.0342
 chip_core/_10258_                                             0.0342
 chip_core/_09915_                                             0.0342
 chip_core/_02381_                                             0.0342
 chip_core/_02024_                                             0.0342
 chip_core/net1590                                             0.0342
 chip_core/_09677_                                             0.0342
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[8].X   0.0342
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[8].X   0.0342
 chip_core/_04355_                                             0.0342
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[24]              0.0342
 chip_core/net7106                                             0.0341
 chip_core/net2425                                             0.0341
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[0]         0.0341
 chip_core/housekeeping/_1379_                                 0.0341
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0341
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[21]   0.0341
 chip_core/soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address[14]   0.0341
 chip_core/net9072                                             0.0341
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][1]      0.0341
 chip_core/_08331_                                             0.0341
 chip_core/housekeeping/net1413                                0.0341
 chip_core/_00191_                                             0.0341
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[3]        0.0341
 chip_core/net7266                                             0.0341
 chip_core/_11467_                                             0.0341
 chip_core/_00546_                                             0.0341
 chip_core/_07868_                                             0.0341
 chip_core/_04097_                                             0.0341
 chip_core/housekeeping/net1285                                0.0341
 chip_core/_00332_                                             0.0340
 chip_core/_00394_                                             0.0340
 chip_core/housekeeping/net1706                                0.0340
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0340
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0340
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0340
 chip_core/net3740                                             0.0340
 chip_core/mprj/mprj/net587                                    0.0340
 chip_core/_14321_                                             0.0340
 chip_core/_00917_                                             0.0340
 chip_core/_02612_                                             0.0340
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][24]     0.0340
 chip_core/_10248_                                             0.0340
 chip_core/_07426_                                             0.0340
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[15]   0.0340
 chip_core/net9153                                             0.0340
 chip_core/_14575_                                             0.0340
 chip_core/mgmt_buffers.mprj_dat_o_core[10]                    0.0340
 chip_core/mprj/mprj/net356                                    0.0340
 chip_core/_05092_                                             0.0340
 chip_core/_10425_                                             0.0340
 chip_core/_07413_                                             0.0340
 chip_core/mprj/mprj/net1126                                   0.0339
 chip_core/_01331_                                             0.0339
 chip_core/net3544                                             0.0339
 chip_core/_09257_                                             0.0339
 chip_core/_02182_                                             0.0339
 chip_core/_10386_                                             0.0339
 chip_core/net3815                                             0.0339
 chip_core/housekeeping/_2782_                                 0.0339
 chip_core/_03831_                                             0.0339
 chip_core/_04146_                                             0.0339
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.WEBUF[3].A   0.0339
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.WEBUF[3].A   0.0339
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.WEBUF[3].A   0.0339
 chip_core/net9229                                             0.0339
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[25]     0.0339
 chip_core/mprj/mprj/net167                                    0.0339
 chip_core/_00748_                                             0.0339
 chip_core/_07137_                                             0.0339
 chip_core/_11180_                                             0.0339
 chip_core/housekeeping/_1218_                                 0.0339
 chip_core/_08511_                                             0.0338
 chip_core/net3630                                             0.0338
 chip_core/housekeeping/_2244_                                 0.0338
 chip_core/_09634_                                             0.0338
 chip_core/_08244_                                             0.0338
 chip_core/_03037_                                             0.0338
 chip_core/_02049_                                             0.0338
 chip_core/net3078                                             0.0338
 chip_core/_09954_                                             0.0338
 chip_core/_00517_                                             0.0338
 chip_core/_12182_                                             0.0338
 chip_core/net4954                                             0.0338
 chip_core/housekeeping/net1070                                0.0337
 chip_core/_01674_                                             0.0337
 chip_core/_13812_                                             0.0337
 chip_core/_09446_                                             0.0337
 chip_core/net4747                                             0.0337
 chip_core/_00782_                                             0.0337
 chip_core/housekeeping/_1230_                                 0.0337
 chip_core/net12548                                            0.0337
 chip_core/_14664_                                             0.0337
 chip_core/mprj/mprj/_058_                                     0.0337
 chip_core/housekeeping/_1342_                                 0.0337
 chip_core/_03847_                                             0.0337
 chip_core/_14935_                                             0.0337
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[7]   0.0337
 chip_core/housekeeping/gpio_configure[6][5]                   0.0337
 chip_core/_00584_                                             0.0337
 chip_core/_01599_                                             0.0337
 chip_core/mprj/mprj/net773                                    0.0337
 chip_core/housekeeping/_3148_                                 0.0337
 chip_core/net3075                                             0.0337
 chip_core/_14890_                                             0.0337
 chip_core/_09320_                                             0.0337
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0336
 chip_core/_14339_                                             0.0336
 chip_core/net3404                                             0.0336
 chip_core/_09777_                                             0.0336
 chip_core/housekeeping/_1807_                                 0.0336
 chip_core/net2500                                             0.0336
 chip_core/_07549_                                             0.0336
 chip_core/_12755_                                             0.0336
 chip_core/housekeeping/net1171                                0.0336
 chip_core/_08308_                                             0.0336
 chip_core/net3176                                             0.0336
 chip_core/net3694                                             0.0336
 chip_core/_09341_                                             0.0336
 chip_core/soc.core.la_ien_storage[105]                        0.0336
 chip_core/_11589_                                             0.0336
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0336
 chip_core/_15353_                                             0.0336
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0336
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0336
 chip_core/_03114_                                             0.0336
 chip_core/_14717_                                             0.0336
 chip_core/_01455_                                             0.0335
 chip_core/_03686_                                             0.0335
 chip_core/_07096_                                             0.0335
 chip_core/_07411_                                             0.0335
 chip_core/_08357_                                             0.0335
 chip_core/_07668_                                             0.0335
 chip_core/_11928_                                             0.0335
 chip_core/mprj/mprj/net964                                    0.0335
 chip_core/_02053_                                             0.0335
 chip_core/_10133_                                             0.0335
 chip_core/_06753_                                             0.0335
 chip_core/_08272_                                             0.0335
 chip_core/net6209                                             0.0335
 chip_core/_11743_                                             0.0334
 chip_core/housekeeping/_1966_                                 0.0334
 chip_core/_14592_                                             0.0334
 chip_core/_14759_                                             0.0334
 chip_core/_11502_                                             0.0334
 chip_core/housekeeping/_3091_                                 0.0334
 chip_core/_04548_                                             0.0334
 chip_core/_14854_                                             0.0334
 chip_core/mgmt_buffers.mprj_we_o_core                         0.0334
 chip_core/mprj/mprj/net1                                      0.0334
 chip_core/_11341_                                             0.0334
 chip_core/mprj/mprj/net119                                    0.0334
 chip_core/_13028_                                             0.0334
 chip_core/_01562_                                             0.0334
 chip_core/_12607_                                             0.0334
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[29]       0.0334
 chip_core/_00104_                                             0.0333
 chip_core/_00072_                                             0.0333
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0333
 chip_core/_13206_                                             0.0333
 chip_core/net3729                                             0.0333
 chip_core/_08696_                                             0.0333
 chip_core/_12760_                                             0.0333
 chip_core/net3165                                             0.0333
 chip_core/net3106                                             0.0333
 chip_core/_04269_                                             0.0333
 chip_core/_14825_                                             0.0333
 chip_core/_10483_                                             0.0333
 chip_core/net3916                                             0.0333
 chip_core/_01262_                                             0.0333
 chip_core/_15061_                                             0.0333
 chip_core/_11967_                                             0.0333
 chip_core/_01530_                                             0.0333
 chip_core/net3957                                             0.0333
 chip_core/_03870_                                             0.0333
 chip_core/_02508_                                             0.0333
 chip_core/soc.core.multiregimpl39_regs0                       0.0333
 chip_core/_01893_                                             0.0332
 chip_core/_09007_                                             0.0332
 chip_core/net6477                                             0.0332
 chip_core/mprj/mprj/net603                                    0.0332
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[1]         0.0332
 chip_core/_04810_                                             0.0332
 chip_core/housekeeping/_0633_                                 0.0332
 chip_core/_00301_                                             0.0332
 chip_core/mprj/mprj/_141_                                     0.0332
 chip_core/_02914_                                             0.0332
 chip_core/_01063_                                             0.0332
 chip_core/_14352_                                             0.0332
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[9]   0.0332
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[9]         0.0332
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[9]   0.0332
 chip_core/_00320_                                             0.0332
 chip_core/_01247_                                             0.0332
 chip_core/housekeeping/_2288_                                 0.0331
 chip_core/mprj/mprj/net377                                    0.0331
 chip_core/housekeeping/_2746_                                 0.0331
 chip_core/net4584                                             0.0331
 chip_core/_01637_                                             0.0331
 chip_core/_14168_                                             0.0331
 chip_core/_10173_                                             0.0331
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[16]      0.0331
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[15]   0.0331
 chip_core/net12594                                            0.0331
 chip_core/_15287_                                             0.0331
 chip_core/_14141_                                             0.0331
 chip_core/_14137_                                             0.0331
 chip_core/_03911_                                             0.0331
 chip_core/net7448                                             0.0331
 chip_core/_01912_                                             0.0331
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0330
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0330
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0330
 chip_core/_15210_                                             0.0330
 chip_core/mprj/mprj/_091_                                     0.0330
 chip_core/_12458_                                             0.0330
 chip_core/net8851                                             0.0330
 chip_core/_10798_                                             0.0330
 chip_core/net3328                                             0.0330
 chip_core/_00198_                                             0.0330
 chip_core/_12667_                                             0.0330
 chip_core/housekeeping/gpio_configure[23][2]                  0.0330
 chip_core/_03910_                                             0.0330
 chip_core/_06879_                                             0.0330
 chip_core/_02591_                                             0.0330
 chip_core/_10168_                                             0.0330
 chip_core/mprj/mprj/net1079                                   0.0330
 chip_core/net3323                                             0.0330
 chip_core/_00080_                                             0.0330
 chip_core/soc.core.VexRiscv.execute_CsrPlugin_csr_833         0.0330
 chip_core/_13392_                                             0.0329
 chip_core/net4245                                             0.0329
 chip_core/_06685_                                             0.0329
 chip_core/_10593_                                             0.0329
 chip_core/_07119_                                             0.0329
 chip_core/_04969_                                             0.0329
 chip_core/_07693_                                             0.0329
 chip_core/_03676_                                             0.0329
 chip_core/_04509_                                             0.0329
 chip_core/_01645_                                             0.0329
 chip_core/housekeeping/net626                                 0.0329
 chip_core/_06720_                                             0.0329
 chip_core/_05038_                                             0.0329
 chip_core/_01156_                                             0.0329
 chip_core/net3760                                             0.0329
 chip_core/net871                                              0.0329
 chip_core/_01464_                                             0.0329
 chip_core/_00377_                                             0.0329
 chip_core/net3237                                             0.0329
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[25]   0.0328
 chip_core/_14616_                                             0.0328
 chip_core/net3924                                             0.0328
 chip_core/net3133                                             0.0328
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[12]         0.0328
 chip_core/net3283                                             0.0328
 chip_core/net4384                                             0.0328
 chip_core/_15459_                                             0.0328
 chip_core/_03020_                                             0.0328
 chip_core/net3295                                             0.0328
 chip_core/net3304                                             0.0328
 chip_core/mprj/mprj/net844                                    0.0328
 chip_core/soc.core.multiregimpl132_regs1                      0.0328
 chip_core/_14370_                                             0.0328
 chip_core/_14250_                                             0.0328
 chip_core/housekeeping/_2772_                                 0.0328
 chip_core/_10175_                                             0.0328
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[17]     0.0328
 chip_core/housekeeping/net138                                 0.0328
 chip_core/net3403                                             0.0328
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0328
 chip_core/_03384_                                             0.0328
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0328
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0328
 chip_core/housekeeping/_0380_                                 0.0328
 chip_core/_09079_                                             0.0327
 chip_core/_10750_                                             0.0327
 chip_core/_09641_                                             0.0327
 chip_core/housekeeping/_1289_                                 0.0327
 chip_core/_09398_                                             0.0327
 chip_core/net7678                                             0.0327
 chip_core/_04032_                                             0.0327
 chip_core/_11464_                                             0.0327
 chip_core/_12648_                                             0.0327
 chip_core/_00258_                                             0.0327
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]   0.0327
 chip_core/_12913_                                             0.0327
 chip_core/_03614_                                             0.0327
 chip_core/_07988_                                             0.0327
 chip_core/soc.core.dbg_uart_data[25]                          0.0327
 chip_core/housekeeping/_1849_                                 0.0327
 chip_core/_10422_                                             0.0327
 chip_core/housekeeping/_2224_                                 0.0327
 chip_core/_03458_                                             0.0327
 chip_core/_07779_                                             0.0327
 chip_core/net8987                                             0.0327
 chip_core/mprj/mprj/net634                                    0.0327
 chip_core/_12303_                                             0.0327
 chip_core/_13532_                                             0.0327
 chip_core/_12641_                                             0.0326
 chip_core/_13613_                                             0.0326
 chip_core/_00220_                                             0.0326
 chip_core/_08725_                                             0.0326
 chip_core/net9110                                             0.0326
 chip_core/_00778_                                             0.0326
 chip_core/soc.core.interface6_bank_bus_dat_r[16]              0.0326
 chip_core/_01435_                                             0.0326
 chip_core/_06931_                                             0.0326
 chip_core/net3501                                             0.0326
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[3].Z   0.0326
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[3].Z   0.0326
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[3].Z   0.0326
 chip_core/housekeeping/_2894_                                 0.0326
 chip_core/_05087_                                             0.0326
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0[14]   0.0326
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0[14]   0.0326
 chip_core/_02165_                                             0.0326
 chip_core/mprj/mprj/net990                                    0.0326
 chip_core/net3257                                             0.0326
 chip_core/_04265_                                             0.0326
 chip_core/net8491                                             0.0326
 chip_core/_07078_                                             0.0326
 chip_core/_01957_                                             0.0325
 chip_core/_02020_                                             0.0325
 chip_core/net3839                                             0.0325
 chip_core/_00113_                                             0.0325
 chip_core/_03270_                                             0.0325
 chip_core/_07612_                                             0.0325
 chip_core/net6213                                             0.0325
 chip_core/housekeeping/net686                                 0.0325
 chip_core/_00098_                                             0.0325
 chip_core/_11596_                                             0.0325
 chip_core/_13353_                                             0.0325
 chip_core/mprj/mprj/net774                                    0.0325
 chip_core/net1131                                             0.0325
 chip_core/housekeeping/net1317                                0.0325
 chip_core/_14024_                                             0.0325
 chip_core/net5498                                             0.0325
 chip_core/net3979                                             0.0325
 chip_core/_15242_                                             0.0325
 chip_core/_02471_                                             0.0325
 chip_core/_03024_                                             0.0325
 chip_core/_12154_                                             0.0324
 chip_core/net642                                              0.0324
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0324
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0324
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0324
 chip_core/_14517_                                             0.0324
 chip_core/_12705_                                             0.0324
 chip_core/_12168_                                             0.0324
 chip_core/net8986                                             0.0324
 chip_core/_03359_                                             0.0324
 chip_core/_11168_                                             0.0324
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[26]       0.0324
 chip_core/_15250_                                             0.0324
 chip_core/net3222                                             0.0324
 chip_core/net3851                                             0.0324
 chip_core/_04233_                                             0.0324
 chip_core/_14343_                                             0.0324
 chip_core/mprj/mprj/net859                                    0.0323
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][18]     0.0323
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][4]      0.0323
 chip_core/_02163_                                             0.0323
 chip_core/_14906_                                             0.0323
 chip_core/mgmt_buffers.la_data_in_core[34]                    0.0323
 chip_core/net10316                                            0.0323
 chip_core/net3202                                             0.0323
 chip_core/_07586_                                             0.0323
 chip_core/_14708_                                             0.0322
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[10]   0.0322
 chip_core/_00046_                                             0.0322
 chip_core/net8428                                             0.0322
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[11]         0.0322
 chip_core/soc.core.la_out_storage[120]                        0.0322
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[23]   0.0322
 chip_core/_09580_                                             0.0322
 chip_core/net8446                                             0.0322
 chip_core/_10667_                                             0.0322
 chip_core/_13385_                                             0.0322
 chip_core/housekeeping/net880                                 0.0322
 chip_core/net14623                                            0.0322
 chip_core/_00379_                                             0.0322
 chip_core/net3136                                             0.0322
 chip_core/_03262_                                             0.0322
 chip_core/_03692_                                             0.0321
 chip_core/_04912_                                             0.0321
 chip_core/housekeeping/gpio_configure[36][2]                  0.0321
 chip_core/_14276_                                             0.0321
 chip_core/housekeeping/net817                                 0.0321
 chip_core/_13644_                                             0.0321
 chip_core/_03245_                                             0.0321
 chip_core/_04226_                                             0.0321
 chip_core/_09770_                                             0.0321
 chip_core/_04981_                                             0.0321
 chip_core/_04063_                                             0.0321
 chip_core/_01044_                                             0.0321
 chip_core/_13560_                                             0.0321
 chip_core/_09305_                                             0.0321
 chip_core/net7726                                             0.0321
 chip_core/_08718_                                             0.0321
 chip_core/_00791_                                             0.0321
 chip_core/_10939_                                             0.0321
 chip_core/_15316_                                             0.0321
 chip_core/housekeeping/net1138                                0.0321
 chip_core/soc.core.dbg_uart_data[18]                          0.0321
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DEC0.EN   0.0321
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DEC0.EN              0.0321
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DEC0.EN   0.0321
 chip_core/_15032_                                             0.0321
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[27]   0.0320
 chip_core/net3080                                             0.0320
 chip_core/_05097_                                             0.0320
 chip_core/mprj/mprj/net436                                    0.0320
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[10]   0.0320
 chip_core/housekeeping/_0320_                                 0.0320
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[20]   0.0320
 chip_core/_01057_                                             0.0320
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[6]   0.0320
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[6]   0.0320
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0320
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0320
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0320
 chip_core/net805                                              0.0320
 chip_core/net4007                                             0.0320
 chip_core/_09844_                                             0.0319
 chip_core/_12042_                                             0.0319
 chip_core/_03030_                                             0.0319
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[19]      0.0319
 chip_core/_00085_                                             0.0319
 chip_core/_14680_                                             0.0319
 chip_core/_14656_                                             0.0319
 chip_core/_09267_                                             0.0319
 chip_core/_12141_                                             0.0319
 chip_core/net3580                                             0.0319
 chip_core/_02170_                                             0.0319
 chip_core/_14969_                                             0.0319
 chip_core/housekeeping/net693                                 0.0319
 chip_core/_00754_                                             0.0319
 chip_core/soc.core.mgmtsoc_reload_storage[18]                 0.0319
 chip_core/net4344                                             0.0319
 chip_core/_14184_                                             0.0319
 chip_core/_02279_                                             0.0319
 chip_core/net3943                                             0.0319
 chip_core/_00437_                                             0.0319
 chip_core/_04316_                                             0.0319
 chip_core/net2606                                             0.0319
 chip_core/_13849_                                             0.0319
 chip_core/net8912                                             0.0319
 chip_core/_02469_                                             0.0319
 chip_core/housekeeping/_0739_                                 0.0319
 chip_core/_10435_                                             0.0319
 chip_core/_13393_                                             0.0319
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0319
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0319
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0319
 chip_core/net4815                                             0.0319
 chip_core/housekeeping/net949                                 0.0319
 chip_core/housekeeping/net1024                                0.0319
 chip_core/housekeeping/net1233                                0.0319
 chip_core/_13399_                                             0.0318
 chip_core/_06678_                                             0.0318
 chip_core/_15268_                                             0.0318
 chip_core/_06854_                                             0.0318
 chip_core/soc.core.dbg_uart_address[21]                       0.0318
 chip_core/_11394_                                             0.0318
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[13]   0.0318
 chip_core/_12276_                                             0.0318
 chip_core/_03867_                                             0.0318
 chip_core/_14060_                                             0.0318
 chip_core/net8908                                             0.0318
 chip_core/_09607_                                             0.0318
 chip_core/net4018                                             0.0318
 chip_core/housekeeping/net1200                                0.0318
 chip_core/_00766_                                             0.0318
 chip_core/_02210_                                             0.0318
 chip_core/_03370_                                             0.0318
 chip_core/_03643_                                             0.0318
 chip_core/housekeeping/net613                                 0.0318
 chip_core/_10824_                                             0.0318
 chip_core/_02619_                                             0.0318
 chip_core/_07128_                                             0.0318
 chip_core/_10535_                                             0.0318
 chip_core/housekeeping/_1419_                                 0.0318
 chip_core/_03706_                                             0.0317
 chip_core/net3440                                             0.0317
 chip_core/net2089                                             0.0317
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0317
 chip_core/net7683                                             0.0317
 chip_core/_10223_                                             0.0317
 chip_core/_13219_                                             0.0317
 chip_core/mprj/mprj/net1122                                   0.0317
 chip_core/housekeeping/net825                                 0.0317
 chip_core/_14726_                                             0.0317
 chip_core/housekeeping/_1921_                                 0.0317
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0317
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0317
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0317
 chip_core/_02491_                                             0.0317
 chip_core/_11779_                                             0.0317
 chip_core/_12180_                                             0.0317
 chip_core/_00413_                                             0.0316
 chip_core/_09970_                                             0.0316
 chip_core/housekeeping/_0781_                                 0.0316
 chip_core/_08479_                                             0.0316
 chip_core/net4300                                             0.0316
 chip_core/net3956                                             0.0316
 chip_core/mgmt_buffers.mprj_adr_o_core[5]                     0.0316
 chip_core/_07650_                                             0.0316
 chip_core/_08399_                                             0.0316
 chip_core/mprj/mprj/_097_                                     0.0316
 chip_core/_15082_                                             0.0316
 chip_core/housekeeping/net1269                                0.0316
 chip_core/net5973                                             0.0316
 chip_core/housekeeping/gpio_configure[16][11]                 0.0316
 chip_core/_14558_                                             0.0316
 chip_core/_01997_                                             0.0316
 chip_core/_00854_                                             0.0316
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[16]   0.0316
 chip_core/_08706_                                             0.0316
 chip_core/_02616_                                             0.0316
 chip_core/housekeeping/_2033_                                 0.0315
 chip_core/_07261_                                             0.0315
 chip_core/soc.core.mgmtsoc_reload_storage[20]                 0.0315
 chip_core/_00853_                                             0.0315
 chip_core/net3796                                             0.0315
 chip_core/_08974_                                             0.0315
 chip_core/_14898_                                             0.0315
 chip_core/_02509_                                             0.0315
 chip_core/_14689_                                             0.0315
 chip_core/net9757                                             0.0315
 chip_core/_14857_                                             0.0315
 chip_core/housekeeping/_1208_                                 0.0315
 chip_core/_06708_                                             0.0315
 chip_core/_02031_                                             0.0315
 chip_core/_00772_                                             0.0315
 chip_core/housekeeping/net1450                                0.0315
 chip_core/_07864_                                             0.0315
 chip_core/mgmt_buffers.mprj_adr_o_core[2]                     0.0315
 chip_core/net3267                                             0.0315
 chip_core/soc.core.VexRiscv.decode_to_execute_DO_EBREAK       0.0315
 chip_core/_02523_                                             0.0315
 chip_core/_12900_                                             0.0315
 chip_core/_08723_                                             0.0315
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]   0.0315
 chip_core/_03490_                                             0.0315
 chip_core/mprj/mprj/net553                                    0.0315
 chip_core/_14200_                                             0.0314
 chip_core/_04406_                                             0.0314
 chip_core/net8565                                             0.0314
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[13]   0.0314
 chip_core/_03555_                                             0.0314
 chip_core/_00318_                                             0.0314
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[8]       0.0314
 chip_core/net8535                                             0.0314
 chip_core/_04280_                                             0.0314
 chip_core/_00201_                                             0.0314
 chip_core/_03898_                                             0.0314
 chip_core/_12684_                                             0.0314
 chip_core/_01294_                                             0.0314
 chip_core/_11019_                                             0.0314
 chip_core/_10158_                                             0.0314
 chip_core/_14163_                                             0.0314
 chip_core/housekeeping/net1283                                0.0314
 chip_core/net8767                                             0.0314
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0314
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0314
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0314
 chip_core/_06944_                                             0.0314
 chip_core/_14396_                                             0.0314
 chip_core/housekeeping/_1544_                                 0.0314
 chip_core/_02756_                                             0.0314
 chip_core/soc.core.multiregimpl23_regs1                       0.0314
 chip_core/net575                                              0.0314
 chip_core/_14652_                                             0.0314
 chip_core/_00411_                                             0.0314
 chip_core/_09632_                                             0.0313
 chip_core/_02340_                                             0.0313
 chip_core/_03946_                                             0.0313
 chip_core/_04835_                                             0.0313
 chip_core/_02059_                                             0.0313
 chip_core/housekeeping/net1355                                0.0313
 chip_core/_00274_                                             0.0313
 chip_core/net11568                                            0.0313
 chip_core/_09857_                                             0.0313
 chip_core/_01330_                                             0.0313
 chip_core/_01533_                                             0.0313
 chip_core/_02539_                                             0.0313
 chip_core/_13286_                                             0.0313
 chip_core/mprj/mprj/net360                                    0.0313
 chip_core/net8836                                             0.0313
 chip_core/_00487_                                             0.0313
 chip_core/mgmt_buffers.mprj_dat_o_core[3]                     0.0313
 chip_core/_00925_                                             0.0313
 chip_core/_10334_                                             0.0312
 chip_core/_12176_                                             0.0312
 chip_core/mprj/mprj/net386                                    0.0312
 chip_core/net8796                                             0.0312
 chip_core/_00012_                                             0.0312
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[21]   0.0312
 chip_core/_11183_                                             0.0312
 chip_core/_00646_                                             0.0312
 chip_core/_06721_                                             0.0312
 chip_core/_07767_                                             0.0312
 chip_core/net4848                                             0.0312
 chip_core/housekeeping/net929                                 0.0312
 chip_core/housekeeping/net1202                                0.0312
 chip_core/_01228_                                             0.0312
 chip_core/_00419_                                             0.0312
 chip_core/_06744_                                             0.0311
 chip_core/_03656_                                             0.0311
 chip_core/_03111_                                             0.0311
 chip_core/net2210                                             0.0311
 chip_core/gpio_control_in_2[5].shift_register[0]              0.0311
 chip_core/net12415                                            0.0311
 chip_core/_02027_                                             0.0311
 chip_core/net4375                                             0.0311
 chip_core/_02305_                                             0.0311
 chip_core/_08991_                                             0.0311
 chip_core/_09609_                                             0.0311
 chip_core/_13378_                                             0.0311
 chip_core/_01853_                                             0.0311
 chip_core/_06817_                                             0.0311
 chip_core/_10774_                                             0.0311
 chip_core/net5782                                             0.0311
 chip_core/_08494_                                             0.0311
 chip_core/_03971_                                             0.0311
 chip_core/_10106_                                             0.0310
 chip_core/_02086_                                             0.0310
 chip_core/_13769_                                             0.0310
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[24]        0.0310
 chip_core/_02507_                                             0.0310
 chip_core/mgmt_buffers.la_oenb_core[51]                       0.0310
 chip_core/_00868_                                             0.0310
 chip_core/_01517_                                             0.0310
 chip_core/housekeeping/net1344                                0.0310
 chip_core/_04261_                                             0.0310
 chip_core/_02481_                                             0.0310
 chip_core/housekeeping/net2083                                0.0310
 chip_core/housekeeping/_2643_                                 0.0310
 chip_core/_02861_                                             0.0310
 chip_core/_02180_                                             0.0310
 chip_core/_01879_                                             0.0310
 chip_core/_07768_                                             0.0310
 chip_core/_01973_                                             0.0310
 chip_core/_11052_                                             0.0309
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[21]         0.0309
 chip_core/_01969_                                             0.0309
 chip_core/_10637_                                             0.0309
 chip_core/_07345_                                             0.0309
 chip_core/_11224_                                             0.0309
 chip_core/_07175_                                             0.0309
 chip_core/mprj/mprj/net819                                    0.0309
 chip_core/_03732_                                             0.0309
 chip_core/net4323                                             0.0309
 chip_core/_01467_                                             0.0309
 chip_core/_04338_                                             0.0309
 chip_core/net9177                                             0.0309
 chip_core/net1691                                             0.0309
 chip_core/housekeeping/net1199                                0.0309
 chip_core/_07785_                                             0.0309
 chip_core/mprj/mprj/net703                                    0.0309
 chip_core/net2365                                             0.0309
 chip_core/_02642_                                             0.0309
 chip_core/_14504_                                             0.0308
 chip_core/soc.core.la_out_storage[72]                         0.0308
 chip_core/_02267_                                             0.0308
 chip_core/housekeeping/net511                                 0.0308
 chip_core/_02247_                                             0.0308
 chip_core/_00172_                                             0.0308
 chip_core/_02997_                                             0.0308
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[20]              0.0308
 chip_core/_06717_                                             0.0308
 chip_core/_00862_                                             0.0308
 chip_core/_03438_                                             0.0308
 chip_core/_08540_                                             0.0308
 chip_core/_00573_                                             0.0308
 chip_core/net7405                                             0.0308
 chip_core/_12149_                                             0.0308
 chip_core/mprj/mprj/net633                                    0.0308
 chip_core/net2096                                             0.0308
 chip_core/net7422                                             0.0307
 chip_core/_01895_                                             0.0307
 chip_core/_00557_                                             0.0307
 chip_core/net1505                                             0.0307
 chip_core/_03044_                                             0.0307
 chip_core/_12692_                                             0.0307
 chip_core/_07733_                                             0.0307
 chip_core/mprj/mprj/net1164                                   0.0307
 chip_core/net686                                              0.0307
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[0]   0.0307
 chip_core/_00236_                                             0.0307
 chip_core/_13363_                                             0.0307
 chip_core/_03889_                                             0.0307
 chip_core/_07160_                                             0.0307
 chip_core/_00696_                                             0.0307
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[24]      0.0307
 chip_core/_01281_                                             0.0307
 chip_core/_02022_                                             0.0307
 chip_core/_14253_                                             0.0307
 chip_core/housekeeping/net534                                 0.0307
 chip_core/housekeeping/net624                                 0.0307
 chip_core/_07044_                                             0.0306
 chip_core/mgmt_buffers.mprj_dat_o_core[0]                     0.0306
 chip_core/_09069_                                             0.0306
 chip_core/_03156_                                             0.0306
 chip_core/net3243                                             0.0306
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[23]   0.0306
 chip_core/_14917_                                             0.0306
 chip_core/_07042_                                             0.0306
 chip_core/_12467_                                             0.0306
 chip_core/_10217_                                             0.0306
 chip_core/_01509_                                             0.0306
 chip_core/mgmt_buffers.la_data_out_core[10]                   0.0306
 chip_core/_01048_                                             0.0306
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0306
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0306
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[2].Z   0.0306
 chip_core/_13368_                                             0.0306
 chip_core/_12756_                                             0.0306
 chip_core/_02868_                                             0.0306
 chip_core/net8487                                             0.0306
 chip_core/net7185                                             0.0306
 chip_core/_14194_                                             0.0305
 chip_core/_14844_                                             0.0305
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0305
 chip_core/_03467_                                             0.0305
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0305
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[6].Z   0.0305
 chip_core/net5868                                             0.0305
 chip_core/_03780_                                             0.0305
 chip_core/_07105_                                             0.0305
 chip_core/_08250_                                             0.0305
 chip_core/net12472                                            0.0305
 chip_core/net3395                                             0.0305
 chip_core/_08996_                                             0.0305
 chip_core/housekeeping/net1142                                0.0305
 chip_core/soc.core.dbg_uart_data[28]                          0.0305
 chip_core/net3581                                             0.0305
 chip_core/_14353_                                             0.0305
 chip_core/net5438                                             0.0305
 chip_core/_02242_                                             0.0305
 chip_core/housekeeping/_1389_                                 0.0305
 chip_core/_02332_                                             0.0305
 chip_core/_00726_                                             0.0305
 chip_core/_06749_                                             0.0305
 chip_core/mprj/mprj/net875                                    0.0305
 chip_core/net8952                                             0.0305
 chip_core/_07320_                                             0.0305
 chip_core/_15495_                                             0.0305
 chip_core/_07083_                                             0.0304
 chip_core/_14849_                                             0.0304
 chip_core/housekeeping/net544                                 0.0304
 chip_core/_14560_                                             0.0304
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[9]   0.0304
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[9]         0.0304
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[9]   0.0304
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[22]   0.0304
 chip_core/_00963_                                             0.0304
 chip_core/_04505_                                             0.0304
 chip_core/housekeeping/net782                                 0.0304
 chip_core/_08802_                                             0.0304
 chip_core/housekeeping/net1058                                0.0304
 chip_core/_08275_                                             0.0304
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0304
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0304
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0304
 chip_core/_10511_                                             0.0304
 chip_core/housekeeping/_2237_                                 0.0303
 chip_core/net7670                                             0.0303
 chip_core/_15504_                                             0.0303
 chip_core/soc.core.multiregimpl51_regs1                       0.0303
 chip_core/_10474_                                             0.0303
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[21]                0.0303
 chip_core/_01186_                                             0.0303
 chip_core/_07398_                                             0.0303
 chip_core/_00114_                                             0.0303
 chip_core/_01754_                                             0.0303
 chip_core/_13202_                                             0.0303
 chip_core/_14804_                                             0.0303
 chip_core/_04223_                                             0.0303
 chip_core/_03875_                                             0.0303
 chip_core/_14174_                                             0.0303
 chip_core/housekeeping/_2830_                                 0.0303
 chip_core/_00677_                                             0.0303
 chip_core/_04968_                                             0.0303
 chip_core/_00700_                                             0.0303
 chip_core/_07304_                                             0.0303
 chip_core/_14569_                                             0.0303
 chip_core/_07774_                                             0.0303
 chip_core/net3774                                             0.0303
 chip_core/housekeeping/net1264                                0.0303
 chip_core/net8514                                             0.0302
 chip_core/_08099_                                             0.0302
 chip_core/net4142                                             0.0302
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0302
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0302
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0302
 chip_core/housekeeping/net1349                                0.0302
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.A0BUF[2].X           0.0302
 chip_core/_14325_                                             0.0302
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.A0BUF[2].X   0.0302
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.A0BUF[2].X   0.0302
 chip_core/_12213_                                             0.0302
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0302
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0302
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0302
 chip_core/net3529                                             0.0302
 chip_core/_01308_                                             0.0302
 chip_core/_07086_                                             0.0302
 chip_core/_09698_                                             0.0302
 chip_core/_04972_                                             0.0302
 chip_core/housekeeping/net776                                 0.0302
 chip_core/mprj/mprj/net896                                    0.0302
 chip_core/_09076_                                             0.0302
 chip_core/_01054_                                             0.0302
 chip_core/net3549                                             0.0302
 chip_core/_08351_                                             0.0302
 chip_core/mprj/mprj/net928                                    0.0302
 chip_core/_15301_                                             0.0302
 chip_core/_08657_                                             0.0302
 chip_core/_01185_                                             0.0302
 chip_core/_11898_                                             0.0302
 chip_core/_03806_                                             0.0301
 chip_core/_02629_                                             0.0301
 chip_core/net12294                                            0.0301
 chip_core/_06767_                                             0.0301
 chip_core/_13601_                                             0.0301
 chip_core/_15070_                                             0.0301
 chip_core/net3397                                             0.0301
 chip_core/soc.core.la_ien_storage[83]                         0.0301
 chip_core/housekeeping/net1141                                0.0301
 chip_core/soc.core.la_ien_storage[38]                         0.0301
 chip_core/housekeeping/net601                                 0.0301
 chip_core/_10702_                                             0.0301
 chip_core/_00973_                                             0.0301
 chip_core/_15017_                                             0.0301
 chip_core/_01388_                                             0.0301
 chip_core/_07107_                                             0.0301
 chip_core/net3794                                             0.0301
 chip_core/net8499                                             0.0301
 chip_core/_04514_                                             0.0301
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[10]   0.0301
 chip_core/_11958_                                             0.0301
 chip_core/_08849_                                             0.0301
 chip_core/net3166                                             0.0301
 chip_core/_02531_                                             0.0301
 chip_core/_00298_                                             0.0301
 chip_core/_00399_                                             0.0301
 chip_core/net9232                                             0.0301
 chip_core/_07838_                                             0.0300
 chip_core/housekeeping/net798                                 0.0300
 chip_core/soc.core.multiregimpl100_regs1                      0.0300
 chip_core/_12152_                                             0.0300
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]   0.0300
 chip_core/net3207                                             0.0300
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]   0.0300
 chip_core/soc.core.multiregimpl102_regs1                      0.0300
 chip_core/_04891_                                             0.0300
 chip_core/net3836                                             0.0300
 chip_core/housekeeping/net1051                                0.0300
 chip_core/_03783_                                             0.0300
 chip_core/_08698_                                             0.0300
 chip_core/soc.core.dff_bus_ack                                0.0300
 chip_core/_08232_                                             0.0300
 chip_core/_12732_                                             0.0300
 chip_core/_04126_                                             0.0300
 chip_core/net14827                                            0.0300
 chip_core/_14807_                                             0.0300
 chip_core/_02555_                                             0.0300
 chip_core/_12567_                                             0.0300
 chip_core/_14951_                                             0.0300
 chip_core/net4387                                             0.0300
 chip_core/net3541                                             0.0300
 chip_core/_14620_                                             0.0300
 chip_core/housekeeping/_0429_                                 0.0300
 chip_core/_01317_                                             0.0300
 chip_core/_14745_                                             0.0300
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]   0.0300
 chip_core/_12121_                                             0.0300
 chip_core/_04117_                                             0.0299
 chip_core/net8949                                             0.0299
 chip_core/_00971_                                             0.0299
 chip_core/_10073_                                             0.0299
 chip_core/_10770_                                             0.0299
 chip_core/_13390_                                             0.0299
 chip_core/soc.core.mgmtsoc_reload_storage[24]                 0.0299
 chip_core/_14264_                                             0.0299
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[13]          0.0299
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[13]   0.0299
 chip_core/_15473_                                             0.0299
 chip_core/_01709_                                             0.0299
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[24]   0.0299
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[25]         0.0299
 chip_core/_03949_                                             0.0299
 chip_core/_00404_                                             0.0299
 chip_core/_14786_                                             0.0299
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[9]   0.0299
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[9]   0.0299
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[9]         0.0299
 chip_core/_13173_                                             0.0299
 chip_core/_14676_                                             0.0299
 chip_core/_08384_                                             0.0299
 chip_core/_02389_                                             0.0299
 chip_core/housekeeping/_0485_                                 0.0299
 chip_core/net3903                                             0.0299
 chip_core/_11448_                                             0.0299
 chip_core/housekeeping/gpio_configure[4][6]                   0.0299
 chip_core/net9296                                             0.0298
 chip_core/_09919_                                             0.0298
 chip_core/net4153                                             0.0298
 chip_core/_01758_                                             0.0298
 chip_core/_04194_                                             0.0298
 chip_core/housekeeping/_0490_                                 0.0298
 chip_core/housekeeping/_2768_                                 0.0298
 chip_core/housekeeping/net861                                 0.0298
 chip_core/_14277_                                             0.0298
 chip_core/mprj/mprj/net309                                    0.0298
 chip_core/net3153                                             0.0298
 chip_core/_04971_                                             0.0298
 chip_core/_02386_                                             0.0298
 chip_core/soc.core.la_oe_storage[13]                          0.0298
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0298
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0298
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0298
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[4]   0.0298
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[4]   0.0298
 chip_core/net9258                                             0.0298
 chip_core/_07970_                                             0.0298
 chip_core/mprj/mprj/net816                                    0.0298
 chip_core/net1656                                             0.0297
 chip_core/_14022_                                             0.0297
 chip_core/net3600                                             0.0297
 chip_core/net8449                                             0.0297
 chip_core/_12731_                                             0.0297
 chip_core/housekeeping/_0494_                                 0.0297
 chip_core/_03214_                                             0.0297
 chip_core/_11307_                                             0.0297
 chip_core/_04896_                                             0.0297
 chip_core/_13862_                                             0.0297
 chip_core/_10246_                                             0.0297
 chip_core/soc.core.VexRiscv.CsrPlugin_mcause_interrupt        0.0297
 chip_core/_15266_                                             0.0297
 chip_core/_12523_                                             0.0297
 chip_core/_02287_                                             0.0297
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[27]   0.0297
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[27]        0.0297
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[27]   0.0297
 chip_core/_09856_                                             0.0297
 chip_core/_08201_                                             0.0296
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]   0.0296
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0296
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0296
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0296
 chip_core/soc.core.dbg_uart_data[31]                          0.0296
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0296
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0296
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0296
 chip_core/_07818_                                             0.0296
 chip_core/_03215_                                             0.0296
 chip_core/mprj/mprj/_077_                                     0.0296
 chip_core/_01059_                                             0.0296
 chip_core/_02530_                                             0.0296
 chip_core/_00686_                                             0.0296
 chip_core/_07871_                                             0.0296
 chip_core/net8474                                             0.0296
 chip_core/housekeeping/net1427                                0.0296
 chip_core/_03391_                                             0.0296
 chip_core/housekeeping/net1236                                0.0296
 chip_core/housekeeping/net1042                                0.0296
 chip_core/housekeeping/net154                                 0.0296
 chip_core/mprj/mprj/net860                                    0.0296
 chip_core/_03220_                                             0.0296
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0295
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0295
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0295
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0295
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0295
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0295
 chip_core/net3177                                             0.0295
 chip_core/housekeeping/net1104                                0.0295
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0295
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0295
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0295
 chip_core/_04101_                                             0.0295
 chip_core/housekeeping/_2135_                                 0.0295
 chip_core/_04778_                                             0.0295
 chip_core/_08796_                                             0.0295
 chip_core/net5676                                             0.0295
 chip_core/net9392                                             0.0295
 chip_core/_05133_                                             0.0295
 chip_core/_01187_                                             0.0295
 chip_core/_14797_                                             0.0295
 chip_core/_02865_                                             0.0295
 chip_core/_05002_                                             0.0295
 chip_core/_10864_                                             0.0294
 chip_core/_10696_                                             0.0294
 chip_core/net11673                                            0.0294
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0294
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0294
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0294
 chip_core/_14641_                                             0.0294
 chip_core/_13534_                                             0.0294
 chip_core/_13408_                                             0.0294
 chip_core/_11497_                                             0.0294
 chip_core/_10194_                                             0.0294
 chip_core/net4545                                             0.0294
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[11]               0.0294
 chip_core/_03202_                                             0.0294
 chip_core/_00812_                                             0.0294
 chip_core/_07330_                                             0.0294
 chip_core/_00369_                                             0.0294
 chip_core/_13394_                                             0.0294
 chip_core/_07338_                                             0.0294
 chip_core/_14151_                                             0.0294
 chip_core/net3248                                             0.0294
 chip_core/net8651                                             0.0294
 chip_core/housekeeping/net701                                 0.0294
 chip_core/_07520_                                             0.0294
 chip_core/net8447                                             0.0294
 chip_core/_00811_                                             0.0294
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0294
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0294
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0294
 chip_core/_13418_                                             0.0294
 chip_core/_10805_                                             0.0294
 chip_core/_09571_                                             0.0293
 chip_core/net5928                                             0.0293
 chip_core/net14925                                            0.0293
 chip_core/_03884_                                             0.0293
 chip_core/_15015_                                             0.0293
 chip_core/_13247_                                             0.0293
 chip_core/housekeeping/_0879_                                 0.0293
 chip_core/_10653_                                             0.0293
 chip_core/net7907                                             0.0293
 chip_core/housekeeping/_2380_                                 0.0293
 chip_core/_07609_                                             0.0293
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[0]                0.0293
 chip_core/_13309_                                             0.0293
 chip_core/_01408_                                             0.0293
 chip_core/housekeeping/net1036                                0.0293
 chip_core/_01520_                                             0.0293
 chip_core/mprj/mprj/_073_                                     0.0293
 chip_core/_03785_                                             0.0293
 chip_core/mprj/mprj/net855                                    0.0293
 chip_core/_12127_                                             0.0292
 chip_core/housekeeping/_2346_                                 0.0292
 chip_core/_01845_                                             0.0292
 chip_core/_15065_                                             0.0292
 chip_core/net14817                                            0.0292
 chip_core/_01310_                                             0.0292
 chip_core/_14751_                                             0.0292
 chip_core/_01810_                                             0.0292
 chip_core/net7556                                             0.0292
 chip_core/net1128                                             0.0292
 chip_core/_01505_                                             0.0292
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.WEBUF[2].A   0.0292
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.WEBUF[2].A   0.0292
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.WEBUF[2].A   0.0292
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[16]     0.0292
 chip_core/net8020                                             0.0292
 chip_core/_14719_                                             0.0292
 chip_core/_08768_                                             0.0292
 chip_core/_01772_                                             0.0292
 chip_core/_02263_                                             0.0292
 chip_core/housekeeping/_1465_                                 0.0292
 chip_core/net7838                                             0.0292
 chip_core/_01232_                                             0.0291
 chip_core/net2065                                             0.0291
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][24]     0.0291
 chip_core/_12865_                                             0.0291
 chip_core/housekeeping/net1324                                0.0291
 chip_core/_02684_                                             0.0291
 chip_core/_09688_                                             0.0291
 chip_core/net8399                                             0.0291
 chip_core/_00966_                                             0.0291
 chip_core/mprj/mprj/net732                                    0.0291
 chip_core/_11580_                                             0.0291
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0291
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0291
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0291
 chip_core/_03120_                                             0.0291
 chip_core/_12569_                                             0.0291
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0291
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[4].X           0.0291
 chip_core/soc.core.multiregimpl37_regs1                       0.0291
 chip_core/_07788_                                             0.0291
 chip_core/net7526                                             0.0291
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][1]       0.0291
 chip_core/_14012_                                             0.0291
 chip_core/_03184_                                             0.0291
 chip_core/_11344_                                             0.0291
 chip_core/mprj/mprj/net1133                                   0.0291
 chip_core/_04953_                                             0.0290
 chip_core/_12571_                                             0.0290
 chip_core/_11856_                                             0.0290
 chip_core/housekeeping/_1529_                                 0.0290
 chip_core/net11434                                            0.0290
 chip_core/housekeeping/net3146                                0.0290
 chip_core/_04111_                                             0.0290
 chip_core/_14668_                                             0.0290
 chip_core/net4498                                             0.0290
 chip_core/_03062_                                             0.0290
 chip_core/_07630_                                             0.0290
 chip_core/_14278_                                             0.0290
 chip_core/_13290_                                             0.0290
 chip_core/_08409_                                             0.0290
 chip_core/housekeeping/net681                                 0.0290
 chip_core/_15280_                                             0.0290
 chip_core/_14310_                                             0.0290
 chip_core/_04079_                                             0.0290
 chip_core/housekeeping/net1224                                0.0290
 chip_core/_03269_                                             0.0290
 chip_core/net7778                                             0.0290
 chip_core/_14675_                                             0.0290
 chip_core/housekeeping/_1052_                                 0.0290
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0290
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0290
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0290
 chip_core/_08709_                                             0.0290
 chip_core/_12729_                                             0.0290
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0290
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0290
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0290
 chip_core/_10832_                                             0.0290
 chip_core/housekeeping/gpio_configure[34][3]                  0.0289
 chip_core/net1136                                             0.0289
 chip_core/_01700_                                             0.0289
 chip_core/_00486_                                             0.0289
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[4].X   0.0289
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[4].X   0.0289
 chip_core/net8385                                             0.0289
 chip_core/housekeeping/net647                                 0.0289
 chip_core/net9524                                             0.0289
 chip_core/_00122_                                             0.0289
 chip_core/net4716                                             0.0289
 chip_core/_08992_                                             0.0289
 chip_core/_13702_                                             0.0289
 chip_core/_03146_                                             0.0289
 chip_core/_15074_                                             0.0289
 chip_core/_00835_                                             0.0289
 chip_core/_11035_                                             0.0289
 chip_core/net4426                                             0.0289
 chip_core/_13338_                                             0.0288
 chip_core/_13364_                                             0.0288
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[6]   0.0288
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0288
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0288
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0288
 chip_core/_15225_                                             0.0288
 chip_core/mprj/mprj/net558                                    0.0288
 chip_core/_09025_                                             0.0288
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[7]          0.0288
 chip_core/_03991_                                             0.0288
 chip_core/soc.core.VexRiscv.DebugPlugin_disableEbreak         0.0288
 chip_core/housekeeping/net997                                 0.0288
 chip_core/_02026_                                             0.0288
 chip_core/_13375_                                             0.0288
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[7]   0.0288
 chip_core/_00128_                                             0.0288
 chip_core/_02443_                                             0.0288
 chip_core/_15332_                                             0.0288
 chip_core/net8678                                             0.0288
 chip_core/_10437_                                             0.0288
 chip_core/_01852_                                             0.0288
 chip_core/_06889_                                             0.0288
 chip_core/_10814_                                             0.0288
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[28]     0.0288
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0287
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0287
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0287
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[9]   0.0287
 chip_core/net9268                                             0.0287
 chip_core/_03616_                                             0.0287
 chip_core/_15412_                                             0.0287
 chip_core/net4723                                             0.0287
 chip_core/_06739_                                             0.0287
 chip_core/soc.core.la_out_storage[61]                         0.0287
 chip_core/_01241_                                             0.0287
 chip_core/net8472                                             0.0287
 chip_core/_09321_                                             0.0287
 chip_core/_02927_                                             0.0287
 chip_core/soc.core.dbg_uart_data[26]                          0.0287
 chip_core/net4892                                             0.0287
 chip_core/_01537_                                             0.0287
 chip_core/_00894_                                             0.0287
 chip_core/_14139_                                             0.0287
 chip_core/_13437_                                             0.0287
 chip_core/net9139                                             0.0287
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[20]   0.0286
 chip_core/_10321_                                             0.0286
 chip_core/_11181_                                             0.0286
 chip_core/net2009                                             0.0286
 chip_core/_02215_                                             0.0286
 chip_core/_04085_                                             0.0286
 chip_core/_14824_                                             0.0286
 chip_core/_01869_                                             0.0286
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[15]   0.0286
 chip_core/_14651_                                             0.0286
 chip_core/net9140                                             0.0286
 chip_core/_01058_                                             0.0286
 chip_core/_11037_                                             0.0286
 chip_core/net5348                                             0.0286
 chip_core/housekeeping/net679                                 0.0286
 chip_core/_13401_                                             0.0286
 chip_core/_04927_                                             0.0285
 chip_core/net7119                                             0.0285
 chip_core/_12960_                                             0.0285
 chip_core/housekeeping/_2769_                                 0.0285
 chip_core/_10742_                                             0.0285
 chip_core/net6615                                             0.0285
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[23]        0.0285
 chip_core/_10513_                                             0.0285
 chip_core/net4040                                             0.0285
 chip_core/_02137_                                             0.0285
 chip_core/_15011_                                             0.0285
 chip_core/_05048_                                             0.0285
 chip_core/_02494_                                             0.0285
 chip_core/_08387_                                             0.0285
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].Z   0.0285
 chip_core/net1299                                             0.0285
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[9].X           0.0285
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[9].X   0.0285
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[9].X   0.0285
 chip_core/_02442_                                             0.0285
 chip_core/net8935                                             0.0285
 chip_core/_05131_                                             0.0284
 chip_core/_12644_                                             0.0284
 chip_core/_02268_                                             0.0284
 chip_core/_01221_                                             0.0284
 chip_core/_03451_                                             0.0284
 chip_core/housekeeping/_2039_                                 0.0284
 chip_core/_08044_                                             0.0284
 chip_core/net4707                                             0.0284
 chip_core/net8841                                             0.0284
 chip_core/net3208                                             0.0284
 chip_core/_00993_                                             0.0284
 chip_core/net3113                                             0.0284
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[3].X           0.0284
 chip_core/_04381_                                             0.0284
 chip_core/_07007_                                             0.0284
 chip_core/housekeeping/net424                                 0.0284
 chip_core/_13261_                                             0.0284
 chip_core/_01019_                                             0.0284
 chip_core/_12222_                                             0.0284
 chip_core/_08661_                                             0.0283
 chip_core/housekeeping/_0860_                                 0.0283
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[28]   0.0283
 chip_core/_10835_                                             0.0283
 chip_core/soc.core.mgmtsoc_value_status[1]                    0.0283
 chip_core/_11159_                                             0.0283
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[3].X   0.0283
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[3].X   0.0283
 chip_core/_07857_                                             0.0283
 chip_core/_14162_                                             0.0283
 chip_core/_14306_                                             0.0283
 chip_core/housekeeping/gpio_configure[6][2]                   0.0283
 chip_core/_08060_                                             0.0283
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0283
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0283
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0283
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0283
 chip_core/_01612_                                             0.0283
 chip_core/soc.core.multiregimpl127_regs1                      0.0283
 chip_core/_12769_                                             0.0283
 chip_core/_00708_                                             0.0283
 chip_core/net4728                                             0.0283
 chip_core/_03832_                                             0.0283
 chip_core/_03924_                                             0.0283
 chip_core/_01442_                                             0.0283
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[25]         0.0283
 chip_core/_10302_                                             0.0283
 chip_core/_14808_                                             0.0282
 chip_core/soc.core.la_out_storage[109]                        0.0282
 chip_core/housekeeping/_1588_                                 0.0282
 chip_core/housekeeping/net1247                                0.0282
 chip_core/_09880_                                             0.0282
 chip_core/housekeeping/_0135_                                 0.0282
 chip_core/net1144                                             0.0282
 chip_core/_13548_                                             0.0282
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0282
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0282
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0282
 chip_core/_00555_                                             0.0282
 chip_core/net14836                                            0.0282
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[26].X          0.0282
 chip_core/housekeeping/net1095                                0.0282
 chip_core/housekeeping/_0851_                                 0.0282
 chip_core/mprj/mprj/net380                                    0.0282
 chip_core/net3185                                             0.0282
 chip_core/_00542_                                             0.0282
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[7]   0.0282
 chip_core/_03828_                                             0.0282
 chip_core/_09339_                                             0.0281
 chip_core/_02166_                                             0.0281
 chip_core/_03307_                                             0.0281
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[26].X   0.0281
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[26].X   0.0281
 chip_core/_07384_                                             0.0281
 chip_core/_10470_                                             0.0281
 chip_core/_02373_                                             0.0281
 chip_core/_12858_                                             0.0281
 chip_core/_02499_                                             0.0281
 chip_core/mprj/mprj/net806                                    0.0281
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[9]   0.0281
 chip_core/_04323_                                             0.0281
 chip_core/_08715_                                             0.0281
 chip_core/housekeeping/_0745_                                 0.0281
 chip_core/_11235_                                             0.0281
 chip_core/_07986_                                             0.0281
 chip_core/housekeeping/_0653_                                 0.0281
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[11]   0.0281
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[11]   0.0281
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[11]        0.0281
 chip_core/soc.core.VexRiscv._zz_execute_SHIFT_CTRL[1]         0.0281
 chip_core/housekeeping/net156                                 0.0281
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[20]          0.0281
 chip_core/_12505_                                             0.0281
 chip_core/_04250_                                             0.0281
 chip_core/mprj/mprj/net391                                    0.0281
 chip_core/net1290                                             0.0281
 chip_core/net4356                                             0.0281
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[2]   0.0281
 chip_core/_02411_                                             0.0281
 chip_core/net5647                                             0.0281
 chip_core/housekeeping/net136                                 0.0281
 chip_core/_07676_                                             0.0281
 chip_core/_13384_                                             0.0281
 chip_core/_05058_                                             0.0280
 chip_core/_07998_                                             0.0280
 chip_core/_10211_                                             0.0280
 chip_core/_14257_                                             0.0280
 chip_core/_13736_                                             0.0280
 chip_core/net8389                                             0.0280
 chip_core/_08866_                                             0.0280
 chip_core/_14967_                                             0.0280
 chip_core/_00590_                                             0.0280
 chip_core/_04448_                                             0.0280
 chip_core/soc.core.la_oe_storage[3]                           0.0280
 chip_core/_12914_                                             0.0280
 chip_core/_00793_                                             0.0280
 chip_core/_00672_                                             0.0280
 chip_core/housekeeping/_1093_                                 0.0280
 chip_core/housekeeping/_2722_                                 0.0280
 chip_core/_04279_                                             0.0280
 chip_core/net2323                                             0.0280
 chip_core/_02504_                                             0.0280
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[3]       0.0280
 chip_core/_00639_                                             0.0280
 chip_core/_14394_                                             0.0280
 chip_core/_02405_                                             0.0280
 chip_core/housekeeping/_0492_                                 0.0280
 chip_core/_08120_                                             0.0280
 chip_core/_01968_                                             0.0280
 chip_core/_14995_                                             0.0279
 chip_core/_09820_                                             0.0279
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[22]   0.0279
 chip_core/_09651_                                             0.0279
 chip_core/_11432_                                             0.0279
 chip_core/_01024_                                             0.0279
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0279
 chip_core/soc.core.multiregimpl3_regs1                        0.0279
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[11]      0.0279
 chip_core/_14794_                                             0.0279
 chip_core/net4453                                             0.0279
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[16]              0.0279
 chip_core/net5794                                             0.0279
 chip_core/_03895_                                             0.0279
 chip_core/_13048_                                             0.0279
 chip_core/_06884_                                             0.0279
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[8]        0.0279
 chip_core/_10003_                                             0.0279
 chip_core/net6448                                             0.0278
 chip_core/net10315                                            0.0278
 chip_core/_11367_                                             0.0278
 chip_core/_00466_                                             0.0278
 chip_core/net4399                                             0.0278
 chip_core/housekeeping/mgmt_gpio_data_buf[10]                 0.0278
 chip_core/_04952_                                             0.0278
 chip_core/_11161_                                             0.0278
 chip_core/net12133                                            0.0278
 chip_core/_04267_                                             0.0278
 chip_core/net8636                                             0.0278
 chip_core/mprj/mprj/net1102                                   0.0278
 chip_core/_12679_                                             0.0278
 chip_core/net4288                                             0.0278
 chip_core/_01423_                                             0.0278
 chip_core/_04317_                                             0.0278
 chip_core/_00751_                                             0.0278
 chip_core/_01272_                                             0.0277
 chip_core/_02012_                                             0.0277
 chip_core/_14681_                                             0.0277
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[0]   0.0277
 chip_core/_00798_                                             0.0277
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0277
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0277
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0277
 chip_core/net9165                                             0.0277
 chip_core/_07267_                                             0.0277
 chip_core/_01882_                                             0.0277
 chip_core/soc.core.VexRiscv._zz_writeBack_ENV_CTRL[0]         0.0277
 chip_core/net8331                                             0.0277
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0277
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0277
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0277
 chip_core/_11283_                                             0.0277
 chip_core/_13388_                                             0.0277
 chip_core/_15339_                                             0.0277
 chip_core/housekeeping/_1556_                                 0.0277
 chip_core/_03970_                                             0.0277
 chip_core/_01643_                                             0.0277
 chip_core/net5271                                             0.0277
 chip_core/_13056_                                             0.0277
 chip_core/_07478_                                             0.0277
 chip_core/_13260_                                             0.0277
 chip_core/net4692                                             0.0277
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]   0.0277
 chip_core/_13360_                                             0.0277
 chip_core/_14747_                                             0.0277
 chip_core/net3953                                             0.0277
 chip_core/_03064_                                             0.0276
 chip_core/housekeeping/_1436_                                 0.0276
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][28]      0.0276
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[27].X          0.0276
 chip_core/housekeeping/net1108                                0.0276
 chip_core/_09587_                                             0.0276
 chip_core/_01906_                                             0.0276
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[11]   0.0276
 chip_core/mprj/mprj/_067_                                     0.0276
 chip_core/_02014_                                             0.0276
 chip_core/net1475                                             0.0276
 chip_core/net8405                                             0.0276
 chip_core/housekeeping/net1257                                0.0276
 chip_core/housekeeping/mgmt_gpio_data[4]                      0.0276
 chip_core/net7607                                             0.0276
 chip_core/_09754_                                             0.0276
 chip_core/_10960_                                             0.0276
 chip_core/_08059_                                             0.0276
 chip_core/_01237_                                             0.0276
 chip_core/_00538_                                             0.0276
 chip_core/_14744_                                             0.0276
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[11].Z   0.0276
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[11].Z   0.0276
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[11].Z   0.0276
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[8].X           0.0276
 chip_core/net4215                                             0.0276
 chip_core/_02497_                                             0.0276
 chip_core/housekeeping/net778                                 0.0276
 chip_core/housekeeping/gpio_configure[27][3]                  0.0276
 chip_core/_02276_                                             0.0276
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.WEBUF[0].A   0.0275
 chip_core/mprj/mprj/net392                                    0.0275
 chip_core/_01203_                                             0.0275
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.WEBUF[0].A   0.0275
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.WEBUF[0].A   0.0275
 chip_core/_00594_                                             0.0275
 chip_core/housekeeping/gpio_configure[1][2]                   0.0275
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[29]   0.0275
 chip_core/_10485_                                             0.0275
 chip_core/net8550                                             0.0275
 chip_core/soc.core.dbg_uart_address[5]                        0.0275
 chip_core/_07695_                                             0.0275
 chip_core/_00674_                                             0.0275
 chip_core/mgmt_buffers.la_oenb_core[33]                       0.0275
 chip_core/housekeeping/net2556                                0.0275
 chip_core/_01782_                                             0.0275
 chip_core/net2017                                             0.0275
 chip_core/_01257_                                             0.0275
 chip_core/_04163_                                             0.0275
 chip_core/_02181_                                             0.0274
 chip_core/net8575                                             0.0274
 chip_core/_05046_                                             0.0274
 chip_core/_15263_                                             0.0274
 chip_core/_14135_                                             0.0274
 chip_core/_12446_                                             0.0274
 chip_core/_03834_                                             0.0274
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[8].X   0.0274
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[8].X   0.0274
 chip_core/housekeeping/_3081_                                 0.0274
 chip_core/_09083_                                             0.0274
 chip_core/_07184_                                             0.0274
 chip_core/_14952_                                             0.0274
 chip_core/_07189_                                             0.0274
 chip_core/soc.core.multiregimpl36_regs0                       0.0274
 chip_core/_12721_                                             0.0274
 chip_core/housekeeping/_0169_                                 0.0274
 chip_core/_01074_                                             0.0274
 chip_core/_00819_                                             0.0274
 chip_core/_13698_                                             0.0274
 chip_core/_15396_                                             0.0274
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[11]   0.0274
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[11]   0.0274
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[11]              0.0274
 chip_core/_06846_                                             0.0274
 chip_core/_10751_                                             0.0273
 chip_core/_06994_                                             0.0273
 chip_core/_02193_                                             0.0273
 chip_core/housekeeping/net663                                 0.0273
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0273
 chip_core/_06906_                                             0.0273
 chip_core/_05034_                                             0.0273
 chip_core/net3214                                             0.0273
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[21]   0.0273
 chip_core/soc.core.interface6_bank_bus_dat_r[10]              0.0273
 chip_core/_08647_                                             0.0273
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.A0BUF[1].X   0.0273
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.A0BUF[1].X   0.0273
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.A0BUF[1].X   0.0273
 chip_core/housekeeping/net973                                 0.0273
 chip_core/_13902_                                             0.0273
 chip_core/housekeeping/_2932_                                 0.0273
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[26].X          0.0273
 chip_core/housekeeping/net1333                                0.0272
 chip_core/mprj/mprj/_131_                                     0.0272
 chip_core/_02490_                                             0.0272
 chip_core/net3093                                             0.0272
 chip_core/_09656_                                             0.0272
 chip_core/housekeeping/_0506_                                 0.0272
 chip_core/_10793_                                             0.0272
 chip_core/_00333_                                             0.0272
 chip_core/soc.core.dbg_uart_data[17]                          0.0272
 chip_core/_14553_                                             0.0272
 chip_core/_09845_                                             0.0272
 chip_core/net4636                                             0.0272
 chip_core/_13826_                                             0.0272
 chip_core/_15016_                                             0.0272
 chip_core/housekeeping/_0802_                                 0.0272
 chip_core/_14638_                                             0.0272
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.A0BUF[2].X   0.0272
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.A0BUF[2].X   0.0272
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.A0BUF[2].X   0.0272
 chip_core/_00513_                                             0.0272
 chip_core/_13433_                                             0.0272
 chip_core/_07418_                                             0.0272
 chip_core/_08290_                                             0.0272
 chip_core/_02307_                                             0.0272
 chip_core/housekeeping/net1382                                0.0272
 chip_core/net3591                                             0.0272
 chip_core/_13396_                                             0.0272
 chip_core/_01283_                                             0.0272
 chip_core/_08666_                                             0.0272
 chip_core/_00364_                                             0.0272
 chip_core/_01501_                                             0.0272
 chip_core/_00589_                                             0.0271
 chip_core/net8210                                             0.0271
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[19]   0.0271
 chip_core/_10288_                                             0.0271
 chip_core/mprj/mprj/net1121                                   0.0271
 chip_core/housekeeping/_1204_                                 0.0271
 chip_core/_03188_                                             0.0271
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[23]                0.0271
 chip_core/net3387                                             0.0271
 chip_core/housekeeping/_1521_                                 0.0271
 chip_core/_09140_                                             0.0271
 chip_core/_09645_                                             0.0271
 chip_core/mprj/mprj/_056_                                     0.0271
 chip_core/_02564_                                             0.0271
 chip_core/_03979_                                             0.0271
 chip_core/_03512_                                             0.0271
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0271
 chip_core/_10817_                                             0.0271
 chip_core/_14686_                                             0.0271
 chip_core/_02119_                                             0.0271
 chip_core/_00107_                                             0.0271
 chip_core/_13872_                                             0.0271
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.A0BUF[1].X   0.0271
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.A0BUF[1].X   0.0271
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.A0BUF[1].X   0.0271
 chip_core/_09274_                                             0.0271
 chip_core/soc.core.multiregimpl2_regs1                        0.0271
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0271
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0271
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.BYTE[1].FLOATBUF0[8].Z   0.0271
 chip_core/_02565_                                             0.0271
 chip_core/_12347_                                             0.0271
 chip_core/_14971_                                             0.0271
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[1]   0.0271
 chip_core/housekeeping/_0748_                                 0.0270
 chip_core/net7021                                             0.0270
 chip_core/_01589_                                             0.0270
 chip_core/_01314_                                             0.0270
 chip_core/_12353_                                             0.0270
 chip_core/net4430                                             0.0270
 chip_core/_08094_                                             0.0270
 chip_core/net4807                                             0.0270
 chip_core/_04484_                                             0.0270
 chip_core/_15541_                                             0.0270
 chip_core/_02707_                                             0.0270
 chip_core/_07780_                                             0.0270
 chip_core/_02010_                                             0.0270
 chip_core/_08243_                                             0.0270
 chip_core/housekeeping/_1000_                                 0.0270
 chip_core/_11402_                                             0.0270
 chip_core/soc.core.hk_dat_i[28]                               0.0270
 chip_core/_03466_                                             0.0270
 chip_core/_00721_                                             0.0270
 chip_core/housekeeping/_0818_                                 0.0270
 chip_core/_12380_                                             0.0270
 chip_core/_10764_                                             0.0269
 chip_core/_11185_                                             0.0269
 chip_core/_05057_                                             0.0269
 chip_core/housekeeping/_0652_                                 0.0269
 chip_core/_03559_                                             0.0269
 chip_core/_09085_                                             0.0269
 chip_core/_03836_                                             0.0269
 chip_core/_05018_                                             0.0269
 chip_core/net8956                                             0.0269
 chip_core/_00908_                                             0.0269
 chip_core/_12020_                                             0.0269
 chip_core/_03189_                                             0.0269
 chip_core/_14956_                                             0.0269
 chip_core/_07936_                                             0.0269
 chip_core/_09805_                                             0.0269
 chip_core/_08394_                                             0.0268
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]   0.0268
 chip_core/soc.core.VexRiscv._zz_execute_SRC2_CTRL[0]          0.0268
 chip_core/_11734_                                             0.0268
 chip_core/_14712_                                             0.0268
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.A0BUF[2].X   0.0268
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.A0BUF[2].X   0.0268
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.A0BUF[2].X   0.0268
 chip_core/_13535_                                             0.0268
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[0]   0.0268
 chip_core/soc.core.hk_dat_i[31]                               0.0268
 chip_core/_03629_                                             0.0268
 chip_core/housekeeping/_1420_                                 0.0268
 chip_core/net4298                                             0.0268
 chip_core/soc.core.litespi_rx_demux_endpoint1_source_ready    0.0268
 chip_core/_01224_                                             0.0268
 chip_core/_07593_                                             0.0268
 chip_core/_09728_                                             0.0268
 chip_core/_00074_                                             0.0268
 chip_core/_06752_                                             0.0268
 chip_core/net9386                                             0.0268
 chip_core/housekeeping/net749                                 0.0268
 chip_core/_13352_                                             0.0268
 chip_core/_14206_                                             0.0268
 chip_core/_02782_                                             0.0268
 chip_core/_10087_                                             0.0268
 chip_core/_14942_                                             0.0268
 chip_core/_02283_                                             0.0268
 chip_core/_04444_                                             0.0268
 chip_core/net3969                                             0.0267
 chip_core/_03939_                                             0.0267
 chip_core/_12545_                                             0.0267
 chip_core/_02781_                                             0.0267
 chip_core/_01939_                                             0.0267
 chip_core/net6274                                             0.0267
 chip_core/_02787_                                             0.0267
 chip_core/net4654                                             0.0267
 chip_core/_04179_                                             0.0267
 chip_core/_08396_                                             0.0267
 chip_core/_03718_                                             0.0267
 chip_core/_02853_                                             0.0267
 chip_core/mgmt_buffers.la_data_in_mprj_bar[13]                0.0267
 chip_core/net3119                                             0.0267
 chip_core/_12019_                                             0.0267
 chip_core/gpio_control_in_1[0].shift_register[0]              0.0267
 chip_core/housekeeping/_0400_                                 0.0267
 chip_core/_02662_                                             0.0267
 chip_core/_12817_                                             0.0267
 chip_core/_11187_                                             0.0267
 chip_core/_02120_                                             0.0267
 chip_core/_04452_                                             0.0267
 chip_core/net7918                                             0.0266
 chip_core/_10261_                                             0.0266
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0266
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0266
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0266
 chip_core/housekeeping/net2315                                0.0266
 chip_core/housekeeping/net666                                 0.0266
 chip_core/_12480_                                             0.0266
 chip_core/_08444_                                             0.0266
 chip_core/_03002_                                             0.0266
 chip_core/_13617_                                             0.0266
 chip_core/_06689_                                             0.0266
 chip_core/_12864_                                             0.0266
 chip_core/_09842_                                             0.0266
 chip_core/_10396_                                             0.0266
 chip_core/_14766_                                             0.0266
 chip_core/_10020_                                             0.0266
 chip_core/_14985_                                             0.0266
 chip_core/net8404                                             0.0266
 chip_core/_10176_                                             0.0266
 chip_core/net4506                                             0.0266
 chip_core/net3218                                             0.0266
 chip_core/_04946_                                             0.0266
 chip_core/_08807_                                             0.0266
 chip_core/_10256_                                             0.0266
 chip_core/_09763_                                             0.0266
 chip_core/net8570                                             0.0266
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[6]                 0.0266
 chip_core/_01684_                                             0.0266
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[24]   0.0266
 chip_core/net9713                                             0.0265
 chip_core/_07563_                                             0.0265
 chip_core/_04136_                                             0.0265
 chip_core/_07246_                                             0.0265
 chip_core/_01209_                                             0.0265
 chip_core/mprj/mprj/net775                                    0.0265
 chip_core/_10226_                                             0.0265
 chip_core/mprj/mprj/net32                                     0.0265
 chip_core/_11875_                                             0.0265
 chip_core/housekeeping/_0148_                                 0.0265
 chip_core/_02620_                                             0.0265
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[3]      0.0265
 chip_core/_09930_                                             0.0265
 chip_core/_10769_                                             0.0265
 chip_core/_07578_                                             0.0265
 chip_core/_12885_                                             0.0265
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0265
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0265
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0265
 chip_core/mprj/mprj/net695                                    0.0265
 chip_core/soc.core.la_out_storage[51]                         0.0265
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0265
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0265
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[4].Z   0.0265
 chip_core/_12908_                                             0.0265
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[0]               0.0265
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[27].X   0.0265
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[27].X   0.0265
 chip_core/_04485_                                             0.0265
 chip_core/_01039_                                             0.0265
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[10]        0.0265
 chip_core/housekeeping/net2652                                0.0265
 chip_core/_15487_                                             0.0265
 chip_core/mprj/mprj/_140_                                     0.0265
 chip_core/_13284_                                             0.0264
 chip_core/_09453_                                             0.0264
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0264
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0264
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0264
 chip_core/_02470_                                             0.0264
 chip_core/_15240_                                             0.0264
 chip_core/_08844_                                             0.0264
 chip_core/_04153_                                             0.0264
 chip_core/mprj/mprj/net1051                                   0.0264
 chip_core/_01454_                                             0.0264
 chip_core/_09350_                                             0.0264
 chip_core/_02103_                                             0.0264
 chip_core/_14582_                                             0.0264
 chip_core/_02159_                                             0.0264
 chip_core/_02574_                                             0.0264
 chip_core/_02204_                                             0.0264
 chip_core/net8360                                             0.0264
 chip_core/_01923_                                             0.0264
 chip_core/mprj/mprj/net786                                    0.0264
 chip_core/_14557_                                             0.0264
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[3]   0.0264
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[3]               0.0264
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[3]   0.0264
 chip_core/_04187_                                             0.0264
 chip_core/_10452_                                             0.0263
 chip_core/_14908_                                             0.0263
 chip_core/_07880_                                             0.0263
 chip_core/_00523_                                             0.0263
 chip_core/net9046                                             0.0263
 chip_core/_02768_                                             0.0263
 chip_core/_00284_                                             0.0263
 chip_core/mgmt_buffers.mprj_adr_o_core[23]                    0.0263
 chip_core/_10911_                                             0.0263
 chip_core/_03264_                                             0.0263
 chip_core/housekeeping/net710                                 0.0263
 chip_core/_07414_                                             0.0263
 chip_core/_07498_                                             0.0263
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[21]         0.0263
 chip_core/_08062_                                             0.0263
 chip_core/_01043_                                             0.0263
 chip_core/_14344_                                             0.0263
 chip_core/_14617_                                             0.0263
 chip_core/_07981_                                             0.0263
 chip_core/_15265_                                             0.0263
 chip_core/_09848_                                             0.0263
 chip_core/_14588_                                             0.0263
 chip_core/_02054_                                             0.0263
 chip_core/_00471_                                             0.0262
 chip_core/_01414_                                             0.0262
 chip_core/_07581_                                             0.0262
 chip_core/net4541                                             0.0262
 chip_core/mgmt_buffers.la_data_in_mprj_bar[3]                 0.0262
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[9]         0.0262
 chip_core/net8794                                             0.0262
 chip_core/net4004                                             0.0262
 chip_core/_02239_                                             0.0262
 chip_core/_12474_                                             0.0262
 chip_core/_07969_                                             0.0262
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[5]               0.0262
 chip_core/mprj/mprj/net1145                                   0.0262
 chip_core/housekeeping/_0728_                                 0.0262
 chip_core/housekeeping/_0345_                                 0.0262
 chip_core/_00304_                                             0.0262
 chip_core/_00053_                                             0.0262
 chip_core/_09815_                                             0.0262
 chip_core/housekeeping/net658                                 0.0262
 chip_core/_10159_                                             0.0262
 chip_core/net4704                                             0.0262
 chip_core/housekeeping/net84                                  0.0262
 chip_core/_10013_                                             0.0261
 chip_core/_03168_                                             0.0261
 chip_core/_09947_                                             0.0261
 chip_core/housekeeping/net1222                                0.0261
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[8]         0.0261
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[8]   0.0261
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[8]   0.0261
 chip_core/housekeeping/_0007_                                 0.0261
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[16]               0.0261
 chip_core/_07149_                                             0.0261
 chip_core/net8903                                             0.0261
 chip_core/_10668_                                             0.0261
 chip_core/_03577_                                             0.0261
 chip_core/_15138_                                             0.0261
 chip_core/housekeeping/_0446_                                 0.0261
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[29]   0.0261
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[2]   0.0261
 chip_core/_03891_                                             0.0261
 chip_core/_02741_                                             0.0261
 chip_core/housekeeping/net684                                 0.0261
 chip_core/_08211_                                             0.0261
 chip_core/net7716                                             0.0261
 chip_core/_02448_                                             0.0261
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[18]      0.0261
 chip_core/net8862                                             0.0261
 chip_core/_08377_                                             0.0261
 chip_core/_08677_                                             0.0261
 chip_core/_02331_                                             0.0261
 chip_core/_14960_                                             0.0261
 chip_core/net11107                                            0.0261
 chip_core/net6113                                             0.0261
 chip_core/net6126                                             0.0261
 chip_core/net14957                                            0.0261
 chip_core/_14207_                                             0.0260
 chip_core/_13611_                                             0.0260
 chip_core/_12047_                                             0.0260
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]   0.0260
 chip_core/mprj/mprj/net14                                     0.0260
 chip_core/_00773_                                             0.0260
 chip_core/_02118_                                             0.0260
 chip_core/net9245                                             0.0260
 chip_core/net8538                                             0.0260
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[23]   0.0260
 chip_core/net1369                                             0.0260
 chip_core/_01273_                                             0.0260
 chip_core/housekeeping/net1261                                0.0260
 chip_core/_12504_                                             0.0260
 chip_core/_14455_                                             0.0260
 chip_core/_14129_                                             0.0260
 chip_core/_00767_                                             0.0260
 chip_core/_00061_                                             0.0260
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][0]      0.0260
 chip_core/housekeeping/net1389                                0.0260
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[12]   0.0260
 chip_core/_09088_                                             0.0260
 chip_core/_02480_                                             0.0260
 chip_core/net3675                                             0.0259
 chip_core/mprj/mprj/net28                                     0.0259
 chip_core/_11174_                                             0.0259
 chip_core/_14692_                                             0.0259
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[20]       0.0259
 chip_core/_07033_                                             0.0259
 chip_core/_07673_                                             0.0259
 chip_core/_08091_                                             0.0259
 chip_core/_04474_                                             0.0259
 chip_core/net7865                                             0.0259
 chip_core/_09393_                                             0.0259
 chip_core/_09855_                                             0.0259
 chip_core/net7964                                             0.0259
 chip_core/_12717_                                             0.0259
 chip_core/_03463_                                             0.0259
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[1]   0.0259
 chip_core/_03730_                                             0.0259
 chip_core/_02628_                                             0.0259
 chip_core/_07069_                                             0.0259
 chip_core/_08579_                                             0.0259
 chip_core/_01998_                                             0.0259
 chip_core/_03029_                                             0.0259
 chip_core/net4115                                             0.0259
 chip_core/_07388_                                             0.0259
 chip_core/_14373_                                             0.0259
 chip_core/_11897_                                             0.0259
 chip_core/soc.core.uartwishbonebridge_rs232phytx_next_state   0.0259
 chip_core/_02599_                                             0.0259
 chip_core/_12844_                                             0.0259
 chip_core/_12558_                                             0.0258
 chip_core/housekeeping/net1336                                0.0258
 chip_core/_12013_                                             0.0258
 chip_core/housekeeping/net428                                 0.0258
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid   0.0258
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[24]   0.0258
 chip_core/_02243_                                             0.0258
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0258
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[0]   0.0258
 chip_core/_14936_                                             0.0258
 chip_core/net8629                                             0.0258
 chip_core/_10277_                                             0.0258
 chip_core/_13605_                                             0.0258
 chip_core/soc.core.multiregimpl111_regs1                      0.0258
 chip_core/net5253                                             0.0258
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0258
 chip_core/_11364_                                             0.0258
 chip_core/_01809_                                             0.0258
 chip_core/_11973_                                             0.0258
 chip_core/_14957_                                             0.0258
 chip_core/mprj/mprj/net1080                                   0.0258
 chip_core/housekeeping/net572                                 0.0258
 chip_core/_06980_                                             0.0258
 chip_core/_00801_                                             0.0258
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[23]   0.0257
 chip_core/_09569_                                             0.0257
 chip_core/_07216_                                             0.0257
 chip_core/_07975_                                             0.0257
 chip_core/_00970_                                             0.0257
 chip_core/soc.core.hk_dat_i[18]                               0.0257
 chip_core/_07405_                                             0.0257
 chip_core/_10413_                                             0.0257
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[5]         0.0257
 chip_core/_14630_                                             0.0257
 chip_core/mprj/mprj/net888                                    0.0257
 chip_core/_13361_                                             0.0257
 chip_core/_11720_                                             0.0257
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[6]   0.0257
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[11]   0.0257
 chip_core/_10447_                                             0.0257
 chip_core/housekeeping/_1390_                                 0.0257
 chip_core/_07157_                                             0.0257
 chip_core/net8266                                             0.0257
 chip_core/_04804_                                             0.0257
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[16]   0.0257
 chip_core/_00118_                                             0.0257
 chip_core/_00463_                                             0.0257
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[23]   0.0257
 chip_core/mprj/mprj/net355                                    0.0257
 chip_core/_10254_                                             0.0257
 chip_core/_10685_                                             0.0257
 chip_core/soc.core.multiregimpl122_regs1                      0.0257
 chip_core/_00004_                                             0.0257
 chip_core/_14589_                                             0.0257
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.WEBUF[0].A   0.0257
 chip_core/net3628                                             0.0257
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.WEBUF[0].A   0.0257
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.WEBUF[0].A   0.0257
 chip_core/_09756_                                             0.0256
 chip_core/net8838                                             0.0256
 chip_core/mprj/mprj/net741                                    0.0256
 chip_core/_03414_                                             0.0256
 chip_core/net4605                                             0.0256
 chip_core/housekeeping/_0803_                                 0.0256
 chip_core/_15121_                                             0.0256
 chip_core/_02519_                                             0.0256
 chip_core/_13310_                                             0.0256
 chip_core/net3688                                             0.0256
 chip_core/_01701_                                             0.0256
 chip_core/mprj/mprj/net1171                                   0.0256
 chip_core/_14927_                                             0.0256
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.A0BUF[0].X   0.0256
 chip_core/_08345_                                             0.0256
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.A0BUF[0].X   0.0256
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.A0BUF[0].X   0.0256
 chip_core/housekeeping/net1335                                0.0256
 chip_core/_00055_                                             0.0256
 chip_core/_02221_                                             0.0256
 chip_core/_12529_                                             0.0256
 chip_core/_07422_                                             0.0256
 chip_core/net8213                                             0.0256
 chip_core/_11433_                                             0.0256
 chip_core/_13614_                                             0.0256
 chip_core/_04130_                                             0.0256
 chip_core/_02961_                                             0.0256
 chip_core/_00746_                                             0.0256
 chip_core/net12104                                            0.0255
 chip_core/net8345                                             0.0255
 chip_core/_05029_                                             0.0255
 chip_core/_11420_                                             0.0255
 chip_core/housekeeping/_2993_                                 0.0255
 chip_core/_10557_                                             0.0255
 chip_core/housekeeping/_2452_                                 0.0255
 chip_core/_01775_                                             0.0255
 chip_core/mprj/mprj/net1107                                   0.0255
 chip_core/_14704_                                             0.0255
 chip_core/net10326                                            0.0255
 chip_core/housekeeping/_2131_                                 0.0255
 chip_core/net8561                                             0.0255
 chip_core/_11292_                                             0.0255
 chip_core/_03100_                                             0.0255
 chip_core/_00763_                                             0.0255
 chip_core/_02011_                                             0.0255
 chip_core/_15362_                                             0.0255
 chip_core/_03483_                                             0.0254
 chip_core/_00785_                                             0.0254
 chip_core/net5933                                             0.0254
 chip_core/soc.core.la_ien_storage[2]                          0.0254
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[17]   0.0254
 chip_core/_11216_                                             0.0254
 chip_core/_01938_                                             0.0254
 chip_core/_01764_                                             0.0254
 chip_core/housekeeping/net1210                                0.0254
 chip_core/_07557_                                             0.0254
 chip_core/_07503_                                             0.0254
 chip_core/net12657                                            0.0254
 chip_core/_09080_                                             0.0254
 chip_core/_13870_                                             0.0254
 chip_core/_03335_                                             0.0254
 chip_core/_06970_                                             0.0254
 chip_core/housekeeping/_2906_                                 0.0254
 chip_core/net11424                                            0.0254
 chip_core/_00997_                                             0.0254
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN   0.0254
 chip_core/net7635                                             0.0254
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN   0.0254
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN   0.0254
 chip_core/_03008_                                             0.0254
 chip_core/net3521                                             0.0254
 chip_core/_12893_                                             0.0254
 chip_core/_02420_                                             0.0254
 chip_core/_15528_                                             0.0254
 chip_core/net3955                                             0.0254
 chip_core/net3650                                             0.0253
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[14]   0.0253
 chip_core/net11117                                            0.0253
 chip_core/net5828                                             0.0253
 chip_core/mprj/mprj/net820                                    0.0253
 chip_core/_00843_                                             0.0253
 chip_core/_13529_                                             0.0253
 chip_core/housekeeping/_1590_                                 0.0253
 chip_core/_02649_                                             0.0253
 chip_core/_07540_                                             0.0253
 chip_core/_14698_                                             0.0253
 chip_core/net8504                                             0.0253
 chip_core/_00422_                                             0.0253
 chip_core/_10298_                                             0.0253
 chip_core/net8600                                             0.0253
 chip_core/housekeeping/net611                                 0.0253
 chip_core/_03626_                                             0.0253
 chip_core/_14979_                                             0.0253
 chip_core/_02813_                                             0.0253
 chip_core/housekeeping/_1086_                                 0.0253
 chip_core/_14382_                                             0.0253
 chip_core/_14749_                                             0.0253
 chip_core/_14594_                                             0.0252
 chip_core/_15243_                                             0.0252
 chip_core/_00227_                                             0.0252
 chip_core/net10375                                            0.0252
 chip_core/_02438_                                             0.0252
 chip_core/net3400                                             0.0252
 chip_core/_06757_                                             0.0252
 chip_core/_01126_                                             0.0252
 chip_core/net3065                                             0.0252
 chip_core/_14398_                                             0.0252
 chip_core/net8805                                             0.0252
 chip_core/_04039_                                             0.0252
 chip_core/_01461_                                             0.0252
 chip_core/soc.core.mgmtsoc_enable_storage                     0.0252
 chip_core/_11599_                                             0.0252
 chip_core/_14640_                                             0.0252
 chip_core/_02281_                                             0.0252
 chip_core/housekeeping/net1307                                0.0252
 chip_core/soc.core.la_ien_storage[47]                         0.0252
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[23]              0.0252
 chip_core/_14983_                                             0.0252
 chip_core/housekeeping/_1469_                                 0.0251
 chip_core/_14510_                                             0.0251
 chip_core/housekeeping/net863                                 0.0251
 chip_core/_14636_                                             0.0251
 chip_core/_02604_                                             0.0251
 chip_core/_13567_                                             0.0251
 chip_core/_13357_                                             0.0251
 chip_core/_01311_                                             0.0251
 chip_core/_00924_                                             0.0251
 chip_core/_00702_                                             0.0251
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[15]   0.0251
 chip_core/_07641_                                             0.0251
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0251
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0251
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0251
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[26].X   0.0251
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[26].X   0.0251
 chip_core/net3648                                             0.0251
 chip_core/mgmt_buffers.mprj_dat_o_core[16]                    0.0251
 chip_core/_14904_                                             0.0251
 chip_core/_02363_                                             0.0251
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[30]                0.0251
 chip_core/_01100_                                             0.0251
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[25]              0.0251
 chip_core/_15400_                                             0.0251
 chip_core/_08418_                                             0.0251
 chip_core/_02134_                                             0.0250
 chip_core/net4264                                             0.0250
 chip_core/net9088                                             0.0250
 chip_core/_11871_                                             0.0250
 chip_core/net8905                                             0.0250
 chip_core/net3098                                             0.0250
 chip_core/_00549_                                             0.0250
 chip_core/housekeeping/_2087_                                 0.0250
 chip_core/_08164_                                             0.0250
 chip_core/net4261                                             0.0250
 chip_core/_11494_                                             0.0250
 chip_core/_07097_                                             0.0250
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0250
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0250
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0250
 chip_core/_09840_                                             0.0250
 chip_core/_15229_                                             0.0250
 chip_core/housekeeping/_1493_                                 0.0250
 chip_core/_00898_                                             0.0250
 chip_core/housekeeping/net1085                                0.0250
 chip_core/_00563_                                             0.0250
 chip_core/net14668                                            0.0250
 chip_core/net719                                              0.0250
 chip_core/_08150_                                             0.0250
 chip_core/housekeeping/_0914_                                 0.0250
 chip_core/_12153_                                             0.0250
 chip_core/_02008_                                             0.0250
 chip_core/housekeeping/net1007                                0.0249
 chip_core/housekeeping/net1478                                0.0249
 chip_core/housekeeping/net3263                                0.0249
 chip_core/mprj/mprj/net787                                    0.0249
 chip_core/_11196_                                             0.0249
 chip_core/net701                                              0.0249
 chip_core/housekeeping/net1296                                0.0249
 chip_core/mprj/mprj/_104_                                     0.0249
 chip_core/_07037_                                             0.0249
 chip_core/_14363_                                             0.0249
 chip_core/net3825                                             0.0249
 chip_core/_07879_                                             0.0249
 chip_core/_09847_                                             0.0249
 chip_core/_07025_                                             0.0249
 chip_core/_00891_                                             0.0249
 chip_core/mgmt_buffers.mprj_adr_o_core[19]                    0.0249
 chip_core/_00759_                                             0.0249
 chip_core/housekeeping/net1259                                0.0249
 chip_core/_00262_                                             0.0249
 chip_core/_12895_                                             0.0249
 chip_core/net5180                                             0.0249
 chip_core/net4054                                             0.0249
 chip_core/_14770_                                             0.0249
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[1]   0.0249
 chip_core/_02152_                                             0.0249
 chip_core/_13010_                                             0.0249
 chip_core/_13358_                                             0.0249
 chip_core/_03357_                                             0.0249
 chip_core/_03453_                                             0.0248
 chip_core/_00837_                                             0.0248
 chip_core/_01567_                                             0.0248
 chip_core/net3929                                             0.0248
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[22]   0.0248
 chip_core/_00516_                                             0.0248
 chip_core/_00329_                                             0.0248
 chip_core/_00257_                                             0.0248
 chip_core/_15375_                                             0.0248
 chip_core/_02285_                                             0.0248
 chip_core/_14732_                                             0.0248
 chip_core/_02158_                                             0.0248
 chip_core/_02714_                                             0.0248
 chip_core/_02726_                                             0.0248
 chip_core/net12494                                            0.0248
 chip_core/_02631_                                             0.0248
 chip_core/net3120                                             0.0248
 chip_core/_01960_                                             0.0248
 chip_core/housekeeping/net716                                 0.0248
 chip_core/housekeeping/net742                                 0.0248
 chip_core/housekeeping/net1122                                0.0248
 chip_core/_00119_                                             0.0248
 chip_core/_02857_                                             0.0248
 chip_core/_01098_                                             0.0248
 chip_core/net6034                                             0.0248
 chip_core/_15525_                                             0.0248
 chip_core/_07378_                                             0.0247
 chip_core/_02693_                                             0.0247
 chip_core/housekeeping/_1053_                                 0.0247
 chip_core/mprj/mprj/net1109                                   0.0247
 chip_core/_01654_                                             0.0247
 chip_core/net4131                                             0.0247
 chip_core/_06920_                                             0.0247
 chip_core/_07516_                                             0.0247
 chip_core/_01275_                                             0.0247
 chip_core/net8311                                             0.0247
 chip_core/_00282_                                             0.0247
 chip_core/_03449_                                             0.0247
 chip_core/_13031_                                             0.0247
 chip_core/_09615_                                             0.0247
 chip_core/_09831_                                             0.0247
 chip_core/soc.core.la_ien_storage[75]                         0.0247
 chip_core/housekeeping/net945                                 0.0247
 chip_core/soc.core.mgmtsoc_litespimmap_storage[4]             0.0247
 chip_core/_11184_                                             0.0247
 chip_core/_08699_                                             0.0247
 chip_core/_03728_                                             0.0247
 chip_core/_00885_                                             0.0247
 chip_core/mprj/mprj/net1027                                   0.0246
 chip_core/_07100_                                             0.0246
 chip_core/_00054_                                             0.0246
 chip_core/net6236                                             0.0246
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[25]   0.0246
 chip_core/soc.core.multiregimpl17_regs1                       0.0246
 chip_core/soc.core.la_ien_storage[100]                        0.0246
 chip_core/_10255_                                             0.0246
 chip_core/net2844                                             0.0246
 chip_core/net836                                              0.0246
 chip_core/_09477_                                             0.0246
 chip_core/_01306_                                             0.0246
 chip_core/_00705_                                             0.0246
 chip_core/mprj/mprj/net1028                                   0.0246
 chip_core/_02111_                                             0.0246
 chip_core/_01026_                                             0.0246
 chip_core/_01120_                                             0.0246
 chip_core/_03481_                                             0.0246
 chip_core/_10446_                                             0.0246
 chip_core/_13848_                                             0.0246
 chip_core/_01932_                                             0.0246
 chip_core/net1421                                             0.0246
 chip_core/net4070                                             0.0245
 chip_core/net5648                                             0.0245
 chip_core/_03567_                                             0.0245
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]   0.0245
 chip_core/net4341                                             0.0245
 chip_core/_10601_                                             0.0245
 chip_core/net8941                                             0.0245
 chip_core/_00496_                                             0.0245
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[20]   0.0245
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[20]   0.0245
 chip_core/net3077                                             0.0245
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[20]        0.0245
 chip_core/net6364                                             0.0245
 chip_core/_10469_                                             0.0245
 chip_core/_00498_                                             0.0245
 chip_core/net8163                                             0.0245
 chip_core/_05050_                                             0.0245
 chip_core/housekeeping/_0799_                                 0.0245
 chip_core/net6172                                             0.0245
 chip_core/_09640_                                             0.0245
 chip_core/net8211                                             0.0245
 chip_core/_07224_                                             0.0245
 chip_core/housekeeping/_1050_                                 0.0245
 chip_core/housekeeping/net1403                                0.0245
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[20]         0.0245
 chip_core/_02484_                                             0.0245
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[22]   0.0245
 chip_core/_02019_                                             0.0245
 chip_core/_02341_                                             0.0245
 chip_core/_14796_                                             0.0245
 chip_core/net8610                                             0.0244
 chip_core/_01448_                                             0.0244
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN   0.0244
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN   0.0244
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN   0.0244
 chip_core/net9118                                             0.0244
 chip_core/_09965_                                             0.0244
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[15]      0.0244
 chip_core/housekeeping/_0749_                                 0.0244
 chip_core/_15330_                                             0.0244
 chip_core/_14110_                                             0.0244
 chip_core/_02202_                                             0.0244
 chip_core/_03551_                                             0.0244
 chip_core/net4953                                             0.0244
 chip_core/_07292_                                             0.0244
 chip_core/_00788_                                             0.0244
 chip_core/net3303                                             0.0244
 chip_core/_02671_                                             0.0244
 chip_core/_09551_                                             0.0244
 chip_core/_09836_                                             0.0244
 chip_core/_00910_                                             0.0244
 chip_core/_11306_                                             0.0244
 chip_core/net5898                                             0.0243
 chip_core/_01653_                                             0.0243
 chip_core/_04357_                                             0.0243
 chip_core/_04224_                                             0.0243
 chip_core/_11252_                                             0.0243
 chip_core/soc.core.interface10_bank_bus_dat_r[1]              0.0243
 chip_core/_01106_                                             0.0243
 chip_core/net5471                                             0.0243
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][19]      0.0243
 chip_core/_05051_                                             0.0243
 chip_core/housekeeping/net854                                 0.0243
 chip_core/_14619_                                             0.0243
 chip_core/housekeeping/net1075                                0.0243
 chip_core/_01693_                                             0.0243
 chip_core/net7240                                             0.0243
 chip_core/housekeeping/net1305                                0.0243
 chip_core/_08254_                                             0.0243
 chip_core/_09725_                                             0.0243
 chip_core/net1319                                             0.0243
 chip_core/soc.core.dbg_uart_address[6]                        0.0243
 chip_core/_13574_                                             0.0243
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0242
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0242
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0242
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[25]   0.0242
 chip_core/_00967_                                             0.0242
 chip_core/housekeeping/_1271_                                 0.0242
 chip_core/_01256_                                             0.0242
 chip_core/_04390_                                             0.0242
 chip_core/_14364_                                             0.0242
 chip_core/_13518_                                             0.0242
 chip_core/_00964_                                             0.0242
 chip_core/_04012_                                             0.0242
 chip_core/_00123_                                             0.0242
 chip_core/_07840_                                             0.0242
 chip_core/net3428                                             0.0242
 chip_core/soc.core.VexRiscv.memory_arbitration_haltItself     0.0242
 chip_core/_12094_                                             0.0242
 chip_core/_09797_                                             0.0242
 chip_core/_02761_                                             0.0242
 chip_core/_13311_                                             0.0242
 chip_core/_07252_                                             0.0242
 chip_core/net8870                                             0.0242
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0242
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0242
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0242
 chip_core/_00786_                                             0.0242
 chip_core/net3109                                             0.0242
 chip_core/mprj/mprj/net1013                                   0.0242
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[22]    0.0242
 chip_core/_09959_                                             0.0241
 chip_core/mprj/mprj/_022_                                     0.0241
 chip_core/_00357_                                             0.0241
 chip_core/_08121_                                             0.0241
 chip_core/_01240_                                             0.0241
 chip_core/_02886_                                             0.0241
 chip_core/_03916_                                             0.0241
 chip_core/_02510_                                             0.0241
 chip_core/_14817_                                             0.0241
 chip_core/mprj/mprj/net665                                    0.0241
 chip_core/housekeeping/_1477_                                 0.0241
 chip_core/_07792_                                             0.0241
 chip_core/net4148                                             0.0241
 chip_core/housekeeping/net2089                                0.0241
 chip_core/_00461_                                             0.0241
 chip_core/housekeeping/_1388_                                 0.0241
 chip_core/_01396_                                             0.0241
 chip_core/_06965_                                             0.0241
 chip_core/net3342                                             0.0241
 chip_core/_10536_                                             0.0241
 chip_core/_02665_                                             0.0241
 chip_core/_02498_                                             0.0241
 chip_core/_06827_                                             0.0241
 chip_core/_00156_                                             0.0241
 chip_core/_01305_                                             0.0241
 chip_core/net3622                                             0.0241
 chip_core/_04824_                                             0.0241
 chip_core/net8201                                             0.0241
 chip_core/_04825_                                             0.0241
 chip_core/_01084_                                             0.0241
 chip_core/_14020_                                             0.0241
 chip_core/_11312_                                             0.0241
 chip_core/_01452_                                             0.0241
 chip_core/_15002_                                             0.0241
 chip_core/_03479_                                             0.0241
 chip_core/_08886_                                             0.0241
 chip_core/_00129_                                             0.0240
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[19]              0.0240
 chip_core/_02748_                                             0.0240
 chip_core/housekeeping/net1212                                0.0240
 chip_core/_09760_                                             0.0240
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[2]         0.0240
 chip_core/_11005_                                             0.0240
 chip_core/_00932_                                             0.0240
 chip_core/_00744_                                             0.0240
 chip_core/_09311_                                             0.0240
 chip_core/_01015_                                             0.0240
 chip_core/_01821_                                             0.0240
 chip_core/_02033_                                             0.0240
 chip_core/_00580_                                             0.0240
 chip_core/_14740_                                             0.0240
 chip_core/_15485_                                             0.0240
 chip_core/_01172_                                             0.0240
 chip_core/_04547_                                             0.0240
 chip_core/net2007                                             0.0240
 chip_core/net11573                                            0.0240
 chip_core/_01389_                                             0.0240
 chip_core/_07841_                                             0.0240
 chip_core/_00681_                                             0.0240
 chip_core/_02561_                                             0.0240
 chip_core/net5956                                             0.0240
 chip_core/_12230_                                             0.0240
 chip_core/_00409_                                             0.0240
 chip_core/_07031_                                             0.0240
 chip_core/_14584_                                             0.0240
 chip_core/net3311                                             0.0240
 chip_core/_15326_                                             0.0240
 chip_core/net3732                                             0.0240
 chip_core/housekeeping/net815                                 0.0240
 chip_core/_00454_                                             0.0240
 chip_core/net7351                                             0.0240
 chip_core/_00446_                                             0.0240
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0240
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0240
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0240
 chip_core/_08624_                                             0.0239
 chip_core/housekeeping/net1094                                0.0239
 chip_core/_02017_                                             0.0239
 chip_core/_11463_                                             0.0239
 chip_core/net7871                                             0.0239
 chip_core/_12124_                                             0.0239
 chip_core/_02567_                                             0.0239
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[22]              0.0239
 chip_core/_08710_                                             0.0239
 chip_core/housekeeping/_2676_                                 0.0239
 chip_core/net8397                                             0.0239
 chip_core/_03562_                                             0.0239
 chip_core/housekeeping/_0445_                                 0.0239
 chip_core/_05013_                                             0.0239
 chip_core/_02661_                                             0.0239
 chip_core/_13871_                                             0.0239
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[3]          0.0239
 chip_core/_13828_                                             0.0239
 chip_core/soc.core.la_oe_storage[79]                          0.0239
 chip_core/net3096                                             0.0239
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0239
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0239
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0239
 chip_core/net1573                                             0.0239
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.WEBUF[0].A   0.0239
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.WEBUF[0].A   0.0239
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.WEBUF[0].A   0.0239
 chip_core/net9564                                             0.0239
 chip_core/_08530_                                             0.0239
 chip_core/_01075_                                             0.0239
 chip_core/net10383                                            0.0239
 chip_core/_00632_                                             0.0238
 chip_core/mprj/mprj/net877                                    0.0238
 chip_core/_01368_                                             0.0238
 chip_core/_02003_                                             0.0238
 chip_core/_06745_                                             0.0238
 chip_core/housekeeping/_2999_                                 0.0238
 chip_core/_04204_                                             0.0238
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[24].X          0.0238
 chip_core/housekeeping/_1316_                                 0.0238
 chip_core/net5145                                             0.0238
 chip_core/net12312                                            0.0238
 chip_core/_14713_                                             0.0238
 chip_core/net3886                                             0.0238
 chip_core/mprj/mprj/net651                                    0.0238
 chip_core/housekeeping/net1208                                0.0238
 chip_core/_02511_                                             0.0238
 chip_core/housekeeping/net490                                 0.0238
 chip_core/_11047_                                             0.0238
 chip_core/_02045_                                             0.0238
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[24].X   0.0238
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[24].X   0.0238
 chip_core/net3949                                             0.0238
 chip_core/_04783_                                             0.0238
 chip_core/net4525                                             0.0238
 chip_core/net9122                                             0.0238
 chip_core/_09812_                                             0.0238
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[1]   0.0238
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[1]   0.0238
 chip_core/net1821                                             0.0238
 chip_core/_01504_                                             0.0238
 chip_core/_03252_                                             0.0237
 chip_core/net8951                                             0.0237
 chip_core/_02069_                                             0.0237
 chip_core/_14981_                                             0.0237
 chip_core/_04801_                                             0.0237
 chip_core/_07063_                                             0.0237
 chip_core/mprj/mprj/net1091                                   0.0237
 chip_core/mprj/mprj/_122_                                     0.0237
 chip_core/soc.core.interface4_bank_bus_dat_r[4]               0.0237
 chip_core/housekeeping/_0205_                                 0.0237
 chip_core/_01607_                                             0.0237
 chip_core/_03800_                                             0.0237
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[8]   0.0237
 chip_core/net2478                                             0.0237
 chip_core/net8571                                             0.0237
 chip_core/_00269_                                             0.0237
 chip_core/housekeeping/net1028                                0.0237
 chip_core/_02080_                                             0.0237
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[21]   0.0237
 chip_core/_00722_                                             0.0237
 chip_core/_13938_                                             0.0237
 chip_core/_06723_                                             0.0237
 chip_core/housekeeping/_1944_                                 0.0237
 chip_core/_14637_                                             0.0237
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.A0BUF[3].X   0.0237
 chip_core/_13722_                                             0.0237
 chip_core/net7818                                             0.0237
 chip_core/housekeeping/net609                                 0.0237
 chip_core/_09723_                                             0.0237
 chip_core/_15545_                                             0.0237
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.A0BUF[3].X   0.0237
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.A0BUF[3].X   0.0237
 chip_core/_02715_                                             0.0237
 chip_core/_08132_                                             0.0237
 chip_core/_02260_                                             0.0236
 chip_core/_10092_                                             0.0236
 chip_core/_08892_                                             0.0236
 chip_core/_11932_                                             0.0236
 chip_core/soc.core.dbg_uart_data[7]                           0.0236
 chip_core/_01718_                                             0.0236
 chip_core/_14714_                                             0.0236
 chip_core/_14634_                                             0.0236
 chip_core/_04106_                                             0.0236
 chip_core/_09282_                                             0.0236
 chip_core/_13151_                                             0.0236
 chip_core/_01017_                                             0.0236
 chip_core/_09884_                                             0.0236
 chip_core/_00634_                                             0.0236
 chip_core/housekeeping/net740                                 0.0236
 chip_core/_11372_                                             0.0236
 chip_core/_00941_                                             0.0236
 chip_core/_08293_                                             0.0236
 chip_core/_01040_                                             0.0236
 chip_core/_07643_                                             0.0236
 chip_core/housekeeping/_1895_                                 0.0236
 chip_core/housekeeping/_2462_                                 0.0236
 chip_core/net3869                                             0.0236
 chip_core/_03740_                                             0.0236
 chip_core/soc.core.multiregimpl135_regs0                      0.0236
 chip_core/net3339                                             0.0236
 chip_core/net14879                                            0.0236
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.A0BUF[3].X   0.0236
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[4].X   0.0236
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[4].X   0.0236
 chip_core/_15292_                                             0.0236
 chip_core/_02311_                                             0.0235
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.A0BUF[3].X   0.0235
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.A0BUF[3].X   0.0235
 chip_core/_14865_                                             0.0235
 chip_core/housekeeping/net1406                                0.0235
 chip_core/_14176_                                             0.0235
 chip_core/_08689_                                             0.0235
 chip_core/_03001_                                             0.0235
 chip_core/net3245                                             0.0235
 chip_core/_03031_                                             0.0235
 chip_core/_14607_                                             0.0235
 chip_core/_15423_                                             0.0235
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[26]   0.0235
 chip_core/_09553_                                             0.0235
 chip_core/housekeeping/net520                                 0.0235
 chip_core/_01851_                                             0.0235
 chip_core/_14029_                                             0.0235
 chip_core/_08808_                                             0.0235
 chip_core/housekeeping/_2565_                                 0.0234
 chip_core/net4521                                             0.0234
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0234
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0234
 chip_core/_12795_                                             0.0234
 chip_core/_10272_                                             0.0234
 chip_core/net6000                                             0.0234
 chip_core/housekeeping/net2844                                0.0234
 chip_core/_14789_                                             0.0234
 chip_core/net3662                                             0.0234
 chip_core/_04342_                                             0.0234
 chip_core/_11054_                                             0.0234
 chip_core/housekeeping/_2353_                                 0.0234
 chip_core/_14596_                                             0.0234
 chip_core/housekeeping/gpio_configure[32][4]                  0.0234
 chip_core/_02739_                                             0.0234
 chip_core/_00087_                                             0.0234
 chip_core/_00775_                                             0.0234
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[24]   0.0234
 chip_core/_15139_                                             0.0234
 chip_core/_09808_                                             0.0234
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[4]   0.0234
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[4]   0.0234
 chip_core/_03487_                                             0.0234
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0234
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0234
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0234
 chip_core/net3332                                             0.0234
 chip_core/_15321_                                             0.0234
 chip_core/net3615                                             0.0234
 chip_core/housekeeping/net659                                 0.0234
 chip_core/_10030_                                             0.0234
 chip_core/_14149_                                             0.0234
 chip_core/_10431_                                             0.0234
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0234
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0234
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[1].FLOATBUF0[9].Z   0.0234
 chip_core/_00620_                                             0.0234
 chip_core/net14889                                            0.0234
 chip_core/_02047_                                             0.0234
 chip_core/net1272                                             0.0234
 chip_core/_15146_                                             0.0234
 chip_core/_06986_                                             0.0233
 chip_core/_13768_                                             0.0233
 chip_core/_09056_                                             0.0233
 chip_core/housekeeping/net770                                 0.0233
 chip_core/_14877_                                             0.0233
 chip_core/net10377                                            0.0233
 chip_core/net3709                                             0.0233
 chip_core/net3157                                             0.0233
 chip_core/_00808_                                             0.0233
 chip_core/net5494                                             0.0233
 chip_core/net3689                                             0.0233
 chip_core/_13821_                                             0.0233
 chip_core/housekeeping/net594                                 0.0233
 chip_core/net8253                                             0.0233
 chip_core/housekeeping/net700                                 0.0233
 chip_core/_01703_                                             0.0233
 chip_core/mprj/mprj/net552                                    0.0233
 chip_core/_05130_                                             0.0233
 chip_core/_09524_                                             0.0233
 chip_core/_04132_                                             0.0233
 chip_core/_11229_                                             0.0233
 chip_core/mprj/mprj/net720                                    0.0233
 chip_core/_00714_                                             0.0233
 chip_core/_00373_                                             0.0233
 chip_core/net5031                                             0.0232
 chip_core/_01125_                                             0.0232
 chip_core/housekeeping/net583                                 0.0232
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[10]      0.0232
 chip_core/_05056_                                             0.0232
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0232
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0232
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0232
 chip_core/housekeeping/_0352_                                 0.0232
 chip_core/_02270_                                             0.0232
 chip_core/_08222_                                             0.0232
 chip_core/net7979                                             0.0232
 chip_core/_11191_                                             0.0232
 chip_core/net6752                                             0.0232
 chip_core/housekeeping/_2472_                                 0.0232
 chip_core/_07595_                                             0.0232
 chip_core/_01315_                                             0.0232
 chip_core/soc.core.dbg_uart_data[19]                          0.0232
 chip_core/_03669_                                             0.0232
 chip_core/mprj/mprj/_042_                                     0.0232
 chip_core/net5410                                             0.0232
 chip_core/net7441                                             0.0232
 chip_core/_15303_                                             0.0232
 chip_core/_03320_                                             0.0232
 chip_core/housekeeping/_2444_                                 0.0232
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[14]               0.0232
 chip_core/housekeeping/net2038                                0.0232
 chip_core/_04803_                                             0.0232
 chip_core/_10458_                                             0.0232
 chip_core/housekeeping/gpio_configure[13][1]                  0.0231
 chip_core/_12172_                                             0.0231
 chip_core/_02712_                                             0.0231
 chip_core/housekeeping/net927                                 0.0231
 chip_core/net5668                                             0.0231
 chip_core/_04095_                                             0.0231
 chip_core/_02759_                                             0.0231
 chip_core/net4574                                             0.0231
 chip_core/_11167_                                             0.0231
 chip_core/_07881_                                             0.0231
 chip_core/_13407_                                             0.0231
 chip_core/_00916_                                             0.0231
 chip_core/_09825_                                             0.0231
 chip_core/_15096_                                             0.0231
 chip_core/_02576_                                             0.0231
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0231
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0231
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0231
 chip_core/mprj/mprj/net951                                    0.0231
 chip_core/housekeeping/net1263                                0.0231
 chip_core/net2357                                             0.0231
 chip_core/_08880_                                             0.0231
 chip_core/_01584_                                             0.0231
 chip_core/mprj/mprj/net872                                    0.0230
 chip_core/_15057_                                             0.0230
 chip_core/_02445_                                             0.0230
 chip_core/housekeeping/_1887_                                 0.0230
 chip_core/net3128                                             0.0230
 chip_core/soc.core.multiregimpl39_regs1                       0.0230
 chip_core/housekeeping/net662                                 0.0230
 chip_core/_14587_                                             0.0230
 chip_core/net4378                                             0.0230
 chip_core/net3164                                             0.0230
 chip_core/net8701                                             0.0230
 chip_core/soc.core.multiregimpl47_regs1                       0.0230
 chip_core/_05091_                                             0.0230
 chip_core/mprj/mprj/net1087                                   0.0230
 chip_core/housekeeping/net917                                 0.0230
 chip_core/_07600_                                             0.0230
 chip_core/housekeeping/_0769_                                 0.0230
 chip_core/_08668_                                             0.0230
 chip_core/_00531_                                             0.0230
 chip_core/_01910_                                             0.0229
 chip_core/net11219                                            0.0229
 chip_core/mprj/mprj/_017_                                     0.0229
 chip_core/soc.core.multiregimpl42_regs1                       0.0229
 chip_core/_03515_                                             0.0229
 chip_core/_13042_                                             0.0229
 chip_core/net4765                                             0.0229
 chip_core/_08333_                                             0.0229
 chip_core/_00863_                                             0.0229
 chip_core/_02065_                                             0.0229
 chip_core/_03679_                                             0.0229
 chip_core/_12741_                                             0.0229
 chip_core/_01682_                                             0.0229
 chip_core/_03638_                                             0.0229
 chip_core/housekeeping/net1737                                0.0229
 chip_core/_00545_                                             0.0229
 chip_core/_08227_                                             0.0229
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0229
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0229
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0229
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[3].X           0.0229
 chip_core/_09536_                                             0.0229
 chip_core/_01188_                                             0.0229
 chip_core/_14758_                                             0.0229
 chip_core/_02269_                                             0.0229
 chip_core/_01284_                                             0.0229
 chip_core/_10700_                                             0.0229
 chip_core/_01298_                                             0.0229
 chip_core/_09796_                                             0.0229
 chip_core/soc.core.la_ien_storage[29]                         0.0228
 chip_core/_02764_                                             0.0228
 chip_core/_01958_                                             0.0228
 chip_core/mgmt_buffers.mprj_stb_o_core                        0.0228
 chip_core/net1462                                             0.0228
 chip_core/soc.core.multiregimpl9_regs1                        0.0228
 chip_core/_01246_                                             0.0228
 chip_core/housekeeping/_2781_                                 0.0228
 chip_core/_09351_                                             0.0228
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0228
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0228
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0228
 chip_core/_12581_                                             0.0228
 chip_core/_02244_                                             0.0228
 chip_core/_09969_                                             0.0228
 chip_core/_07205_                                             0.0228
 chip_core/housekeeping/_2241_                                 0.0228
 chip_core/housekeeping/net1173                                0.0228
 chip_core/_11206_                                             0.0228
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[17]   0.0228
 chip_core/net4624                                             0.0228
 chip_core/_00597_                                             0.0228
 chip_core/_13245_                                             0.0228
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0228
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0228
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0228
 chip_core/_00624_                                             0.0228
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0228
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0228
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0228
 chip_core/net7713                                             0.0228
 chip_core/housekeeping/_2445_                                 0.0228
 chip_core/_06885_                                             0.0228
 chip_core/net12571                                            0.0228
 chip_core/_03382_                                             0.0228
 chip_core/_08874_                                             0.0228
 chip_core/_03635_                                             0.0228
 chip_core/_02282_                                             0.0228
 chip_core/_14161_                                             0.0228
 chip_core/_08499_                                             0.0228
 chip_core/_10713_                                             0.0227
 chip_core/_00631_                                             0.0227
 chip_core/_09850_                                             0.0227
 chip_core/_10818_                                             0.0227
 chip_core/net679                                              0.0227
 chip_core/_03167_                                             0.0227
 chip_core/net5327                                             0.0227
 chip_core/net7460                                             0.0227
 chip_core/mprj/mprj/_000_                                     0.0227
 chip_core/_15108_                                             0.0227
 chip_core/_13349_                                             0.0227
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.A0BUF[2].X   0.0227
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.A0BUF[2].X   0.0227
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.A0BUF[2].X   0.0227
 chip_core/_02472_                                             0.0227
 chip_core/net6614                                             0.0227
 chip_core/_14201_                                             0.0227
 chip_core/_03881_                                             0.0227
 chip_core/_12482_                                             0.0227
 chip_core/housekeeping/_2757_                                 0.0227
 chip_core/_08089_                                             0.0227
 chip_core/mprj/mprj/net1173                                   0.0227
 chip_core/_03934_                                             0.0227
 chip_core/housekeeping/_1852_                                 0.0227
 chip_core/_02500_                                             0.0227
 chip_core/_13622_                                             0.0227
 chip_core/net3288                                             0.0227
 chip_core/_10171_                                             0.0227
 chip_core/mprj/mprj/net922                                    0.0227
 chip_core/_00845_                                             0.0227
 chip_core/_09159_                                             0.0227
 chip_core/_07680_                                             0.0227
 chip_core/_14341_                                             0.0227
 chip_core/_08410_                                             0.0227
 chip_core/_01003_                                             0.0227
 chip_core/_02290_                                             0.0226
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0226
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0226
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0226
 chip_core/_11780_                                             0.0226
 chip_core/_01367_                                             0.0226
 chip_core/net3338                                             0.0226
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[5].Z   0.0226
 chip_core/_14989_                                             0.0226
 chip_core/_10776_                                             0.0226
 chip_core/mprj/mprj/net614                                    0.0226
 chip_core/net3274                                             0.0226
 chip_core/_15196_                                             0.0226
 chip_core/net7504                                             0.0226
 chip_core/soc.core.dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[2]   0.0226
 chip_core/_12927_                                             0.0226
 chip_core/_02928_                                             0.0226
 chip_core/net4045                                             0.0226
 chip_core/_14086_                                             0.0226
 chip_core/_09550_                                             0.0226
 chip_core/housekeeping/net687                                 0.0226
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0226
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0226
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0226
 chip_core/housekeeping/net1133                                0.0226
 chip_core/housekeeping/net607                                 0.0226
 chip_core/net5974                                             0.0226
 chip_core/_08220_                                             0.0226
 chip_core/_01108_                                             0.0226
 chip_core/_14928_                                             0.0226
 chip_core/_04967_                                             0.0226
 chip_core/housekeeping/_2885_                                 0.0226
 chip_core/_15237_                                             0.0226
 chip_core/_09591_                                             0.0226
 chip_core/mprj/mprj/_139_                                     0.0225
 chip_core/_00068_                                             0.0225
 chip_core/_03866_                                             0.0225
 chip_core/net9111                                             0.0225
 chip_core/soc.core.la_out_storage[121]                        0.0225
 chip_core/net7475                                             0.0225
 chip_core/_02218_                                             0.0225
 chip_core/_02444_                                             0.0225
 chip_core/_15130_                                             0.0225
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[5]   0.0225
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[5]         0.0225
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[5]   0.0225
 chip_core/_14972_                                             0.0225
 chip_core/_11327_                                             0.0225
 chip_core/_12850_                                             0.0225
 chip_core/_11158_                                             0.0225
 chip_core/housekeeping/net865                                 0.0225
 chip_core/_12691_                                             0.0225
 chip_core/_10847_                                             0.0225
 chip_core/_07772_                                             0.0225
 chip_core/housekeeping/net2694                                0.0225
 chip_core/mprj/mprj/net943                                    0.0225
 chip_core/housekeeping/_2263_                                 0.0224
 chip_core/_08317_                                             0.0224
 chip_core/_15094_                                             0.0224
 chip_core/_03141_                                             0.0224
 chip_core/_02255_                                             0.0224
 chip_core/_01134_                                             0.0224
 chip_core/_00645_                                             0.0224
 chip_core/housekeeping/net137                                 0.0224
 chip_core/_15429_                                             0.0224
 chip_core/net7382                                             0.0224
 chip_core/_15118_                                             0.0224
 chip_core/_00692_                                             0.0224
 chip_core/net3545                                             0.0224
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][13]     0.0224
 chip_core/_13517_                                             0.0224
 chip_core/_01238_                                             0.0224
 chip_core/_02911_                                             0.0224
 chip_core/soc.core.VexRiscv.externalInterruptArray_regNext[2]   0.0224
 chip_core/mprj/mprj/net657                                    0.0224
 chip_core/net1888                                             0.0224
 chip_core/soc.core.VexRiscv.DebugPlugin_debugUsed             0.0224
 chip_core/_02586_                                             0.0224
 chip_core/soc.core.la_ien_storage[125]                        0.0224
 chip_core/net7775                                             0.0224
 chip_core/_12104_                                             0.0224
 chip_core/housekeeping/_0118_                                 0.0224
 chip_core/_12554_                                             0.0224
 chip_core/_10498_                                             0.0224
 chip_core/_09090_                                             0.0224
 chip_core/_09046_                                             0.0224
 chip_core/net3347                                             0.0224
 chip_core/_04880_                                             0.0223
 chip_core/_10640_                                             0.0223
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[9]     0.0223
 chip_core/net8586                                             0.0223
 chip_core/_13962_                                             0.0223
 chip_core/mprj/mprj/net582                                    0.0223
 chip_core/_11870_                                             0.0223
 chip_core/_10987_                                             0.0223
 chip_core/_07539_                                             0.0223
 chip_core/_15342_                                             0.0223
 chip_core/_07728_                                             0.0223
 chip_core/_01544_                                             0.0223
 chip_core/net8448                                             0.0223
 chip_core/_14647_                                             0.0223
 chip_core/net8554                                             0.0223
 chip_core/housekeeping/hkspi.wrstb                            0.0223
 chip_core/_00111_                                             0.0223
 chip_core/housekeeping/gpio_configure[32][1]                  0.0223
 chip_core/_15001_                                             0.0223
 chip_core/_07336_                                             0.0223
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0223
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0223
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[2].X   0.0223
 chip_core/_14700_                                             0.0223
 chip_core/_12314_                                             0.0223
 chip_core/_13297_                                             0.0223
 chip_core/_14372_                                             0.0223
 chip_core/_02897_                                             0.0223
 chip_core/_10257_                                             0.0223
 chip_core/_07910_                                             0.0223
 chip_core/_02348_                                             0.0223
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0223
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0223
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0223
 chip_core/housekeeping/_3062_                                 0.0223
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[3]   0.0223
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[3]   0.0223
 chip_core/net3841                                             0.0223
 chip_core/_00609_                                             0.0223
 chip_core/_15539_                                             0.0223
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[3]         0.0223
 chip_core/net2453                                             0.0222
 chip_core/_02505_                                             0.0222
 chip_core/mprj/mprj/net470                                    0.0222
 chip_core/_14775_                                             0.0222
 chip_core/_02520_                                             0.0222
 chip_core/_12876_                                             0.0222
 chip_core/_02691_                                             0.0222
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0222
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0222
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0222
 chip_core/_12275_                                             0.0222
 chip_core/_02581_                                             0.0222
 chip_core/_04932_                                             0.0222
 chip_core/_13355_                                             0.0222
 chip_core/_14643_                                             0.0222
 chip_core/net8983                                             0.0222
 chip_core/_03600_                                             0.0222
 chip_core/_05036_                                             0.0222
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[13]   0.0222
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[13]   0.0222
 chip_core/_03598_                                             0.0222
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[13]        0.0222
 chip_core/housekeeping/_1525_                                 0.0222
 chip_core/housekeeping/_2269_                                 0.0222
 chip_core/_07101_                                             0.0221
 chip_core/_02298_                                             0.0221
 chip_core/_05059_                                             0.0221
 chip_core/_07925_                                             0.0221
 chip_core/_03293_                                             0.0221
 chip_core/net7836                                             0.0221
 chip_core/_14145_                                             0.0221
 chip_core/housekeeping/net1474                                0.0221
 chip_core/housekeeping/net941                                 0.0221
 chip_core/_07922_                                             0.0221
 chip_core/_10219_                                             0.0221
 chip_core/_07692_                                             0.0221
 chip_core/_12226_                                             0.0221
 chip_core/_01313_                                             0.0221
 chip_core/_00086_                                             0.0221
 chip_core/_14780_                                             0.0221
 chip_core/net14626                                            0.0221
 chip_core/net3399                                             0.0221
 chip_core/_02164_                                             0.0221
 chip_core/_01137_                                             0.0221
 chip_core/_00434_                                             0.0221
 chip_core/housekeeping/_1549_                                 0.0221
 chip_core/_01219_                                             0.0221
 chip_core/_02879_                                             0.0221
 chip_core/net1400                                             0.0221
 chip_core/_04045_                                             0.0221
 chip_core/_00653_                                             0.0221
 chip_core/_13908_                                             0.0221
 chip_core/_02189_                                             0.0221
 chip_core/_02264_                                             0.0221
 chip_core/_10501_                                             0.0220
 chip_core/_11153_                                             0.0220
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[6].X           0.0220
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[6].X   0.0220
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[6].X   0.0220
 chip_core/housekeeping/net132                                 0.0220
 chip_core/net3413                                             0.0220
 chip_core/_07204_                                             0.0220
 chip_core/_14016_                                             0.0220
 chip_core/_07648_                                             0.0220
 chip_core/_10281_                                             0.0220
 chip_core/net11122                                            0.0220
 chip_core/soc.core.interface4_bank_bus_dat_r[3]               0.0220
 chip_core/_02222_                                             0.0220
 chip_core/_02717_                                             0.0220
 chip_core/_12674_                                             0.0220
 chip_core/net8924                                             0.0220
 chip_core/_00890_                                             0.0220
 chip_core/_10496_                                             0.0220
 chip_core/mgmt_buffers.la_data_in_mprj_bar[6]                 0.0220
 chip_core/_01826_                                             0.0220
 chip_core/_02453_                                             0.0220
 chip_core/net6785                                             0.0220
 chip_core/_01337_                                             0.0220
 chip_core/_15349_                                             0.0220
 chip_core/_00980_                                             0.0220
 chip_core/mprj/mprj/_053_                                     0.0220
 chip_core/_09567_                                             0.0220
 chip_core/_12038_                                             0.0220
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[17].X          0.0220
 chip_core/_01269_                                             0.0220
 chip_core/_00836_                                             0.0219
 chip_core/housekeeping/net894                                 0.0219
 chip_core/_00374_                                             0.0219
 chip_core/housekeeping/net1360                                0.0219
 chip_core/_12135_                                             0.0219
 chip_core/_00449_                                             0.0219
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[17].X   0.0219
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[17].X   0.0219
 chip_core/net870                                              0.0219
 chip_core/_08520_                                             0.0219
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[8]                 0.0219
 chip_core/_02356_                                             0.0219
 chip_core/_01491_                                             0.0219
 chip_core/_12632_                                             0.0219
 chip_core/_04336_                                             0.0219
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[13]              0.0219
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[1]           0.0219
 chip_core/_01312_                                             0.0219
 chip_core/_03206_                                             0.0219
 chip_core/_06761_                                             0.0219
 chip_core/_14613_                                             0.0219
 chip_core/housekeeping/net768                                 0.0219
 chip_core/_13007_                                             0.0219
 chip_core/_01421_                                             0.0219
 chip_core/_14920_                                             0.0219
 chip_core/_04213_                                             0.0219
 chip_core/net3228                                             0.0219
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][0]      0.0219
 chip_core/_04264_                                             0.0219
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0219
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0219
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0219
 chip_core/housekeeping/net844                                 0.0219
 chip_core/_07493_                                             0.0219
 chip_core/_01890_                                             0.0219
 chip_core/net1230                                             0.0218
 chip_core/_04795_                                             0.0218
 chip_core/net8501                                             0.0218
 chip_core/_12216_                                             0.0218
 chip_core/_02416_                                             0.0218
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.A0BUF[2].X           0.0218
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.A0BUF[2].X   0.0218
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.A0BUF[2].X   0.0218
 chip_core/_03028_                                             0.0218
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0218
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0218
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0218
 chip_core/_00097_                                             0.0218
 chip_core/_13302_                                             0.0218
 chip_core/soc.core.interface6_bank_bus_dat_r[9]               0.0218
 chip_core/_09793_                                             0.0218
 chip_core/_02428_                                             0.0218
 chip_core/_10079_                                             0.0218
 chip_core/_01016_                                             0.0218
 chip_core/_14449_                                             0.0218
 chip_core/_01627_                                             0.0218
 chip_core/net4925                                             0.0218
 chip_core/_15282_                                             0.0218
 chip_core/_00678_                                             0.0218
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[7]               0.0218
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[7]   0.0218
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[7]   0.0218
 chip_core/net3108                                             0.0218
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_fetchPc_booted   0.0218
 chip_core/_00720_                                             0.0218
 chip_core/_15328_                                             0.0218
 chip_core/_00882_                                             0.0218
 chip_core/_00914_                                             0.0218
 chip_core/_03840_                                             0.0218
 chip_core/_08924_                                             0.0218
 chip_core/_14348_                                             0.0217
 chip_core/_02308_                                             0.0217
 chip_core/housekeeping/_3163_                                 0.0217
 chip_core/_00505_                                             0.0217
 chip_core/net3197                                             0.0217
 chip_core/_10729_                                             0.0217
 chip_core/_02575_                                             0.0217
 chip_core/_01880_                                             0.0217
 chip_core/net8992                                             0.0217
 chip_core/_09681_                                             0.0217
 chip_core/_04341_                                             0.0217
 chip_core/_02421_                                             0.0217
 chip_core/_00109_                                             0.0217
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[24]   0.0217
 chip_core/_02406_                                             0.0217
 chip_core/housekeeping/_1037_                                 0.0217
 chip_core/_14994_                                             0.0217
 chip_core/_00730_                                             0.0217
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0217
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0217
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0217
 chip_core/soc.core.multiregimpl44_regs0                       0.0217
 chip_core/_01081_                                             0.0217
 chip_core/_01297_                                             0.0217
 chip_core/_01271_                                             0.0217
 chip_core/_03401_                                             0.0217
 chip_core/_14301_                                             0.0217
 chip_core/_11157_                                             0.0217
 chip_core/net3946                                             0.0217
 chip_core/_04493_                                             0.0217
 chip_core/net6447                                             0.0217
 chip_core/housekeeping/gpio_configure[12][11]                 0.0217
 chip_core/_07994_                                             0.0217
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0217
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0217
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0217
 chip_core/_13356_                                             0.0217
 chip_core/_01992_                                             0.0217
 chip_core/_10200_                                             0.0216
 chip_core/_01443_                                             0.0216
 chip_core/_10432_                                             0.0216
 chip_core/_00861_                                             0.0216
 chip_core/housekeeping/net866                                 0.0216
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0216
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0216
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0216
 chip_core/_00176_                                             0.0216
 chip_core/_15493_                                             0.0216
 chip_core/_08178_                                             0.0216
 chip_core/_01897_                                             0.0216
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0216
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0216
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0216
 chip_core/_10253_                                             0.0216
 chip_core/net4555                                             0.0216
 chip_core/_00960_                                             0.0216
 chip_core/_00007_                                             0.0216
 chip_core/_02096_                                             0.0216
 chip_core/_05024_                                             0.0216
 chip_core/_02702_                                             0.0216
 chip_core/net3359                                             0.0216
 chip_core/_10703_                                             0.0216
 chip_core/_10451_                                             0.0216
 chip_core/housekeeping/net1128                                0.0216
 chip_core/_04288_                                             0.0216
 chip_core/_15351_                                             0.0216
 chip_core/_08563_                                             0.0216
 chip_core/net5183                                             0.0216
 chip_core/_00251_                                             0.0216
 chip_core/net4010                                             0.0216
 chip_core/net11595                                            0.0216
 chip_core/_02742_                                             0.0216
 chip_core/_08226_                                             0.0216
 chip_core/_13508_                                             0.0216
 chip_core/_10342_                                             0.0216
 chip_core/net3667                                             0.0216
 chip_core/housekeeping/_0855_                                 0.0216
 chip_core/net7873                                             0.0216
 chip_core/_02818_                                             0.0216
 chip_core/_10264_                                             0.0216
 chip_core/_08193_                                             0.0216
 chip_core/net3727                                             0.0215
 chip_core/_12401_                                             0.0215
 chip_core/housekeeping/_0223_                                 0.0215
 chip_core/_00706_                                             0.0215
 chip_core/mprj/mprj/net987                                    0.0215
 chip_core/_12866_                                             0.0215
 chip_core/_10828_                                             0.0215
 chip_core/_11874_                                             0.0215
 chip_core/mprj/mprj/net34                                     0.0215
 chip_core/_03077_                                             0.0215
 chip_core/_00957_                                             0.0215
 chip_core/net4330                                             0.0215
 chip_core/_15045_                                             0.0215
 chip_core/_07129_                                             0.0215
 chip_core/_04782_                                             0.0215
 chip_core/_11151_                                             0.0215
 chip_core/_03737_                                             0.0215
 chip_core/_12377_                                             0.0215
 chip_core/_10473_                                             0.0215
 chip_core/_02265_                                             0.0215
 chip_core/_12197_                                             0.0215
 chip_core/_12839_                                             0.0214
 chip_core/_00572_                                             0.0214
 chip_core/housekeeping/net2542                                0.0214
 chip_core/net9398                                             0.0214
 chip_core/_01433_                                             0.0214
 chip_core/_03488_                                             0.0214
 chip_core/_10083_                                             0.0214
 chip_core/_04001_                                             0.0214
 chip_core/_11548_                                             0.0214
 chip_core/net628                                              0.0214
 chip_core/housekeeping/net675                                 0.0214
 chip_core/soc.core.mgmtsoc_vexriscv_reset_debug_logic         0.0214
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[16]       0.0214
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]   0.0214
 chip_core/net8761                                             0.0214
 chip_core/housekeeping/_0899_                                 0.0214
 chip_core/_00605_                                             0.0214
 chip_core/net1823                                             0.0214
 chip_core/housekeeping/net1191                                0.0214
 chip_core/_07546_                                             0.0214
 chip_core/_08574_                                             0.0214
 chip_core/_10806_                                             0.0214
 chip_core/_00354_                                             0.0214
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][18]      0.0214
 chip_core/_02843_                                             0.0214
 chip_core/housekeeping/_0526_                                 0.0214
 chip_core/_03126_                                             0.0214
 chip_core/_09464_                                             0.0213
 chip_core/_00680_                                             0.0213
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[13]   0.0213
 chip_core/_00920_                                             0.0213
 chip_core/_13514_                                             0.0213
 chip_core/net5590                                             0.0213
 chip_core/housekeeping/net1047                                0.0213
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0213
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0213
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0213
 chip_core/net5169                                             0.0213
 chip_core/_14434_                                             0.0213
 chip_core/net8897                                             0.0213
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][24]     0.0213
 chip_core/housekeeping/net761                                 0.0213
 chip_core/_13395_                                             0.0213
 chip_core/_01982_                                             0.0213
 chip_core/_14882_                                             0.0213
 chip_core/_04330_                                             0.0213
 chip_core/_00177_                                             0.0213
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[8]          0.0213
 chip_core/_00410_                                             0.0213
 chip_core/_10936_                                             0.0213
 chip_core/net10387                                            0.0213
 chip_core/housekeeping/_2967_                                 0.0213
 chip_core/_07191_                                             0.0212
 chip_core/_07237_                                             0.0212
 chip_core/_14938_                                             0.0212
 chip_core/_02492_                                             0.0212
 chip_core/_01876_                                             0.0212
 chip_core/_02349_                                             0.0212
 chip_core/_13729_                                             0.0212
 chip_core/mprj/mprj/_008_                                     0.0212
 chip_core/_12043_                                             0.0212
 chip_core/_00278_                                             0.0212
 chip_core/_02624_                                             0.0212
 chip_core/_10976_                                             0.0212
 chip_core/_01206_                                             0.0212
 chip_core/_10331_                                             0.0212
 chip_core/net4859                                             0.0212
 chip_core/_10313_                                             0.0212
 chip_core/net8190                                             0.0212
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.WEBUF[1].A   0.0212
 chip_core/mprj/mprj/_113_                                     0.0212
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.WEBUF[1].A   0.0212
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.WEBUF[1].A   0.0212
 chip_core/_02709_                                             0.0212
 chip_core/soc.core.la_oe_storage[97]                          0.0212
 chip_core/housekeeping/net503                                 0.0212
 chip_core/_02648_                                             0.0212
 chip_core/_00689_                                             0.0212
 chip_core/_02983_                                             0.0211
 chip_core/_04089_                                             0.0211
 chip_core/_00643_                                             0.0211
 chip_core/_03104_                                             0.0211
 chip_core/_00987_                                             0.0211
 chip_core/_09060_                                             0.0211
 chip_core/_12098_                                             0.0211
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0211
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0211
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0211
 chip_core/_02618_                                             0.0211
 chip_core/_02446_                                             0.0211
 chip_core/soc.core.interface9_bank_bus_dat_r[6]               0.0211
 chip_core/_00907_                                             0.0211
 chip_core/_01945_                                             0.0211
 chip_core/mprj/mprj/_003_                                     0.0211
 chip_core/net11890                                            0.0211
 chip_core/mprj/mprj/net760                                    0.0211
 chip_core/_04157_                                             0.0211
 chip_core/_14196_                                             0.0211
 chip_core/housekeeping/net3055                                0.0211
 chip_core/housekeeping/net1346                                0.0211
 chip_core/net6892                                             0.0211
 chip_core/_07977_                                             0.0211
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[24]         0.0211
 chip_core/_07156_                                             0.0211
 chip_core/_02353_                                             0.0211
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.A0BUF[2].X   0.0211
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.A0BUF[2].X   0.0211
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.A0BUF[2].X   0.0211
 chip_core/_00942_                                             0.0211
 chip_core/_01983_                                             0.0211
 chip_core/_08527_                                             0.0211
 chip_core/net10344                                            0.0211
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[3]   0.0211
 chip_core/net9190                                             0.0210
 chip_core/_07544_                                             0.0210
 chip_core/_09358_                                             0.0210
 chip_core/_02744_                                             0.0210
 chip_core/_02351_                                             0.0210
 chip_core/_02071_                                             0.0210
 chip_core/_08405_                                             0.0210
 chip_core/_06770_                                             0.0210
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0210
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0210
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0210
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[31]   0.0210
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0210
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0210
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0210
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[0]        0.0210
 chip_core/_11519_                                             0.0210
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[4]               0.0210
 chip_core/_14962_                                             0.0210
 chip_core/_13646_                                             0.0210
 chip_core/_13536_                                             0.0210
 chip_core/_11764_                                             0.0210
 chip_core/_13017_                                             0.0210
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0210
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0210
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0210
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]   0.0210
 chip_core/_00758_                                             0.0210
 chip_core/_02708_                                             0.0210
 chip_core/net7161                                             0.0210
 chip_core/net2141                                             0.0210
 chip_core/_12750_                                             0.0210
 chip_core/_02478_                                             0.0209
 chip_core/soc.core.multiregimpl1_regs0                        0.0209
 chip_core/housekeeping/_2266_                                 0.0209
 chip_core/_14048_                                             0.0209
 chip_core/_02554_                                             0.0209
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[2]               0.0209
 chip_core/mprj/mprj/_135_                                     0.0209
 chip_core/_11162_                                             0.0209
 chip_core/soc.core.dbg_uart_data[8]                           0.0209
 chip_core/_01160_                                             0.0209
 chip_core/_00857_                                             0.0209
 chip_core/net4708                                             0.0209
 chip_core/_14721_                                             0.0209
 chip_core/mgmt_buffers.mprj_adr_o_core[24]                    0.0209
 chip_core/_11028_                                             0.0209
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[15]         0.0209
 chip_core/_13609_                                             0.0209
 chip_core/net3599                                             0.0209
 chip_core/_06888_                                             0.0209
 chip_core/_14003_                                             0.0209
 chip_core/net12638                                            0.0209
 chip_core/net8932                                             0.0209
 chip_core/_03358_                                             0.0209
 chip_core/_13554_                                             0.0209
 chip_core/_01292_                                             0.0209
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[20]   0.0209
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[20]   0.0209
 chip_core/_06872_                                             0.0209
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[20]        0.0208
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0208
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0208
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0208
 chip_core/soc.core.VexRiscv.execute_to_memory_MEMORY_ENABLE   0.0208
 chip_core/housekeeping/_0618_                                 0.0208
 chip_core/housekeeping/net1319                                0.0208
 chip_core/_14900_                                             0.0208
 chip_core/_07332_                                             0.0208
 chip_core/_02710_                                             0.0208
 chip_core/housekeeping/net1284                                0.0208
 chip_core/housekeeping/_1800_                                 0.0208
 chip_core/soc.core.multiregimpl104_regs1                      0.0208
 chip_core/_01445_                                             0.0208
 chip_core/mprj/mprj/net1086                                   0.0208
 chip_core/_01290_                                             0.0208
 chip_core/_00743_                                             0.0208
 chip_core/_00765_                                             0.0208
 chip_core/_13159_                                             0.0208
 chip_core/net4613                                             0.0208
 chip_core/_02437_                                             0.0208
 chip_core/_09854_                                             0.0208
 chip_core/_02701_                                             0.0208
 chip_core/_11741_                                             0.0208
 chip_core/housekeeping/_2387_                                 0.0208
 chip_core/mprj/mprj/net625                                    0.0208
 chip_core/_08057_                                             0.0208
 chip_core/housekeeping/_0527_                                 0.0208
 chip_core/_13539_                                             0.0208
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[11]   0.0208
 chip_core/mprj/mprj/_059_                                     0.0208
 chip_core/_15273_                                             0.0208
 chip_core/_08340_                                             0.0207
 chip_core/net9629                                             0.0207
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0207
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0207
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0207
 chip_core/_06719_                                             0.0207
 chip_core/housekeeping/net1345                                0.0207
 chip_core/net8455                                             0.0207
 chip_core/net8552                                             0.0207
 chip_core/_10780_                                             0.0207
 chip_core/_09778_                                             0.0207
 chip_core/_01304_                                             0.0207
 chip_core/_14623_                                             0.0207
 chip_core/_10324_                                             0.0207
 chip_core/_14831_                                             0.0207
 chip_core/soc.core.interface3_bank_bus_dat_r[4]               0.0207
 chip_core/net3291                                             0.0207
 chip_core/_13801_                                             0.0207
 chip_core/soc.core.dbg_uart_data[24]                          0.0207
 chip_core/_03003_                                             0.0207
 chip_core/_08825_                                             0.0207
 chip_core/net5716                                             0.0207
 chip_core/_00360_                                             0.0207
 chip_core/mprj/mprj/net25                                     0.0207
 chip_core/net9135                                             0.0207
 chip_core/_00823_                                             0.0207
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[23]   0.0207
 chip_core/mprj/mprj/_102_                                     0.0207
 chip_core/_07603_                                             0.0207
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.WEBUF[0].A   0.0207
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.WEBUF[0].A   0.0207
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.WEBUF[0].A   0.0207
 chip_core/_00352_                                             0.0207
 chip_core/_02594_                                             0.0207
 chip_core/net14610                                            0.0207
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[18]         0.0207
 chip_core/net4266                                             0.0207
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.EN0   0.0207
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.EN0   0.0207
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.EN0                  0.0207
 chip_core/_02809_                                             0.0206
 chip_core/_08747_                                             0.0206
 chip_core/_09987_                                             0.0206
 chip_core/net2044                                             0.0206
 chip_core/_03663_                                             0.0206
 chip_core/_01102_                                             0.0206
 chip_core/_14170_                                             0.0206
 chip_core/_11231_                                             0.0206
 chip_core/_09948_                                             0.0206
 chip_core/_06687_                                             0.0206
 chip_core/_02261_                                             0.0206
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0206
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0206
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0206
 chip_core/_13520_                                             0.0206
 chip_core/_14164_                                             0.0206
 chip_core/net1212                                             0.0206
 chip_core/housekeeping/mgmt_gpio_data[15]                     0.0206
 chip_core/_01807_                                             0.0206
 chip_core/_03839_                                             0.0206
 chip_core/housekeeping/net1341                                0.0206
 chip_core/net8047                                             0.0206
 chip_core/_11033_                                             0.0206
 chip_core/housekeeping/net836                                 0.0206
 chip_core/net8346                                             0.0206
 chip_core/net9197                                             0.0206
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.A0BUF[3].X   0.0206
 chip_core/_04189_                                             0.0206
 chip_core/net3721                                             0.0206
 chip_core/_15347_                                             0.0206
 chip_core/net14886                                            0.0206
 chip_core/_09364_                                             0.0206
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[4]      0.0206
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.A0BUF[3].X   0.0206
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.A0BUF[3].X   0.0206
 chip_core/_10714_                                             0.0206
 chip_core/_10587_                                             0.0206
 chip_core/_15253_                                             0.0206
 chip_core/_02754_                                             0.0206
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.WEBUF[2].A   0.0206
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.WEBUF[2].A   0.0206
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.WEBUF[2].A   0.0206
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][30]     0.0206
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[4]               0.0205
 chip_core/_09953_                                             0.0205
 chip_core/soc.core.dbg_uart_address[13]                       0.0205
 chip_core/_01907_                                             0.0205
 chip_core/_15149_                                             0.0205
 chip_core/_07626_                                             0.0205
 chip_core/_02566_                                             0.0205
 chip_core/_09082_                                             0.0205
 chip_core/_12499_                                             0.0205
 chip_core/_01253_                                             0.0205
 chip_core/housekeeping/net491                                 0.0205
 chip_core/gpio_control_in_2[6].shift_register[0]              0.0205
 chip_core/_05010_                                             0.0205
 chip_core/_12671_                                             0.0205
 chip_core/_08419_                                             0.0205
 chip_core/net8726                                             0.0205
 chip_core/net11898                                            0.0205
 chip_core/_02146_                                             0.0205
 chip_core/net3287                                             0.0205
 chip_core/_15331_                                             0.0205
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.A0BUF[0].X   0.0205
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.A0BUF[0].X   0.0205
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.A0BUF[0].X   0.0205
 chip_core/net4559                                             0.0205
 chip_core/_07103_                                             0.0205
 chip_core/mgmt_buffers.mprj_dat_o_core[6]                     0.0205
 chip_core/_04458_                                             0.0205
 chip_core/net4487                                             0.0205
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0205
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0205
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0205
 chip_core/_12537_                                             0.0205
 chip_core/_07070_                                             0.0205
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0205
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0205
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0205
 chip_core/net6170                                             0.0205
 chip_core/housekeeping/net1960                                0.0205
 chip_core/_01155_                                             0.0205
 chip_core/_00760_                                             0.0204
 chip_core/mprj/mprj/net368                                    0.0204
 chip_core/_09843_                                             0.0204
 chip_core/soc.core.RAM128/Do0MUX.SEL0[0]                      0.0204
 chip_core/_00682_                                             0.0204
 chip_core/soc.core.RAM256.BANK128[0].RAM128/Do0MUX.SEL0[0]    0.0204
 chip_core/soc.core.RAM256.BANK128[1].RAM128/Do0MUX.SEL0[0]    0.0204
 chip_core/_02467_                                             0.0204
 chip_core/soc.core.mgmtsoc_load_storage[0]                    0.0204
 chip_core/mprj/mprj/net29                                     0.0204
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[17]              0.0204
 chip_core/_12621_                                             0.0204
 chip_core/_11000_                                             0.0204
 chip_core/_01038_                                             0.0204
 chip_core/_02413_                                             0.0204
 chip_core/housekeeping/_2557_                                 0.0204
 chip_core/_00489_                                             0.0204
 chip_core/_10945_                                             0.0204
 chip_core/net15024                                            0.0204
 chip_core/housekeeping/_0313_                                 0.0204
 chip_core/housekeeping/net938                                 0.0204
 chip_core/_14762_                                             0.0204
 chip_core/_01908_                                             0.0204
 chip_core/_14597_                                             0.0204
 chip_core/_00408_                                             0.0204
 chip_core/_07487_                                             0.0204
 chip_core/_00539_                                             0.0204
 chip_core/_10532_                                             0.0204
 chip_core/housekeeping/_1116_                                 0.0204
 chip_core/_02440_                                             0.0204
 chip_core/net1677                                             0.0204
 chip_core/net5585                                             0.0204
 chip_core/_02177_                                             0.0204
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[13]   0.0204
 chip_core/net2078                                             0.0204
 chip_core/_00504_                                             0.0204
 chip_core/_00200_                                             0.0204
 chip_core/housekeeping/net1065                                0.0204
 chip_core/housekeeping/gpio_configure[29][7]                  0.0204
 chip_core/housekeeping/_1445_                                 0.0204
 chip_core/_03791_                                             0.0204
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0204
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0204
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0204
 chip_core/housekeeping/net1411                                0.0203
 chip_core/_14203_                                             0.0203
 chip_core/_01516_                                             0.0203
 chip_core/_01239_                                             0.0203
 chip_core/_00003_                                             0.0203
 chip_core/_08431_                                             0.0203
 chip_core/_10463_                                             0.0203
 chip_core/_15507_                                             0.0203
 chip_core/_01022_                                             0.0203
 chip_core/housekeeping/gpio_configure[36][11]                 0.0203
 chip_core/_01122_                                             0.0203
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[13].X          0.0203
 chip_core/_01213_                                             0.0203
 chip_core/_02789_                                             0.0203
 chip_core/_10492_                                             0.0203
 chip_core/housekeeping/gpio_configure[30][4]                  0.0203
 chip_core/_09095_                                             0.0203
 chip_core/_14965_                                             0.0203
 chip_core/_09833_                                             0.0203
 chip_core/_09493_                                             0.0203
 chip_core/_11026_                                             0.0203
 chip_core/_02015_                                             0.0203
 chip_core/_10286_                                             0.0203
 chip_core/_10471_                                             0.0203
 chip_core/net8493                                             0.0203
 chip_core/_14639_                                             0.0203
 chip_core/housekeeping/gpio_configure[19][4]                  0.0203
 chip_core/_09349_                                             0.0203
 chip_core/_02747_                                             0.0203
 chip_core/_14760_                                             0.0203
 chip_core/mprj/mprj/net409                                    0.0203
 chip_core/_14842_                                             0.0203
 chip_core/_02730_                                             0.0203
 chip_core/housekeeping/net545                                 0.0203
 chip_core/net3939                                             0.0202
 chip_core/_00587_                                             0.0202
 chip_core/_09457_                                             0.0202
 chip_core/_00739_                                             0.0202
 chip_core/net3795                                             0.0202
 chip_core/net8559                                             0.0202
 chip_core/net681                                              0.0202
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[16]   0.0202
 chip_core/_03630_                                             0.0202
 chip_core/_12720_                                             0.0202
 chip_core/_15300_                                             0.0202
 chip_core/_15003_                                             0.0202
 chip_core/_02584_                                             0.0202
 chip_core/net7155                                             0.0202
 chip_core/housekeeping/net1169                                0.0202
 chip_core/_14319_                                             0.0202
 chip_core/net8314                                             0.0202
 chip_core/mprj/mprj/net435                                    0.0202
 chip_core/_00992_                                             0.0202
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[9].X           0.0202
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[9].X   0.0202
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[9].X   0.0202
 chip_core/housekeeping/net1114                                0.0202
 chip_core/net8947                                             0.0202
 chip_core/_02683_                                             0.0202
 chip_core/net3950                                             0.0202
 chip_core/_15222_                                             0.0202
 chip_core/_11166_                                             0.0202
 chip_core/net3467                                             0.0202
 chip_core/_01296_                                             0.0202
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0202
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0202
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0202
 chip_core/housekeeping/net159                                 0.0202
 chip_core/_08590_                                             0.0202
 chip_core/soc.core.interface3_bank_bus_dat_r[26]              0.0201
 chip_core/_02115_                                             0.0201
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[21].A   0.0201
 chip_core/mprj/mprj/net994                                    0.0201
 chip_core/_10222_                                             0.0201
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0201
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0201
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0201
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[21].A   0.0201
 chip_core/_11226_                                             0.0201
 chip_core/mprj/mprj/net907                                    0.0201
 chip_core/_01244_                                             0.0201
 chip_core/_14120_                                             0.0201
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0201
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0201
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0201
 chip_core/net12147                                            0.0201
 chip_core/_10364_                                             0.0201
 chip_core/_02699_                                             0.0201
 chip_core/_03372_                                             0.0201
 chip_core/net8090                                             0.0201
 chip_core/_10070_                                             0.0201
 chip_core/_13616_                                             0.0201
 chip_core/_01279_                                             0.0201
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[25]   0.0201
 chip_core/_07995_                                             0.0201
 chip_core/net9575                                             0.0201
 chip_core/_00163_                                             0.0201
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0201
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0201
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0201
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[4]               0.0201
 chip_core/net9079                                             0.0201
 chip_core/_04291_                                             0.0201
 chip_core/_03769_                                             0.0201
 chip_core/housekeeping/net1223                                0.0201
 chip_core/_02025_                                             0.0201
 chip_core/net8525                                             0.0201
 chip_core/net5280                                             0.0201
 chip_core/_00633_                                             0.0201
 chip_core/_10539_                                             0.0201
 chip_core/_09819_                                             0.0201
 chip_core/_00740_                                             0.0201
 chip_core/_00544_                                             0.0201
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0201
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0201
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0201
 chip_core/_11021_                                             0.0201
 chip_core/mprj/mprj/net140                                    0.0201
 chip_core/_04413_                                             0.0201
 chip_core/_12088_                                             0.0201
 chip_core/soc.core.mgmtsoc_bus_errors[20]                     0.0200
 chip_core/_14418_                                             0.0200
 chip_core/_11955_                                             0.0200
 chip_core/_10366_                                             0.0200
 chip_core/_04240_                                             0.0200
 chip_core/soc.core.la_out_storage[40]                         0.0200
 chip_core/mprj/mprj/net1096                                   0.0200
 chip_core/_10556_                                             0.0200
 chip_core/net3570                                             0.0200
 chip_core/_02495_                                             0.0200
 chip_core/_14833_                                             0.0200
 chip_core/housekeeping/net1337                                0.0200
 chip_core/_09356_                                             0.0200
 chip_core/_08544_                                             0.0200
 chip_core/_02169_                                             0.0200
 chip_core/_00747_                                             0.0200
 chip_core/_00881_                                             0.0200
 chip_core/_06845_                                             0.0200
 chip_core/_12768_                                             0.0200
 chip_core/_00684_                                             0.0200
 chip_core/net8042                                             0.0200
 chip_core/housekeeping/net851                                 0.0200
 chip_core/_03405_                                             0.0200
 chip_core/housekeeping/net1265                                0.0200
 chip_core/net9068                                             0.0200
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]   0.0200
 chip_core/housekeeping/net573                                 0.0200
 chip_core/_01909_                                             0.0200
 chip_core/net5563                                             0.0200
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0200
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0200
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0200
 chip_core/net6546                                             0.0200
 chip_core/net3676                                             0.0200
 chip_core/net8660                                             0.0200
 chip_core/_01861_                                             0.0200
 chip_core/net3874                                             0.0199
 chip_core/_04806_                                             0.0199
 chip_core/housekeeping/net1275                                0.0199
 chip_core/housekeeping/net1076                                0.0199
 chip_core/_10114_                                             0.0199
 chip_core/housekeeping/_1393_                                 0.0199
 chip_core/_10594_                                             0.0199
 chip_core/housekeeping/net1368                                0.0199
 chip_core/_00181_                                             0.0199
 chip_core/housekeeping/_2335_                                 0.0199
 chip_core/soc.core.interface11_bank_bus_dat_r[7]              0.0199
 chip_core/_01387_                                             0.0199
 chip_core/_02309_                                             0.0199
 chip_core/_02377_                                             0.0199
 chip_core/_07564_                                             0.0199
 chip_core/_02610_                                             0.0199
 chip_core/net3885                                             0.0199
 chip_core/_02385_                                             0.0199
 chip_core/_02675_                                             0.0199
 chip_core/net5065                                             0.0199
 chip_core/soc.core.la_out_storage[101]                        0.0199
 chip_core/_12069_                                             0.0199
 chip_core/_03304_                                             0.0199
 chip_core/_07532_                                             0.0199
 chip_core/net14644                                            0.0199
 chip_core/_00820_                                             0.0199
 chip_core/mgmt_buffers.mprj_dat_o_core[7]                     0.0199
 chip_core/housekeeping/_2431_                                 0.0199
 chip_core/_06704_                                             0.0199
 chip_core/_10808_                                             0.0199
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0199
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0199
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0199
 chip_core/_07552_                                             0.0199
 chip_core/_08591_                                             0.0199
 chip_core/housekeeping/_0853_                                 0.0198
 chip_core/_15161_                                             0.0198
 chip_core/mprj/mprj/net1159                                   0.0198
 chip_core/_06735_                                             0.0198
 chip_core/_01737_                                             0.0198
 chip_core/_09011_                                             0.0198
 chip_core/_10218_                                             0.0198
 chip_core/_02589_                                             0.0198
 chip_core/housekeeping/net1068                                0.0198
 chip_core/_02312_                                             0.0198
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0198
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0198
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0198
 chip_core/_01477_                                             0.0198
 chip_core/net3527                                             0.0198
 chip_core/net8556                                             0.0198
 chip_core/_00630_                                             0.0198
 chip_core/net3088                                             0.0198
 chip_core/_00477_                                             0.0198
 chip_core/net1135                                             0.0198
 chip_core/_01986_                                             0.0198
 chip_core/_08922_                                             0.0198
 chip_core/_01838_                                             0.0198
 chip_core/_01931_                                             0.0198
 chip_core/_07762_                                             0.0198
 chip_core/_12184_                                             0.0198
 chip_core/net3196                                             0.0198
 chip_core/net8816                                             0.0198
 chip_core/_01066_                                             0.0198
 chip_core/_02130_                                             0.0198
 chip_core/_10595_                                             0.0198
 chip_core/_02350_                                             0.0198
 chip_core/mprj/mprj/net581                                    0.0197
 chip_core/net8153                                             0.0197
 chip_core/_05026_                                             0.0197
 chip_core/net2067                                             0.0197
 chip_core/net5272                                             0.0197
 chip_core/soc.core.dbg_uart_address[18]                       0.0197
 chip_core/_03694_                                             0.0197
 chip_core/mprj/mprj/net821                                    0.0197
 chip_core/_10430_                                             0.0197
 chip_core/_07691_                                             0.0197
 chip_core/housekeeping/net757                                 0.0197
 chip_core/net7578                                             0.0197
 chip_core/housekeeping/gpio_configure[37][6]                  0.0197
 chip_core/_00658_                                             0.0197
 chip_core/_10371_                                             0.0197
 chip_core/_07308_                                             0.0197
 chip_core/_12146_                                             0.0197
 chip_core/housekeeping/net835                                 0.0197
 chip_core/_09917_                                             0.0197
 chip_core/_09073_                                             0.0197
 chip_core/_07401_                                             0.0197
 chip_core/net8424                                             0.0197
 chip_core/_02245_                                             0.0197
 chip_core/_00979_                                             0.0197
 chip_core/_01268_                                             0.0197
 chip_core/_00571_                                             0.0197
 chip_core/_02366_                                             0.0197
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[3]     0.0197
 chip_core/_15505_                                             0.0197
 chip_core/_11974_                                             0.0196
 chip_core/_07089_                                             0.0196
 chip_core/net3613                                             0.0196
 chip_core/_04550_                                             0.0196
 chip_core/_07477_                                             0.0196
 chip_core/housekeeping/gpio_configure[27][0]                  0.0196
 chip_core/net8270                                             0.0196
 chip_core/soc.core.mgmtsoc_zero_pending                       0.0196
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0196
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0196
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0196
 chip_core/housekeeping/net1286                                0.0196
 chip_core/housekeeping/net1170                                0.0196
 chip_core/soc.core.VexRiscv.when_DebugPlugin_l264_1           0.0196
 chip_core/_00610_                                             0.0196
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[17]          0.0196
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[29]                0.0196
 chip_core/_00804_                                             0.0196
 chip_core/_13621_                                             0.0196
 chip_core/_02810_                                             0.0196
 chip_core/_12306_                                             0.0196
 chip_core/_02427_                                             0.0196
 chip_core/_01214_                                             0.0196
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0196
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0196
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0196
 chip_core/_12612_                                             0.0196
 chip_core/net3269                                             0.0196
 chip_core/_01903_                                             0.0196
 chip_core/_01834_                                             0.0196
 chip_core/net3701                                             0.0196
 chip_core/net678                                              0.0196
 chip_core/_09695_                                             0.0195
 chip_core/_03171_                                             0.0195
 chip_core/housekeeping/net1426                                0.0195
 chip_core/_11706_                                             0.0195
 chip_core/net7096                                             0.0195
 chip_core/_02009_                                             0.0195
 chip_core/_09980_                                             0.0195
 chip_core/net3144                                             0.0195
 chip_core/_13275_                                             0.0195
 chip_core/_03279_                                             0.0195
 chip_core/_01338_                                             0.0195
 chip_core/_02735_                                             0.0195
 chip_core/_02859_                                             0.0195
 chip_core/_02039_                                             0.0195
 chip_core/gpio_control_in_1a[5].shift_register[0]             0.0195
 chip_core/_03260_                                             0.0195
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[21].A          0.0195
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][1]      0.0195
 chip_core/_02402_                                             0.0195
 chip_core/_07039_                                             0.0195
 chip_core/_11806_                                             0.0195
 chip_core/_00601_                                             0.0195
 chip_core/_14010_                                             0.0195
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[24].X          0.0195
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[24].X   0.0195
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[24].X   0.0195
 chip_core/_00050_                                             0.0195
 chip_core/net8813                                             0.0195
 chip_core/net3933                                             0.0195
 chip_core/net12275                                            0.0195
 chip_core/_01223_                                             0.0195
 chip_core/_00690_                                             0.0195
 chip_core/net8703                                             0.0195
 chip_core/net2223                                             0.0195
 chip_core/_14280_                                             0.0195
 chip_core/housekeeping/net2000                                0.0195
 chip_core/_07285_                                             0.0194
 chip_core/_07227_                                             0.0194
 chip_core/_04025_                                             0.0194
 chip_core/_13673_                                             0.0194
 chip_core/net3963                                             0.0194
 chip_core/net4721                                             0.0194
 chip_core/net8853                                             0.0194
 chip_core/housekeeping/_1523_                                 0.0194
 chip_core/_10306_                                             0.0194
 chip_core/net3961                                             0.0194
 chip_core/_03864_                                             0.0194
 chip_core/_06714_                                             0.0194
 chip_core/net8064                                             0.0194
 chip_core/_09098_                                             0.0194
 chip_core/_13682_                                             0.0194
 chip_core/_10327_                                             0.0194
 chip_core/_01808_                                             0.0194
 chip_core/net3779                                             0.0194
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0194
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0194
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0194
 chip_core/_09816_                                             0.0194
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[17]   0.0194
 chip_core/net8657                                             0.0194
 chip_core/_01052_                                             0.0194
 chip_core/_01105_                                             0.0194
 chip_core/housekeeping/_0330_                                 0.0194
 chip_core/net9399                                             0.0194
 chip_core/_09821_                                             0.0194
 chip_core/_12579_                                             0.0193
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][1]      0.0193
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0193
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0193
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0193
 chip_core/soc.core.la_ien_storage[56]                         0.0193
 chip_core/_02375_                                             0.0193
 chip_core/_02191_                                             0.0193
 chip_core/_00309_                                             0.0193
 chip_core/_08611_                                             0.0193
 chip_core/net6208                                             0.0193
 chip_core/_01242_                                             0.0193
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[3].X   0.0193
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[3].X   0.0193
 chip_core/housekeeping/_0709_                                 0.0193
 chip_core/mprj/mprj/net1148                                   0.0193
 chip_core/soc.core.hk_dat_i[17]                               0.0193
 chip_core/_01348_                                             0.0193
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[31]       0.0193
 chip_core/_10262_                                             0.0193
 chip_core/net8790                                             0.0193
 chip_core/_04155_                                             0.0193
 chip_core/_05041_                                             0.0193
 chip_core/housekeeping/_0444_                                 0.0193
 chip_core/_00117_                                             0.0193
 chip_core/_00315_                                             0.0193
 chip_core/_08669_                                             0.0193
 chip_core/_10997_                                             0.0193
 chip_core/mprj/mprj/_055_                                     0.0193
 chip_core/housekeeping/net1004                                0.0193
 chip_core/net11264                                            0.0193
 chip_core/_01255_                                             0.0193
 chip_core/_10319_                                             0.0193
 chip_core/housekeeping/net878                                 0.0193
 chip_core/_01150_                                             0.0193
 chip_core/_07467_                                             0.0193
 chip_core/housekeeping/net753                                 0.0193
 chip_core/_02785_                                             0.0193
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[26]   0.0193
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0192
 chip_core/_07732_                                             0.0192
 chip_core/_09084_                                             0.0192
 chip_core/_02124_                                             0.0192
 chip_core/_00020_                                             0.0192
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[23].X          0.0192
 chip_core/_00813_                                             0.0192
 chip_core/mprj/mprj/net624                                    0.0192
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[23].X   0.0192
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[23].X   0.0192
 chip_core/_14177_                                             0.0192
 chip_core/net11749                                            0.0192
 chip_core/_02175_                                             0.0192
 chip_core/_01619_                                             0.0192
 chip_core/_00962_                                             0.0192
 chip_core/_07259_                                             0.0192
 chip_core/_07640_                                             0.0192
 chip_core/net8414                                             0.0192
 chip_core/housekeeping/_3169_                                 0.0192
 chip_core/_00559_                                             0.0192
 chip_core/_10415_                                             0.0192
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[27]      0.0192
 chip_core/_06878_                                             0.0192
 chip_core/mprj/mprj/net15                                     0.0192
 chip_core/housekeeping/_1084_                                 0.0192
 chip_core/net1993                                             0.0192
 chip_core/net4791                                             0.0192
 chip_core/_01871_                                             0.0192
 chip_core/net7810                                             0.0192
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[30]   0.0192
 chip_core/soc.core.la_out_storage[8]                          0.0192
 chip_core/_00865_                                             0.0192
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0192
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0192
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0192
 chip_core/net14605                                            0.0192
 chip_core/_05049_                                             0.0192
 chip_core/net3863                                             0.0192
 chip_core/_02125_                                             0.0191
 chip_core/_07473_                                             0.0191
 chip_core/_09042_                                             0.0191
 chip_core/_03328_                                             0.0191
 chip_core/_01593_                                             0.0191
 chip_core/_02965_                                             0.0191
 chip_core/net8094                                             0.0191
 chip_core/_04135_                                             0.0191
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0191
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0191
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0191
 chip_core/net7806                                             0.0191
 chip_core/_03273_                                             0.0191
 chip_core/net11175                                            0.0191
 chip_core/housekeeping/net1134                                0.0191
 chip_core/_00526_                                             0.0191
 chip_core/_04123_                                             0.0191
 chip_core/_01993_                                             0.0191
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][0]       0.0191
 chip_core/_07206_                                             0.0191
 chip_core/_11217_                                             0.0191
 chip_core/mprj/mprj/net332                                    0.0191
 chip_core/_01184_                                             0.0191
 chip_core/_01142_                                             0.0191
 chip_core/_08859_                                             0.0191
 chip_core/_00809_                                             0.0191
 chip_core/_00510_                                             0.0191
 chip_core/_09968_                                             0.0191
 chip_core/soc.core.spi_master_miso[0]                         0.0191
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0191
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0191
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0191
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0191
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0191
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0191
 chip_core/_03986_                                             0.0191
 chip_core/_12325_                                             0.0191
 chip_core/_15051_                                             0.0191
 chip_core/housekeeping/_3177_                                 0.0191
 chip_core/_01276_                                             0.0191
 chip_core/housekeeping/net806                                 0.0191
 chip_core/housekeeping/_2952_                                 0.0191
 chip_core/net3681                                             0.0191
 chip_core/net5708                                             0.0191
 chip_core/_01460_                                             0.0191
 chip_core/housekeeping/_2965_                                 0.0191
 chip_core/soc.core.VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED   0.0191
 chip_core/_15261_                                             0.0191
 chip_core/net4173                                             0.0191
 chip_core/_10472_                                             0.0191
 chip_core/_01335_                                             0.0190
 chip_core/_12550_                                             0.0190
 chip_core/mprj/mprj/_047_                                     0.0190
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0190
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0190
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0190
 chip_core/housekeeping/gpio_configure[29][11]                 0.0190
 chip_core/net8909                                             0.0190
 chip_core/_00794_                                             0.0190
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[5]                0.0190
 chip_core/net8089                                             0.0190
 chip_core/soc.core.mgmtsoc_scratch_storage[8]                 0.0190
 chip_core/_00644_                                             0.0190
 chip_core/_02101_                                             0.0190
 chip_core/_01264_                                             0.0190
 chip_core/housekeeping/_2626_                                 0.0190
 chip_core/_08997_                                             0.0190
 chip_core/_07883_                                             0.0190
 chip_core/housekeeping/_2638_                                 0.0190
 chip_core/net8787                                             0.0190
 chip_core/_10540_                                             0.0190
 chip_core/housekeeping/net1395                                0.0190
 chip_core/_00551_                                             0.0190
 chip_core/housekeeping/gpio_configure[35][4]                  0.0190
 chip_core/_09059_                                             0.0190
 chip_core/net2369                                             0.0190
 chip_core/_09230_                                             0.0190
 chip_core/housekeeping/_1323_                                 0.0190
 chip_core/net4483                                             0.0190
 chip_core/housekeeping/net556                                 0.0190
 chip_core/housekeeping/_3007_                                 0.0190
 chip_core/_02395_                                             0.0189
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[21]   0.0189
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0189
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0189
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0189
 chip_core/_07122_                                             0.0189
 chip_core/_07393_                                             0.0189
 chip_core/housekeeping/gpio_configure[11][1]                  0.0189
 chip_core/_00558_                                             0.0189
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0189
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0189
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0189
 chip_core/housekeeping/_1123_                                 0.0189
 chip_core/_01820_                                             0.0189
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0189
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0189
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0189
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0189
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0189
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0189
 chip_core/_12277_                                             0.0189
 chip_core/_08587_                                             0.0189
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]   0.0189
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0189
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0189
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0189
 chip_core/_04979_                                             0.0189
 chip_core/_10127_                                             0.0189
 chip_core/housekeeping/net795                                 0.0189
 chip_core/_09642_                                             0.0189
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0189
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0189
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0189
 chip_core/_12167_                                             0.0189
 chip_core/_01977_                                             0.0189
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0189
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0189
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0189
 chip_core/soc.core.la_ien_storage[85]                         0.0189
 chip_core/mprj/mprj/_028_                                     0.0189
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0189
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0189
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0189
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.SEL[3]        0.0189
 chip_core/housekeeping/net1216                                0.0189
 chip_core/_03367_                                             0.0189
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0189
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0189
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0189
 chip_core/mprj/mprj/net750                                    0.0189
 chip_core/_09355_                                             0.0189
 chip_core/net14655                                            0.0189
 chip_core/_08086_                                             0.0189
 chip_core/_07682_                                             0.0189
 chip_core/_12752_                                             0.0189
 chip_core/net3536                                             0.0189
 chip_core/_02143_                                             0.0188
 chip_core/_10445_                                             0.0188
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.A0BUF[0].X   0.0188
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.A0BUF[0].X   0.0188
 chip_core/soc.core.litespi_state[3]                           0.0188
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0188
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0188
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0188
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.A0BUF[0].X   0.0188
 chip_core/net8497                                             0.0188
 chip_core/_01068_                                             0.0188
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0188
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0188
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0188
 chip_core/_01226_                                             0.0188
 chip_core/_00981_                                             0.0188
 chip_core/net2424                                             0.0188
 chip_core/_13672_                                             0.0188
 chip_core/_07775_                                             0.0188
 chip_core/_02038_                                             0.0188
 chip_core/_00424_                                             0.0188
 chip_core/housekeeping/net1822                                0.0188
 chip_core/net3936                                             0.0188
 chip_core/housekeeping/_0797_                                 0.0188
 chip_core/_03375_                                             0.0188
 chip_core/_14691_                                             0.0188
 chip_core/_14539_                                             0.0188
 chip_core/soc.core.VexRiscv.execute_to_memory_INSTRUCTION[5]   0.0188
 chip_core/_09020_                                             0.0188
 chip_core/_09428_                                             0.0188
 chip_core/_01385_                                             0.0188
 chip_core/_15223_                                             0.0188
 chip_core/mprj/mprj/net1040                                   0.0188
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][16]      0.0188
 chip_core/housekeeping/net1235                                0.0188
 chip_core/_00921_                                             0.0188
 chip_core/_04278_                                             0.0188
 chip_core/_13595_                                             0.0188
 chip_core/_11758_                                             0.0188
 chip_core/housekeeping/gpio_configure[15][0]                  0.0188
 chip_core/housekeeping/net1062                                0.0188
 chip_core/_00476_                                             0.0187
 chip_core/net580                                              0.0187
 chip_core/_01480_                                             0.0187
 chip_core/net6534                                             0.0187
 chip_core/_13810_                                             0.0187
 chip_core/_03127_                                             0.0187
 chip_core/_03622_                                             0.0187
 chip_core/_13619_                                             0.0187
 chip_core/net13683                                            0.0187
 chip_core/housekeeping/_2703_                                 0.0187
 chip_core/housekeeping/_1511_                                 0.0187
 chip_core/_10421_                                             0.0187
 chip_core/_01326_                                             0.0187
 chip_core/net7891                                             0.0187
 chip_core/_13146_                                             0.0187
 chip_core/_02364_                                             0.0187
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][13]     0.0187
 chip_core/soc.core.dbg_uart_data[9]                           0.0187
 chip_core/_02790_                                             0.0187
 chip_core/_11324_                                             0.0187
 chip_core/_09087_                                             0.0187
 chip_core/_14114_                                             0.0187
 chip_core/_13179_                                             0.0187
 chip_core/net6672                                             0.0187
 chip_core/_04333_                                             0.0187
 chip_core/_13602_                                             0.0187
 chip_core/_14169_                                             0.0187
 chip_core/_09154_                                             0.0187
 chip_core/net7299                                             0.0187
 chip_core/net8965                                             0.0187
 chip_core/mprj/mprj/net660                                    0.0187
 chip_core/_03259_                                             0.0187
 chip_core/_01944_                                             0.0187
 chip_core/_11190_                                             0.0187
 chip_core/net9013                                             0.0187
 chip_core/_13838_                                             0.0187
 chip_core/net3679                                             0.0187
 chip_core/net5055                                             0.0187
 chip_core/_10711_                                             0.0187
 chip_core/soc.core.la_oe_storage[126]                         0.0187
 chip_core/_01917_                                             0.0186
 chip_core/_13851_                                             0.0186
 chip_core/housekeeping/net1347                                0.0186
 chip_core/_14774_                                             0.0186
 chip_core/_14008_                                             0.0186
 chip_core/_00855_                                             0.0186
 chip_core/housekeeping/net1582                                0.0186
 chip_core/net3159                                             0.0186
 chip_core/_09021_                                             0.0186
 chip_core/_02932_                                             0.0186
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0186
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0186
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0186
 chip_core/net9049                                             0.0186
 chip_core/soc.core.interface10_bank_bus_dat_r[31]             0.0186
 chip_core/_11291_                                             0.0186
 chip_core/_10436_                                             0.0186
 chip_core/_01265_                                             0.0186
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[15]                0.0186
 chip_core/_09769_                                             0.0186
 chip_core/_00719_                                             0.0186
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[17]   0.0186
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[21]   0.0186
 chip_core/_02657_                                             0.0186
 chip_core/housekeeping/net1354                                0.0186
 chip_core/_10876_                                             0.0186
 chip_core/_06702_                                             0.0186
 chip_core/_14525_                                             0.0186
 chip_core/net8441                                             0.0186
 chip_core/_02002_                                             0.0186
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN   0.0186
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN   0.0186
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN   0.0186
 chip_core/_13590_                                             0.0186
 chip_core/_02960_                                             0.0186
 chip_core/net8545                                             0.0186
 chip_core/net14598                                            0.0186
 chip_core/_01064_                                             0.0186
 chip_core/_01933_                                             0.0186
 chip_core/housekeeping/net513                                 0.0185
 chip_core/_13597_                                             0.0185
 chip_core/net3469                                             0.0185
 chip_core/_02546_                                             0.0185
 chip_core/_00324_                                             0.0185
 chip_core/net8049                                             0.0185
 chip_core/_13811_                                             0.0185
 chip_core/_00959_                                             0.0185
 chip_core/net8477                                             0.0185
 chip_core/_15244_                                             0.0185
 chip_core/_03329_                                             0.0185
 chip_core/_08413_                                             0.0185
 chip_core/_04837_                                             0.0185
 chip_core/_13796_                                             0.0185
 chip_core/housekeeping/_0187_                                 0.0185
 chip_core/_12662_                                             0.0185
 chip_core/soc.core.la_ien_storage[78]                         0.0185
 chip_core/net4009                                             0.0185
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[10]   0.0185
 chip_core/net9683                                             0.0185
 chip_core/_02132_                                             0.0185
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0185
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0185
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0185
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0185
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0185
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0185
 chip_core/net5762                                             0.0185
 chip_core/_14071_                                             0.0185
 chip_core/net626                                              0.0185
 chip_core/_10773_                                             0.0185
 chip_core/net9090                                             0.0185
 chip_core/net3490                                             0.0184
 chip_core/net6901                                             0.0184
 chip_core/_10224_                                             0.0184
 chip_core/_11179_                                             0.0184
 chip_core/housekeeping/net641                                 0.0184
 chip_core/_12596_                                             0.0184
 chip_core/_00703_                                             0.0184
 chip_core/_03283_                                             0.0184
 chip_core/_00155_                                             0.0184
 chip_core/_07813_                                             0.0184
 chip_core/_11715_                                             0.0184
 chip_core/_09852_                                             0.0184
 chip_core/housekeeping/_1837_                                 0.0184
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[20]      0.0184
 chip_core/mprj/mprj/net884                                    0.0184
 chip_core/housekeeping/net1045                                0.0184
 chip_core/net7815                                             0.0184
 chip_core/_14384_                                             0.0184
 chip_core/net8682                                             0.0184
 chip_core/_13459_                                             0.0184
 chip_core/housekeeping/_1980_                                 0.0184
 chip_core/_00781_                                             0.0184
 chip_core/_00757_                                             0.0184
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0184
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0184
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0184
 chip_core/net3299                                             0.0184
 chip_core/_13462_                                             0.0184
 chip_core/_04167_                                             0.0184
 chip_core/_00792_                                             0.0184
 chip_core/soc.core.dbg_uart_data[1]                           0.0184
 chip_core/net5707                                             0.0184
 chip_core/_02485_                                             0.0184
 chip_core/housekeeping/gpio_configure[15][3]                  0.0184
 chip_core/mprj/mprj/net649                                    0.0184
 chip_core/_15329_                                             0.0183
 chip_core/_01236_                                             0.0183
 chip_core/_00491_                                             0.0183
 chip_core/_02752_                                             0.0183
 chip_core/_01987_                                             0.0183
 chip_core/_00603_                                             0.0183
 chip_core/_01278_                                             0.0183
 chip_core/_15005_                                             0.0183
 chip_core/housekeeping/_2065_                                 0.0183
 chip_core/net2021                                             0.0183
 chip_core/_13108_                                             0.0183
 chip_core/_03014_                                             0.0183
 chip_core/housekeeping/net1176                                0.0183
 chip_core/_00688_                                             0.0183
 chip_core/_00768_                                             0.0183
 chip_core/_00968_                                             0.0183
 chip_core/_03546_                                             0.0183
 chip_core/housekeeping/_1141_                                 0.0183
 chip_core/_10090_                                             0.0183
 chip_core/_15228_                                             0.0183
 chip_core/_15334_                                             0.0183
 chip_core/_03213_                                             0.0183
 chip_core/_07541_                                             0.0183
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]   0.0183
 chip_core/_00737_                                             0.0183
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[22].A   0.0183
 chip_core/_14955_                                             0.0183
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[22].A   0.0183
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0183
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0183
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0183
 chip_core/_08109_                                             0.0183
 chip_core/net3351                                             0.0183
 chip_core/_14004_                                             0.0182
 chip_core/_13398_                                             0.0182
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0182
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0182
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0182
 chip_core/soc.core.multiregimpl25_regs0                       0.0182
 chip_core/_02233_                                             0.0182
 chip_core/_12686_                                             0.0182
 chip_core/net3562                                             0.0182
 chip_core/net2355                                             0.0182
 chip_core/_15023_                                             0.0182
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[29]   0.0182
 chip_core/_01259_                                             0.0182
 chip_core/_00403_                                             0.0182
 chip_core/housekeeping/_1054_                                 0.0182
 chip_core/mprj/mprj/net137                                    0.0182
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0182
 chip_core/_02240_                                             0.0182
 chip_core/_14980_                                             0.0182
 chip_core/_14147_                                             0.0182
 chip_core/_02944_                                             0.0182
 chip_core/_02817_                                             0.0182
 chip_core/mprj/mprj/net762                                    0.0182
 chip_core/_02705_                                             0.0182
 chip_core/_09864_                                             0.0182
 chip_core/_02001_                                             0.0182
 chip_core/housekeeping/net747                                 0.0182
 chip_core/mgmt_buffers.caravel_rstn                           0.0182
 chip_core/_01009_                                             0.0182
 chip_core/housekeeping/net1281                                0.0182
 chip_core/net2537                                             0.0182
 chip_core/_15020_                                             0.0182
 chip_core/_02439_                                             0.0182
 chip_core/_13587_                                             0.0182
 chip_core/mprj/mprj/net559                                    0.0182
 chip_core/net3644                                             0.0182
 chip_core/housekeeping/net773                                 0.0182
 chip_core/_03385_                                             0.0182
 chip_core/_10086_                                             0.0182
 chip_core/_03648_                                             0.0181
 chip_core/_15099_                                             0.0181
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[22]        0.0181
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[22]   0.0181
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[22]   0.0181
 chip_core/_02005_                                             0.0181
 chip_core/_02698_                                             0.0181
 chip_core/_03124_                                             0.0181
 chip_core/_15491_                                             0.0181
 chip_core/_01025_                                             0.0181
 chip_core/_10419_                                             0.0181
 chip_core/mprj/mprj/net1152                                   0.0181
 chip_core/housekeeping/_2119_                                 0.0181
 chip_core/housekeeping/_1939_                                 0.0181
 chip_core/_00108_                                             0.0181
 chip_core/_01042_                                             0.0181
 chip_core/_10533_                                             0.0181
 chip_core/_00797_                                             0.0181
 chip_core/mprj/mprj/net600                                    0.0181
 chip_core/_01005_                                             0.0181
 chip_core/_10441_                                             0.0181
 chip_core/_01210_                                             0.0181
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][30]     0.0181
 chip_core/_02105_                                             0.0181
 chip_core/_06755_                                             0.0181
 chip_core/_00937_                                             0.0181
 chip_core/_01346_                                             0.0181
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.A0BUF[1].X           0.0181
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.A0BUF[1].X   0.0181
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.A0BUF[1].X   0.0181
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][8]      0.0181
 chip_core/net2327                                             0.0181
 chip_core/_04516_                                             0.0181
 chip_core/_09928_                                             0.0181
 chip_core/_11830_                                             0.0181
 chip_core/_08155_                                             0.0181
 chip_core/_11789_                                             0.0181
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.WEBUF[1].A   0.0181
 chip_core/net9061                                             0.0181
 chip_core/_04827_                                             0.0181
 chip_core/soc.core.litespiphy_state[1]                        0.0181
 chip_core/_01282_                                             0.0181
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.WEBUF[1].A   0.0181
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.WEBUF[1].A   0.0181
 chip_core/housekeeping/_1905_                                 0.0181
 chip_core/_12698_                                             0.0181
 chip_core/_04973_                                             0.0181
 chip_core/_02646_                                             0.0180
 chip_core/_00654_                                             0.0180
 chip_core/_11498_                                             0.0180
 chip_core/_07474_                                             0.0180
 chip_core/housekeeping/net1327                                0.0180
 chip_core/_13608_                                             0.0180
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.SEL[0]   0.0180
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.SEL[0]   0.0180
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.SEL[0]        0.0180
 chip_core/housekeeping/_1080_                                 0.0180
 chip_core/housekeeping/_1216_                                 0.0180
 chip_core/_08495_                                             0.0180
 chip_core/_13239_                                             0.0180
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[22].A          0.0180
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0180
 chip_core/_02722_                                             0.0180
 chip_core/_00561_                                             0.0180
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0180
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0180
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0180
 chip_core/_12564_                                             0.0180
 chip_core/_15315_                                             0.0180
 chip_core/housekeeping/net1906                                0.0180
 chip_core/_02346_                                             0.0180
 chip_core/_11952_                                             0.0180
 chip_core/_02424_                                             0.0180
 chip_core/_02225_                                             0.0180
 chip_core/housekeeping/net1005                                0.0180
 chip_core/_13203_                                             0.0180
 chip_core/net4392                                             0.0180
 chip_core/_15006_                                             0.0180
 chip_core/housekeeping/net1466                                0.0180
 chip_core/net6110                                             0.0180
 chip_core/_10706_                                             0.0180
 chip_core/_08401_                                             0.0180
 chip_core/_08286_                                             0.0180
 chip_core/_11375_                                             0.0180
 chip_core/_12890_                                             0.0180
 chip_core/net4138                                             0.0179
 chip_core/housekeeping/_2215_                                 0.0179
 chip_core/net3902                                             0.0179
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[15]         0.0179
 chip_core/soc.core.storage[4][1]                              0.0179
 chip_core/_10316_                                             0.0179
 chip_core/_00199_                                             0.0179
 chip_core/_02977_                                             0.0179
 chip_core/housekeeping/_2236_                                 0.0179
 chip_core/_02695_                                             0.0179
 chip_core/mprj/mprj/net791                                    0.0179
 chip_core/_14993_                                             0.0179
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[31]   0.0179
 chip_core/_04196_                                             0.0179
 chip_core/_10266_                                             0.0179
 chip_core/_01034_                                             0.0179
 chip_core/_01319_                                             0.0179
 chip_core/_02354_                                             0.0179
 chip_core/_01178_                                             0.0179
 chip_core/net6583                                             0.0179
 chip_core/housekeeping/net1300                                0.0179
 chip_core/_00417_                                             0.0179
 chip_core/_12740_                                             0.0179
 chip_core/_10548_                                             0.0179
 chip_core/_01124_                                             0.0179
 chip_core/_03795_                                             0.0179
 chip_core/net1641                                             0.0179
 chip_core/_14733_                                             0.0179
 chip_core/_07500_                                             0.0179
 chip_core/_12305_                                             0.0179
 chip_core/mprj/mprj/_025_                                     0.0179
 chip_core/_02248_                                             0.0179
 chip_core/_15194_                                             0.0179
 chip_core/net4161                                             0.0179
 chip_core/soc.core.mgmtsoc_litespisdrphycore_dq_o             0.0178
 chip_core/_00548_                                             0.0178
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[22]   0.0178
 chip_core/_00879_                                             0.0178
 chip_core/housekeeping/net1091                                0.0178
 chip_core/net11677                                            0.0178
 chip_core/_00849_                                             0.0178
 chip_core/mgmt_buffers.la_data_in_mprj_bar[7]                 0.0178
 chip_core/_02388_                                             0.0178
 chip_core/net7215                                             0.0178
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0178
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0178
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0178
 chip_core/soc.core.mgmtsoc_bus_errors[31]                     0.0178
 chip_core/soc.core.dbg_uart_data[27]                          0.0178
 chip_core/_14722_                                             0.0178
 chip_core/net613                                              0.0178
 chip_core/_09137_                                             0.0178
 chip_core/_08949_                                             0.0178
 chip_core/_14610_                                             0.0178
 chip_core/_06766_                                             0.0178
 chip_core/mprj/mprj/net445                                    0.0178
 chip_core/_12448_                                             0.0178
 chip_core/net7732                                             0.0178
 chip_core/_12814_                                             0.0178
 chip_core/_02461_                                             0.0178
 chip_core/housekeeping/net584                                 0.0178
 chip_core/soc.core.mgmtsoc_bus_errors[1]                      0.0178
 chip_core/net3877                                             0.0178
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[1]          0.0178
 chip_core/mprj/mprj/net789                                    0.0178
 chip_core/soc.core.multiregimpl80_regs1                       0.0178
 chip_core/soc.core.multiregimpl35_regs0                       0.0178
 chip_core/_02667_                                             0.0178
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0178
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0178
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0178
 chip_core/_10658_                                             0.0178
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0178
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0178
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0178
 chip_core/soc.core.RAM256.BANK128[1].RAM128/Do0MUX.SEL1[0]    0.0178
 chip_core/soc.core.RAM256.BANK128[0].RAM128/Do0MUX.SEL1[0]    0.0178
 chip_core/soc.core.RAM128/Do0MUX.SEL1[0]                      0.0178
 chip_core/_01850_                                             0.0178
 chip_core/net3270                                             0.0178
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.A0BUF[2].X   0.0177
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.A0BUF[2].X   0.0177
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.A0BUF[2].X   0.0177
 chip_core/_03295_                                             0.0177
 chip_core/housekeeping/_0550_                                 0.0177
 chip_core/_01818_                                             0.0177
 chip_core/_02653_                                             0.0177
 chip_core/housekeeping/_2850_                                 0.0177
 chip_core/net9238                                             0.0177
 chip_core/_08809_                                             0.0177
 chip_core/soc.core.la_out_storage[54]                         0.0177
 chip_core/_14750_                                             0.0177
 chip_core/_02732_                                             0.0177
 chip_core/_15407_                                             0.0177
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0177
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0177
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0177
 chip_core/_07238_                                             0.0177
 chip_core/_03553_                                             0.0177
 chip_core/net5421                                             0.0177
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[31]      0.0177
 chip_core/_10521_                                             0.0177
 chip_core/_06680_                                             0.0177
 chip_core/_07003_                                             0.0177
 chip_core/_08305_                                             0.0177
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[20]                0.0177
 chip_core/_10852_                                             0.0177
 chip_core/_02174_                                             0.0177
 chip_core/_00915_                                             0.0177
 chip_core/_11532_                                             0.0177
 chip_core/_00762_                                             0.0177
 chip_core/soc.core.storage_1[3][6]                            0.0177
 chip_core/_02303_                                             0.0177
 chip_core/net8603                                             0.0177
 chip_core/mprj/mprj/net1162                                   0.0177
 chip_core/_00429_                                             0.0177
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[8]   0.0177
 chip_core/_14977_                                             0.0177
 chip_core/_09876_                                             0.0176
 chip_core/net3555                                             0.0176
 chip_core/_15296_                                             0.0176
 chip_core/_02630_                                             0.0176
 chip_core/_12386_                                             0.0176
 chip_core/housekeeping/_3096_                                 0.0176
 chip_core/_02062_                                             0.0176
 chip_core/net4730                                             0.0176
 chip_core/_02293_                                             0.0176
 chip_core/_10438_                                             0.0176
 chip_core/_04094_                                             0.0176
 chip_core/housekeeping/net1022                                0.0176
 chip_core/net6281                                             0.0176
 chip_core/_04997_                                             0.0176
 chip_core/_01138_                                             0.0176
 chip_core/_11825_                                             0.0176
 chip_core/soc.core.multiregimpl91_regs1                       0.0176
 chip_core/_08810_                                             0.0176
 chip_core/_04350_                                             0.0176
 chip_core/_15054_                                             0.0176
 chip_core/_03931_                                             0.0176
 chip_core/_03344_                                             0.0176
 chip_core/soc.core.gpioin1_gpioin1_mode_storage               0.0176
 chip_core/_06830_                                             0.0176
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[3]   0.0176
 chip_core/housekeeping/gpio_configure[26][1]                  0.0176
 chip_core/_01688_                                             0.0176
 chip_core/_14064_                                             0.0176
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0175
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0175
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0175
 chip_core/_10697_                                             0.0175
 chip_core/net3806                                             0.0175
 chip_core/_08597_                                             0.0175
 chip_core/_14366_                                             0.0175
 chip_core/net3258                                             0.0175
 chip_core/_00621_                                             0.0175
 chip_core/soc.core.multiregimpl51_regs0                       0.0175
 chip_core/_07264_                                             0.0175
 chip_core/net3654                                             0.0175
 chip_core/_12388_                                             0.0175
 chip_core/_02299_                                             0.0175
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[27]              0.0175
 chip_core/soc.core.multiregimpl33_regs1                       0.0175
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[5]   0.0175
 chip_core/mprj/mprj/net953                                    0.0175
 chip_core/_01946_                                             0.0175
 chip_core/mgmt_buffers.mprj_dat_o_core[14]                    0.0175
 chip_core/_08920_                                             0.0175
 chip_core/net8502                                             0.0175
 chip_core/net9105                                             0.0175
 chip_core/housekeeping/net781                                 0.0175
 chip_core/_01989_                                             0.0175
 chip_core/mprj/mprj/net26                                     0.0175
 chip_core/_00293_                                             0.0175
 chip_core/soc.core.interface5_bank_bus_dat_r[0]               0.0175
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0175
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0175
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0175
 chip_core/_08276_                                             0.0175
 chip_core/net3978                                             0.0175
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[7]          0.0175
 chip_core/_02078_                                             0.0175
 chip_core/net584                                              0.0175
 chip_core/_03951_                                             0.0175
 chip_core/net5296                                             0.0175
 chip_core/soc.core.interface6_bank_bus_dat_r[5]               0.0175
 chip_core/mprj/mprj/_044_                                     0.0175
 chip_core/_01342_                                             0.0175
 chip_core/_00591_                                             0.0175
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0174
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0174
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0174
 chip_core/_02514_                                             0.0174
 chip_core/_07510_                                             0.0174
 chip_core/_01258_                                             0.0174
 chip_core/_10095_                                             0.0174
 chip_core/mprj/mprj/net971                                    0.0174
 chip_core/_01263_                                             0.0174
 chip_core/_00988_                                             0.0174
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[3]         0.0174
 chip_core/_01556_                                             0.0174
 chip_core/_01532_                                             0.0174
 chip_core/net8741                                             0.0174
 chip_core/net3331                                             0.0174
 chip_core/net8024                                             0.0174
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[3]   0.0174
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[3]   0.0174
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0174
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0174
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0174
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[2]                 0.0174
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0174
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0174
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0174
 chip_core/_03080_                                             0.0174
 chip_core/net9678                                             0.0174
 chip_core/soc.core.interface6_bank_bus_dat_r[15]              0.0174
 chip_core/_09985_                                             0.0174
 chip_core/housekeeping/_3072_                                 0.0174
 chip_core/_00640_                                             0.0174
 chip_core/_03411_                                             0.0174
 chip_core/housekeeping/net759                                 0.0174
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0174
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0174
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0174
 chip_core/_10444_                                             0.0174
 chip_core/_10456_                                             0.0174
 chip_core/_03628_                                             0.0174
 chip_core/_10203_                                             0.0174
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[2]   0.0174
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[2]         0.0174
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[2]   0.0174
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[25]        0.0174
 chip_core/_13467_                                             0.0174
 chip_core/_07109_                                             0.0174
 chip_core/_09148_                                             0.0174
 chip_core/_03183_                                             0.0174
 chip_core/net10429                                            0.0174
 chip_core/net8604                                             0.0174
 chip_core/net747                                              0.0174
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0174
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0174
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0174
 chip_core/housekeeping/net1081                                0.0174
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][4]      0.0174
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[22]      0.0174
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]   0.0174
 chip_core/net3290                                             0.0174
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]   0.0174
 chip_core/net8430                                             0.0174
 chip_core/net14664                                            0.0174
 chip_core/mprj/mprj/net939                                    0.0174
 chip_core/net11092                                            0.0174
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0173
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0173
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0173
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[15]              0.0173
 chip_core/housekeeping/gpio_configure[35][10]                 0.0173
 chip_core/_14494_                                             0.0173
 chip_core/_08316_                                             0.0173
 chip_core/_07615_                                             0.0173
 chip_core/housekeeping/net1297                                0.0173
 chip_core/housekeeping/net104                                 0.0173
 chip_core/_01942_                                             0.0173
 chip_core/_09846_                                             0.0173
 chip_core/_14695_                                             0.0173
 chip_core/_10531_                                             0.0173
 chip_core/_00615_                                             0.0173
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[2]       0.0173
 chip_core/_01813_                                             0.0173
 chip_core/housekeeping/net1375                                0.0173
 chip_core/net3193                                             0.0173
 chip_core/_10205_                                             0.0173
 chip_core/_02973_                                             0.0173
 chip_core/_01161_                                             0.0173
 chip_core/_08774_                                             0.0173
 chip_core/net14930                                            0.0173
 chip_core/net5427                                             0.0173
 chip_core/net6116                                             0.0173
 chip_core/housekeeping/net1369                                0.0173
 chip_core/_01261_                                             0.0173
 chip_core/_10647_                                             0.0173
 chip_core/_08675_                                             0.0173
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0173
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0173
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0173
 chip_core/net3384                                             0.0173
 chip_core/_12727_                                             0.0173
 chip_core/net1575                                             0.0173
 chip_core/_02061_                                             0.0173
 chip_core/soc.core.spi_master_mosi_data[3]                    0.0173
 chip_core/_04543_                                             0.0173
 chip_core/net5384                                             0.0173
 chip_core/_00984_                                             0.0173
 chip_core/housekeeping/net630                                 0.0173
 chip_core/_02678_                                             0.0173
 chip_core/_13562_                                             0.0173
 chip_core/_09767_                                             0.0173
 chip_core/net3505                                             0.0173
 chip_core/_14659_                                             0.0173
 chip_core/_03873_                                             0.0173
 chip_core/net4463                                             0.0173
 chip_core/net1513                                             0.0173
 chip_core/_03535_                                             0.0173
 chip_core/_09361_                                             0.0173
 chip_core/_03846_                                             0.0173
 chip_core/_14930_                                             0.0172
 chip_core/_00497_                                             0.0172
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[16]   0.0172
 chip_core/_01975_                                             0.0172
 chip_core/net4360                                             0.0172
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0172
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0172
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0172
 chip_core/_04047_                                             0.0172
 chip_core/housekeeping/gpio_configure[11][8]                  0.0172
 chip_core/_02552_                                             0.0172
 chip_core/net4812                                             0.0172
 chip_core/_01568_                                             0.0172
 chip_core/_07177_                                             0.0172
 chip_core/net3137                                             0.0172
 chip_core/_09583_                                             0.0172
 chip_core/soc.core.la_ien_storage[24]                         0.0172
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[16].X          0.0172
 chip_core/_02452_                                             0.0172
 chip_core/mprj/mprj/net776                                    0.0172
 chip_core/_11493_                                             0.0172
 chip_core/net1551                                             0.0172
 chip_core/_15445_                                             0.0172
 chip_core/housekeeping/net1482                                0.0172
 chip_core/_15320_                                             0.0172
 chip_core/_00537_                                             0.0172
 chip_core/housekeeping/net618                                 0.0172
 chip_core/_02568_                                             0.0172
 chip_core/_07861_                                             0.0172
 chip_core/_01884_                                             0.0172
 chip_core/_02176_                                             0.0171
 chip_core/_04934_                                             0.0171
 chip_core/soc.core.dbg_uart_data[5]                           0.0171
 chip_core/_07505_                                             0.0171
 chip_core/_04420_                                             0.0171
 chip_core/_09649_                                             0.0171
 chip_core/mprj/mprj/net1009                                   0.0171
 chip_core/_04332_                                             0.0171
 chip_core/_12031_                                             0.0171
 chip_core/_10840_                                             0.0171
 chip_core/_04306_                                             0.0171
 chip_core/_03564_                                             0.0171
 chip_core/net4881                                             0.0171
 chip_core/_14068_                                             0.0171
 chip_core/_12475_                                             0.0171
 chip_core/_02644_                                             0.0171
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[29]         0.0171
 chip_core/_15217_                                             0.0171
 chip_core/_04290_                                             0.0171
 chip_core/housekeeping/net855                                 0.0171
 chip_core/_11242_                                             0.0171
 chip_core/housekeeping/net423                                 0.0171
 chip_core/_14273_                                             0.0171
 chip_core/_10546_                                             0.0171
 chip_core/_10723_                                             0.0171
 chip_core/_01267_                                             0.0171
 chip_core/_00472_                                             0.0171
 chip_core/soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[3]   0.0171
 chip_core/housekeeping/_0614_                                 0.0171
 chip_core/_07634_                                             0.0171
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[29]              0.0171
 chip_core/_07258_                                             0.0170
 chip_core/_00469_                                             0.0170
 chip_core/_13180_                                             0.0170
 chip_core/_01679_                                             0.0170
 chip_core/soc.core.multiregimpl4_regs1                        0.0170
 chip_core/_00264_                                             0.0170
 chip_core/net3513                                             0.0170
 chip_core/_00718_                                             0.0170
 chip_core/_09977_                                             0.0170
 chip_core/_00140_                                             0.0170
 chip_core/_00520_                                             0.0170
 chip_core/_10401_                                             0.0170
 chip_core/_09661_                                             0.0170
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[18].X          0.0170
 chip_core/housekeeping/_2226_                                 0.0170
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0170
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0170
 chip_core/_10691_                                             0.0170
 chip_core/_13389_                                             0.0170
 chip_core/_01980_                                             0.0170
 chip_core/_00083_                                             0.0170
 chip_core/net4471                                             0.0170
 chip_core/_02359_                                             0.0170
 chip_core/_00310_                                             0.0170
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[18].X   0.0170
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[18].X   0.0170
 chip_core/_10716_                                             0.0170
 chip_core/soc.core.la_out_storage[76]                         0.0170
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[30]         0.0170
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[22]         0.0170
 chip_core/_10859_                                             0.0170
 chip_core/_04090_                                             0.0170
 chip_core/net9001                                             0.0170
 chip_core/soc.core.multiregimpl118_regs0                      0.0170
 chip_core/housekeeping/net1309                                0.0170
 chip_core/housekeeping/mgmt_gpio_data_buf[17]                 0.0170
 chip_core/_10155_                                             0.0170
 chip_core/_08439_                                             0.0170
 chip_core/_08404_                                             0.0170
 chip_core/net7940                                             0.0170
 chip_core/_03011_                                             0.0170
 chip_core/housekeeping/_0897_                                 0.0170
 chip_core/mprj/mprj/_107_                                     0.0170
 chip_core/_03416_                                             0.0169
 chip_core/_10464_                                             0.0169
 chip_core/_10515_                                             0.0169
 chip_core/_11638_                                             0.0169
 chip_core/net4814                                             0.0169
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DEC0.EN   0.0169
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][14]     0.0169
 chip_core/_07436_                                             0.0169
 chip_core/_07331_                                             0.0169
 chip_core/_01779_                                             0.0169
 chip_core/_14991_                                             0.0169
 chip_core/housekeeping/mgmt_gpio_data[25]                     0.0169
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DEC0.EN   0.0169
 chip_core/_14902_                                             0.0169
 chip_core/net8873                                             0.0169
 chip_core/_08122_                                             0.0169
 chip_core/_04970_                                             0.0169
 chip_core/net4301                                             0.0169
 chip_core/net8421                                             0.0169
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0169
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0169
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0169
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0169
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0169
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0169
 chip_core/_09012_                                             0.0169
 chip_core/net7900                                             0.0169
 chip_core/_06811_                                             0.0169
 chip_core/_11840_                                             0.0169
 chip_core/_11274_                                             0.0169
 chip_core/_14997_                                             0.0169
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0169
 chip_core/_11440_                                             0.0168
 chip_core/_09043_                                             0.0168
 chip_core/_01170_                                             0.0168
 chip_core/_01755_                                             0.0168
 chip_core/_09412_                                             0.0168
 chip_core/net3392                                             0.0168
 chip_core/_16516_                                             0.0168
 chip_core/_00106_                                             0.0168
 chip_core/_02173_                                             0.0168
 chip_core/_15439_                                             0.0168
 chip_core/_07928_                                             0.0168
 chip_core/_00519_                                             0.0168
 chip_core/_00312_                                             0.0168
 chip_core/net5576                                             0.0168
 chip_core/_07759_                                             0.0168
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[0]   0.0168
 chip_core/_10517_                                             0.0168
 chip_core/net9027                                             0.0168
 chip_core/soc.core.VexRiscv.execute_to_memory_INSTRUCTION[10]   0.0168
 chip_core/_11270_                                             0.0168
 chip_core/_08146_                                             0.0168
 chip_core/_12575_                                             0.0168
 chip_core/_01176_                                             0.0168
 chip_core/_05055_                                             0.0168
 chip_core/_10099_                                             0.0168
 chip_core/_00384_                                             0.0168
 chip_core/_09878_                                             0.0168
 chip_core/housekeeping/wbbd_addr[2]                           0.0168
 chip_core/_12798_                                             0.0168
 chip_core/housekeeping/net1003                                0.0168
 chip_core/housekeeping/net1374                                0.0168
 chip_core/_07499_                                             0.0168
 chip_core/_00598_                                             0.0168
 chip_core/net4896                                             0.0168
 chip_core/_10771_                                             0.0168
 chip_core/_00311_                                             0.0168
 chip_core/_00244_                                             0.0168
 chip_core/housekeeping/net531                                 0.0168
 chip_core/net3791                                             0.0167
 chip_core/housekeeping/_2090_                                 0.0167
 chip_core/_12064_                                             0.0167
 chip_core/net4250                                             0.0167
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][19]     0.0167
 chip_core/net6848                                             0.0167
 chip_core/_01070_                                             0.0167
 chip_core/gpio_control_in_1a[3].shift_register[0]             0.0167
 chip_core/net6303                                             0.0167
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][19]      0.0167
 chip_core/_00670_                                             0.0167
 chip_core/_00465_                                             0.0167
 chip_core/_11381_                                             0.0167
 chip_core/_15363_                                             0.0167
 chip_core/net1576                                             0.0167
 chip_core/net4566                                             0.0167
 chip_core/_00277_                                             0.0167
 chip_core/_15335_                                             0.0167
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[21]   0.0167
 chip_core/_00945_                                             0.0167
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]   0.0167
 chip_core/_03226_                                             0.0167
 chip_core/_02417_                                             0.0167
 chip_core/_10202_                                             0.0167
 chip_core/soc.core.la_oe_storage[111]                         0.0167
 chip_core/_04553_                                             0.0167
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0167
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0167
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0167
 chip_core/_13312_                                             0.0167
 chip_core/_02131_                                             0.0167
 chip_core/_14720_                                             0.0167
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.A0BUF[1].X   0.0167
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.A0BUF[1].X   0.0167
 chip_core/net4297                                             0.0167
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.A0BUF[1].X           0.0167
 chip_core/_10836_                                             0.0167
 chip_core/_02855_                                             0.0167
 chip_core/_14823_                                             0.0167
 chip_core/_14380_                                             0.0167
 chip_core/net1905                                             0.0167
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[10]   0.0167
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[20]   0.0167
 chip_core/_09811_                                             0.0167
 chip_core/soc.core.interface9_bank_bus_dat_r[12]              0.0167
 chip_core/_01174_                                             0.0167
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[13]        0.0167
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[13]   0.0167
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[13]   0.0167
 chip_core/housekeeping/net1306                                0.0167
 chip_core/_12435_                                             0.0167
 chip_core/_10718_                                             0.0167
 chip_core/housekeeping/gpio_configure[33][1]                  0.0167
 chip_core/_12713_                                             0.0166
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.A0BUF[1].X   0.0166
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.A0BUF[1].X   0.0166
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.A0BUF[1].X   0.0166
 chip_core/_01300_                                             0.0166
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0166
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0166
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DEC0.EN              0.0166
 chip_core/_00577_                                             0.0166
 chip_core/net7220                                             0.0166
 chip_core/net8734                                             0.0166
 chip_core/housekeeping/gpio_configure[23][9]                  0.0166
 chip_core/soc.core.VexRiscv.lastStagePc[8]                    0.0166
 chip_core/_07669_                                             0.0166
 chip_core/_01553_                                             0.0166
 chip_core/net6993                                             0.0166
 chip_core/_15019_                                             0.0166
 chip_core/_03282_                                             0.0166
 chip_core/_02040_                                             0.0166
 chip_core/soc.core.la_ien_storage[28]                         0.0166
 chip_core/housekeeping/irq_1_inputsrc                         0.0166
 chip_core/_12746_                                             0.0166
 chip_core/_00756_                                             0.0166
 chip_core/housekeeping/net682                                 0.0166
 chip_core/housekeeping/_1437_                                 0.0166
 chip_core/_04920_                                             0.0166
 chip_core/housekeeping/net585                                 0.0166
 chip_core/_07614_                                             0.0166
 chip_core/_00873_                                             0.0166
 chip_core/net5437                                             0.0166
 chip_core/mprj/mprj/net669                                    0.0166
 chip_core/_02743_                                             0.0166
 chip_core/_10244_                                             0.0166
 chip_core/_06993_                                             0.0166
 chip_core/_15056_                                             0.0165
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[18]   0.0165
 chip_core/_14195_                                             0.0165
 chip_core/_08432_                                             0.0165
 chip_core/mgmt_buffers.la_data_out_core[2]                    0.0165
 chip_core/net14704                                            0.0165
 chip_core/_00623_                                             0.0165
 chip_core/_14461_                                             0.0165
 chip_core/_00822_                                             0.0165
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0165
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0165
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0165
 chip_core/net6392                                             0.0165
 chip_core/_01362_                                             0.0165
 chip_core/_04937_                                             0.0165
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0165
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0165
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0165
 chip_core/_12855_                                             0.0165
 chip_core/_12972_                                             0.0165
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[26]               0.0165
 chip_core/_04171_                                             0.0165
 chip_core/mprj/mprj/net621                                    0.0165
 chip_core/_10830_                                             0.0165
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][31]     0.0165
 chip_core/_01978_                                             0.0165
 chip_core/_00655_                                             0.0165
 chip_core/_10912_                                             0.0165
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.A0BUF[0].X   0.0165
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.A0BUF[0].X   0.0165
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.A0BUF[0].X   0.0165
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0165
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0165
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0165
 chip_core/_02536_                                             0.0165
 chip_core/_11860_                                             0.0165
 chip_core/housekeeping/net2251                                0.0165
 chip_core/_11961_                                             0.0165
 chip_core/net3451                                             0.0165
 chip_core/_00062_                                             0.0165
 chip_core/soc.core.la_oe_storage[74]                          0.0165
 chip_core/_13956_                                             0.0164
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[21].X          0.0164
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[21].X   0.0164
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[21].X   0.0164
 chip_core/_01791_                                             0.0164
 chip_core/net3817                                             0.0164
 chip_core/housekeeping/net533                                 0.0164
 chip_core/housekeeping/net2351                                0.0164
 chip_core/net9623                                             0.0164
 chip_core/_15414_                                             0.0164
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0164
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0164
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0164
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[31].X          0.0164
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[31].X   0.0164
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[31].X   0.0164
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.WEBUF[3].A   0.0164
 chip_core/mgmt_buffers.la_data_in_mprj[9]                     0.0164
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.WEBUF[3].A   0.0164
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.WEBUF[3].A   0.0164
 chip_core/_02415_                                             0.0164
 chip_core/net3262                                             0.0164
 chip_core/net6503                                             0.0164
 chip_core/_13513_                                             0.0164
 chip_core/_12934_                                             0.0164
 chip_core/_12346_                                             0.0164
 chip_core/_15076_                                             0.0164
 chip_core/mprj/mprj/net550                                    0.0164
 chip_core/mprj/mprj/net586                                    0.0164
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0164
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0164
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0164
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0164
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0164
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0164
 chip_core/net5692                                             0.0164
 chip_core/_00662_                                             0.0164
 chip_core/housekeeping/_2707_                                 0.0164
 chip_core/_15465_                                             0.0164
 chip_core/_00712_                                             0.0163
 chip_core/net1753                                             0.0163
 chip_core/_07611_                                             0.0163
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][13]   0.0163
 chip_core/_14864_                                             0.0163
 chip_core/net3602                                             0.0163
 chip_core/_07889_                                             0.0163
 chip_core/net4744                                             0.0163
 chip_core/_15042_                                             0.0163
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0163
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0163
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0163
 chip_core/_00070_                                             0.0163
 chip_core/_10523_                                             0.0163
 chip_core/net585                                              0.0163
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]   0.0163
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[4]                 0.0163
 chip_core/_09933_                                             0.0163
 chip_core/net7805                                             0.0163
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0163
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0163
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0163
 chip_core/_01392_                                             0.0163
 chip_core/_02387_                                             0.0163
 chip_core/_03471_                                             0.0163
 chip_core/net9802                                             0.0163
 chip_core/_02770_                                             0.0163
 chip_core/net8466                                             0.0163
 chip_core/net3260                                             0.0163
 chip_core/_02203_                                             0.0163
 chip_core/_09037_                                             0.0163
 chip_core/net4651                                             0.0163
 chip_core/soc.core.grant[1]                                   0.0163
 chip_core/housekeeping/_0864_                                 0.0163
 chip_core/_11759_                                             0.0163
 chip_core/_02641_                                             0.0163
 chip_core/_14314_                                             0.0163
 chip_core/_13726_                                             0.0163
 chip_core/housekeeping/net1453                                0.0163
 chip_core/_00869_                                             0.0163
 chip_core/net3086                                             0.0163
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[22].X          0.0163
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[22].X   0.0163
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[22].X   0.0163
 chip_core/net6009                                             0.0162
 chip_core/net3611                                             0.0162
 chip_core/_12206_                                             0.0162
 chip_core/_02696_                                             0.0162
 chip_core/_14308_                                             0.0162
 chip_core/mgmt_buffers.la_data_in_core[45]                    0.0162
 chip_core/_12372_                                             0.0162
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[8]   0.0162
 chip_core/net7493                                             0.0162
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0162
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0162
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0162
 chip_core/_02278_                                             0.0162
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][9]      0.0162
 chip_core/_10739_                                             0.0162
 chip_core/_01217_                                             0.0162
 chip_core/_09461_                                             0.0162
 chip_core/_08576_                                             0.0162
 chip_core/_04535_                                             0.0162
 chip_core/net8864                                             0.0162
 chip_core/_14729_                                             0.0162
 chip_core/_10819_                                             0.0162
 chip_core/_01191_                                             0.0162
 chip_core/_03886_                                             0.0162
 chip_core/_02477_                                             0.0162
 chip_core/_02178_                                             0.0162
 chip_core/_02457_                                             0.0162
 chip_core/net7354                                             0.0162
 chip_core/mprj/mprj/_126_                                     0.0162
 chip_core/_02161_                                             0.0162
 chip_core/mgmt_buffers.mprj_adr_o_core[12]                    0.0162
 chip_core/_12516_                                             0.0162
 chip_core/_03721_                                             0.0162
 chip_core/_07192_                                             0.0162
 chip_core/net7141                                             0.0162
 chip_core/_13770_                                             0.0162
 chip_core/net4895                                             0.0162
 chip_core/mprj/mprj/net1074                                   0.0162
 chip_core/housekeeping/_0288_                                 0.0162
 chip_core/net8214                                             0.0162
 chip_core/_00918_                                             0.0162
 chip_core/_14701_                                             0.0162
 chip_core/_07124_                                             0.0162
 chip_core/_01985_                                             0.0162
 chip_core/net7727                                             0.0162
 chip_core/housekeeping/gpio_configure[15][1]                  0.0162
 chip_core/_09861_                                             0.0162
 chip_core/_02227_                                             0.0162
 chip_core/soc.core.la_oe_storage[32]                          0.0161
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0161
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0161
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0161
 chip_core/_00884_                                             0.0161
 chip_core/net6921                                             0.0161
 chip_core/_07761_                                             0.0161
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.A0BUF[0].X   0.0161
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.A0BUF[0].X   0.0161
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.A0BUF[0].X   0.0161
 chip_core/net4592                                             0.0161
 chip_core/_02338_                                             0.0161
 chip_core/_01248_                                             0.0161
 chip_core/_09627_                                             0.0161
 chip_core/_03387_                                             0.0161
 chip_core/net4135                                             0.0161
 chip_core/housekeeping/_0447_                                 0.0161
 chip_core/_12017_                                             0.0161
 chip_core/housekeeping/net258                                 0.0161
 chip_core/net3116                                             0.0161
 chip_core/net14866                                            0.0161
 chip_core/net3891                                             0.0161
 chip_core/_10269_                                             0.0161
 chip_core/net9351                                             0.0161
 chip_core/net7225                                             0.0161
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[31].X          0.0161
 chip_core/_01787_                                             0.0161
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[31].X   0.0161
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[31].X   0.0161
 chip_core/_07604_                                             0.0161
 chip_core/soc.core.la_ien_storage[68]                         0.0161
 chip_core/soc.core.multiregimpl119_regs1                      0.0161
 chip_core/net8505                                             0.0161
 chip_core/_07664_                                             0.0161
 chip_core/net6924                                             0.0161
 chip_core/soc.core.count[16]                                  0.0161
 chip_core/_02127_                                             0.0161
 chip_core/_02315_                                             0.0161
 chip_core/net2057                                             0.0161
 chip_core/net9106                                             0.0161
 chip_core/_13125_                                             0.0161
 chip_core/_10307_                                             0.0161
 chip_core/_02651_                                             0.0161
 chip_core/_02716_                                             0.0161
 chip_core/_08741_                                             0.0161
 chip_core/net9461                                             0.0161
 chip_core/mprj/mprj/_050_                                     0.0161
 chip_core/_13386_                                             0.0161
 chip_core/housekeeping/_0798_                                 0.0160
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[22]       0.0160
 chip_core/_08194_                                             0.0160
 chip_core/mprj/mprj/_108_                                     0.0160
 chip_core/housekeeping/net2014                                0.0160
 chip_core/_12151_                                             0.0160
 chip_core/_10722_                                             0.0160
 chip_core/_02488_                                             0.0160
 chip_core/_03826_                                             0.0160
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0160
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0160
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0160
 chip_core/_14903_                                             0.0160
 chip_core/_01302_                                             0.0160
 chip_core/_02515_                                             0.0160
 chip_core/_15532_                                             0.0160
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0160
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0160
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0160
 chip_core/net6674                                             0.0160
 chip_core/_10405_                                             0.0160
 chip_core/housekeeping/net2339                                0.0160
 chip_core/_01967_                                             0.0160
 chip_core/_02333_                                             0.0160
 chip_core/_04955_                                             0.0160
 chip_core/mprj/mprj/net46                                     0.0160
 chip_core/_08085_                                             0.0160
 chip_core/net3068                                             0.0160
 chip_core/_03678_                                             0.0160
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0160
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0160
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0160
 chip_core/net4200                                             0.0160
 chip_core/_13594_                                             0.0160
 chip_core/_01828_                                             0.0160
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][11]     0.0160
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0160
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0160
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0160
 chip_core/_02370_                                             0.0159
 chip_core/soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address[28]   0.0159
 chip_core/_14739_                                             0.0159
 chip_core/_15449_                                             0.0159
 chip_core/housekeeping/_0376_                                 0.0159
 chip_core/housekeeping/gpio_configure[20][8]                  0.0159
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][23]     0.0159
 chip_core/net6118                                             0.0159
 chip_core/_10311_                                             0.0159
 chip_core/_01447_                                             0.0159
 chip_core/_15372_                                             0.0159
 chip_core/housekeeping/net858                                 0.0159
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[15]   0.0159
 chip_core/_07985_                                             0.0159
 chip_core/housekeeping/net1322                                0.0159
 chip_core/_00707_                                             0.0159
 chip_core/_02294_                                             0.0159
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][0]      0.0159
 chip_core/mgmt_buffers.mprj_dat_o_core[25]                    0.0159
 chip_core/housekeeping/net2128                                0.0159
 chip_core/net3179                                             0.0159
 chip_core/housekeeping/_0359_                                 0.0159
 chip_core/housekeeping/net101                                 0.0159
 chip_core/_03777_                                             0.0159
 chip_core/_12673_                                             0.0159
 chip_core/_09578_                                             0.0159
 chip_core/_07893_                                             0.0159
 chip_core/_00903_                                             0.0159
 chip_core/_15031_                                             0.0159
 chip_core/_03917_                                             0.0159
 chip_core/_15413_                                             0.0159
 chip_core/housekeeping/net1371                                0.0159
 chip_core/net7260                                             0.0159
 chip_core/net7991                                             0.0159
 chip_core/net11231                                            0.0158
 chip_core/net4752                                             0.0158
 chip_core/_12552_                                             0.0158
 chip_core/_07635_                                             0.0158
 chip_core/_01900_                                             0.0158
 chip_core/_00511_                                             0.0158
 chip_core/net9060                                             0.0158
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[29]   0.0158
 chip_core/_11169_                                             0.0158
 chip_core/_09824_                                             0.0158
 chip_core/_00474_                                             0.0158
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[4]        0.0158
 chip_core/_00986_                                             0.0158
 chip_core/_10712_                                             0.0158
 chip_core/soc.core.la_ien_storage[66]                         0.0158
 chip_core/net12036                                            0.0158
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0158
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0158
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0158
 chip_core/_02995_                                             0.0158
 chip_core/_04520_                                             0.0158
 chip_core/_01036_                                             0.0158
 chip_core/_00657_                                             0.0158
 chip_core/_01858_                                             0.0158
 chip_core/_03204_                                             0.0158
 chip_core/_00859_                                             0.0158
 chip_core/net3091                                             0.0158
 chip_core/_02390_                                             0.0158
 chip_core/_10204_                                             0.0158
 chip_core/_00936_                                             0.0158
 chip_core/_10124_                                             0.0158
 chip_core/_03445_                                             0.0158
 chip_core/_03856_                                             0.0158
 chip_core/_01250_                                             0.0158
 chip_core/_09724_                                             0.0158
 chip_core/_00401_                                             0.0158
 chip_core/net4601                                             0.0158
 chip_core/net3698                                             0.0158
 chip_core/_12081_                                             0.0157
 chip_core/_08557_                                             0.0157
 chip_core/_01045_                                             0.0157
 chip_core/net8911                                             0.0157
 chip_core/_07147_                                             0.0157
 chip_core/net711                                              0.0157
 chip_core/housekeeping/net1218                                0.0157
 chip_core/net8265                                             0.0157
 chip_core/_12711_                                             0.0157
 chip_core/net3801                                             0.0157
 chip_core/net3986                                             0.0157
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.WEBUF[1].A   0.0157
 chip_core/_11278_                                             0.0157
 chip_core/net11804                                            0.0157
 chip_core/_02493_                                             0.0157
 chip_core/_09445_                                             0.0157
 chip_core/_03977_                                             0.0157
 chip_core/housekeeping/net1476                                0.0157
 chip_core/_08035_                                             0.0157
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.WEBUF[1].A   0.0157
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.WEBUF[1].A   0.0157
 chip_core/_10019_                                             0.0157
 chip_core/net3329                                             0.0157
 chip_core/_09974_                                             0.0157
 chip_core/housekeeping/_2479_                                 0.0157
 chip_core/mprj/mprj/net10                                     0.0157
 chip_core/net1862                                             0.0157
 chip_core/net8510                                             0.0157
 chip_core/_01083_                                             0.0157
 chip_core/_01951_                                             0.0157
 chip_core/_02587_                                             0.0157
 chip_core/_01883_                                             0.0157
 chip_core/soc.core.gpioin3_gpioin3_pending                    0.0157
 chip_core/housekeeping/net1131                                0.0157
 chip_core/housekeeping/net977                                 0.0157
 chip_core/_03771_                                             0.0157
 chip_core/_02475_                                             0.0156
 chip_core/_02791_                                             0.0156
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[8]   0.0156
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[8]         0.0156
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[8]   0.0156
 chip_core/_15440_                                             0.0156
 chip_core/_01357_                                             0.0156
 chip_core/_00448_                                             0.0156
 chip_core/_14187_                                             0.0156
 chip_core/_00784_                                             0.0156
 chip_core/_14090_                                             0.0156
 chip_core/_03717_                                             0.0156
 chip_core/net6293                                             0.0156
 chip_core/net3219                                             0.0156
 chip_core/net4363                                             0.0156
 chip_core/_04142_                                             0.0156
 chip_core/_02337_                                             0.0156
 chip_core/_09323_                                             0.0156
 chip_core/housekeeping/net846                                 0.0156
 chip_core/_02573_                                             0.0156
 chip_core/_02092_                                             0.0156
 chip_core/housekeeping/_1162_                                 0.0156
 chip_core/net12518                                            0.0156
 chip_core/_08131_                                             0.0156
 chip_core/mprj/mprj/net643                                    0.0156
 chip_core/_14106_                                             0.0156
 chip_core/_10080_                                             0.0156
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[25].X          0.0156
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[25].X   0.0156
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[25].X   0.0156
 chip_core/housekeeping/net1219                                0.0156
 chip_core/housekeeping/_0424_                                 0.0156
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.A0BUF[3].X           0.0156
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[5]      0.0156
 chip_core/housekeeping/_1346_                                 0.0156
 chip_core/housekeeping/_0092_                                 0.0156
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[12]   0.0156
 chip_core/_01730_                                             0.0156
 chip_core/net8088                                             0.0156
 chip_core/_03547_                                             0.0156
 chip_core/soc.core.la_oe_storage[92]                          0.0156
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[16].X   0.0156
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[16].X   0.0156
 chip_core/net579                                              0.0155
 chip_core/net10327                                            0.0155
 chip_core/net6033                                             0.0155
 chip_core/housekeeping/net818                                 0.0155
 chip_core/_01481_                                             0.0155
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[31]     0.0155
 chip_core/_00665_                                             0.0155
 chip_core/_07815_                                             0.0155
 chip_core/_10788_                                             0.0155
 chip_core/_10385_                                             0.0155
 chip_core/_00628_                                             0.0155
 chip_core/_10802_                                             0.0155
 chip_core/_01343_                                             0.0155
 chip_core/_07729_                                             0.0155
 chip_core/net4190                                             0.0155
 chip_core/_13593_                                             0.0155
 chip_core/_00926_                                             0.0155
 chip_core/_02342_                                             0.0155
 chip_core/_02799_                                             0.0155
 chip_core/_10586_                                             0.0155
 chip_core/_10522_                                             0.0155
 chip_core/net3423                                             0.0155
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.A0BUF[3].X   0.0155
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.A0BUF[3].X   0.0155
 chip_core/mprj/mprj/net923                                    0.0155
 chip_core/net7878                                             0.0155
 chip_core/_02627_                                             0.0155
 chip_core/net3759                                             0.0155
 chip_core/net7693                                             0.0155
 chip_core/_14519_                                             0.0155
 chip_core/_09800_                                             0.0155
 chip_core/_02408_                                             0.0155
 chip_core/housekeeping/net677                                 0.0155
 chip_core/mgmt_buffers.la_data_in_mprj[2]                     0.0155
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[25]   0.0155
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][15]      0.0155
 chip_core/_10260_                                             0.0155
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[28]   0.0155
 chip_core/_14648_                                             0.0155
 chip_core/_02376_                                             0.0155
 chip_core/_00852_                                             0.0154
 chip_core/_08390_                                             0.0154
 chip_core/net3750                                             0.0154
 chip_core/_11926_                                             0.0154
 chip_core/housekeeping/net1013                                0.0154
 chip_core/_09287_                                             0.0154
 chip_core/_00602_                                             0.0154
 chip_core/_02319_                                             0.0154
 chip_core/_14741_                                             0.0154
 chip_core/_01181_                                             0.0154
 chip_core/housekeeping/gpio_configure[23][0]                  0.0154
 chip_core/_09325_                                             0.0154
 chip_core/_06841_                                             0.0154
 chip_core/net8515                                             0.0154
 chip_core/net9552                                             0.0154
 chip_core/_10089_                                             0.0154
 chip_core/_15458_                                             0.0154
 chip_core/_07180_                                             0.0154
 chip_core/housekeeping/_1134_                                 0.0154
 chip_core/_06905_                                             0.0154
 chip_core/_01072_                                             0.0154
 chip_core/_14769_                                             0.0154
 chip_core/_09074_                                             0.0154
 chip_core/soc.core.multiregimpl82_regs1                       0.0154
 chip_core/_10721_                                             0.0154
 chip_core/_00355_                                             0.0154
 chip_core/_07632_                                             0.0154
 chip_core/_10227_                                             0.0154
 chip_core/net8469                                             0.0154
 chip_core/_01111_                                             0.0154
 chip_core/_01073_                                             0.0154
 chip_core/_13329_                                             0.0154
 chip_core/_03098_                                             0.0154
 chip_core/_13935_                                             0.0154
 chip_core/net12159                                            0.0154
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0154
 chip_core/_13164_                                             0.0153
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0153
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0153
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0153
 chip_core/net8536                                             0.0153
 chip_core/_03981_                                             0.0153
 chip_core/net830                                              0.0153
 chip_core/_01285_                                             0.0153
 chip_core/housekeeping/_0489_                                 0.0153
 chip_core/net8587                                             0.0153
 chip_core/net4542                                             0.0153
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[22]                0.0153
 chip_core/mprj/mprj/net384                                    0.0153
 chip_core/_08374_                                             0.0153
 chip_core/_10618_                                             0.0153
 chip_core/_07980_                                             0.0153
 chip_core/_02036_                                             0.0153
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[5].X           0.0153
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[5].X   0.0153
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[5].X   0.0153
 chip_core/_12034_                                             0.0153
 chip_core/_01963_                                             0.0153
 chip_core/_00501_                                             0.0153
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[0]          0.0153
 chip_core/housekeeping/net1397                                0.0153
 chip_core/_02956_                                             0.0153
 chip_core/_09755_                                             0.0153
 chip_core/housekeeping/_0157_                                 0.0153
 chip_core/_09051_                                             0.0153
 chip_core/_11004_                                             0.0153
 chip_core/housekeeping/net1161                                0.0153
 chip_core/_12488_                                             0.0153
 chip_core/housekeeping/net780                                 0.0153
 chip_core/net9225                                             0.0153
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0153
 chip_core/housekeeping/net1380                                0.0153
 chip_core/_02647_                                             0.0153
 chip_core/_11637_                                             0.0153
 chip_core/_03485_                                             0.0153
 chip_core/_14655_                                             0.0153
 chip_core/_11067_                                             0.0153
 chip_core/housekeeping/net656                                 0.0153
 chip_core/_14514_                                             0.0153
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0153
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0153
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0153
 chip_core/_05037_                                             0.0153
 chip_core/housekeeping/net592                                 0.0153
 chip_core/net3767                                             0.0153
 chip_core/net4504                                             0.0153
 chip_core/_13638_                                             0.0153
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[7]   0.0153
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[7]         0.0153
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[7]   0.0153
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[0]   0.0153
 chip_core/_02313_                                             0.0153
 chip_core/_15131_                                             0.0152
 chip_core/net14815                                            0.0152
 chip_core/_09739_                                             0.0152
 chip_core/_02529_                                             0.0152
 chip_core/_07257_                                             0.0152
 chip_core/soc.core.VexRiscv._zz_execute_BRANCH_DO_1           0.0152
 chip_core/soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[1]   0.0152
 chip_core/net770                                              0.0152
 chip_core/_02277_                                             0.0152
 chip_core/_14657_                                             0.0152
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[0]   0.0152
 chip_core/soc.core.dbg_uart_data[30]                          0.0152
 chip_core/_06941_                                             0.0152
 chip_core/_07971_                                             0.0152
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[10]   0.0152
 chip_core/_01726_                                             0.0152
 chip_core/_12382_                                             0.0152
 chip_core/_12246_                                             0.0152
 chip_core/_13850_                                             0.0152
 chip_core/net1130                                             0.0152
 chip_core/soc.core.VexRiscv.externalInterruptArray_regNext[1]   0.0152
 chip_core/_00441_                                             0.0152
 chip_core/mgmt_buffers.la_data_in_mprj[8]                     0.0152
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[2]         0.0152
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[24]   0.0152
 chip_core/mprj/mprj/net790                                    0.0152
 chip_core/_07212_                                             0.0152
 chip_core/_11626_                                             0.0152
 chip_core/_00769_                                             0.0152
 chip_core/_00606_                                             0.0152
 chip_core/net7335                                             0.0152
 chip_core/net8634                                             0.0152
 chip_core/_00886_                                             0.0152
 chip_core/net4562                                             0.0152
 chip_core/soc.core.interface11_bank_bus_dat_r[3]              0.0152
 chip_core/_02273_                                             0.0152
 chip_core/_10225_                                             0.0152
 chip_core/soc.core.multiregimpl27_regs1                       0.0152
 chip_core/_04477_                                             0.0152
 chip_core/_12129_                                             0.0152
 chip_core/net6648                                             0.0151
 chip_core/_01140_                                             0.0151
 chip_core/_01692_                                             0.0151
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0151
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0151
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0151
 chip_core/_10214_                                             0.0151
 chip_core/_02636_                                             0.0151
 chip_core/_03573_                                             0.0151
 chip_core/_11505_                                             0.0151
 chip_core/_02187_                                             0.0151
 chip_core/soc.core.la_ien_storage[62]                         0.0151
 chip_core/net3547                                             0.0151
 chip_core/mprj/mprj/net598                                    0.0151
 chip_core/_04963_                                             0.0151
 chip_core/_08118_                                             0.0151
 chip_core/_15126_                                             0.0151
 chip_core/_11286_                                             0.0151
 chip_core/net5718                                             0.0151
 chip_core/_07974_                                             0.0151
 chip_core/_01953_                                             0.0151
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[4]   0.0151
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][20]     0.0151
 chip_core/_00356_                                             0.0151
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][6]   0.0151
 chip_core/soc.core.dbg_uart_data[29]                          0.0151
 chip_core/_01000_                                             0.0151
 chip_core/_10091_                                             0.0151
 chip_core/_11356_                                             0.0151
 chip_core/housekeeping/net2304                                0.0151
 chip_core/_02192_                                             0.0151
 chip_core/net12503                                            0.0151
 chip_core/net1879                                             0.0151
 chip_core/_01873_                                             0.0151
 chip_core/_02334_                                             0.0151
 chip_core/_02367_                                             0.0151
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][9]       0.0151
 chip_core/housekeeping/_2596_                                 0.0151
 chip_core/_12916_                                             0.0151
 chip_core/_10215_                                             0.0151
 chip_core/net7859                                             0.0151
 chip_core/_04964_                                             0.0151
 chip_core/_01010_                                             0.0150
 chip_core/_13561_                                             0.0150
 chip_core/_11646_                                             0.0150
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][24]     0.0150
 chip_core/_02046_                                             0.0150
 chip_core/_11007_                                             0.0150
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[26].X          0.0150
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[26].X   0.0150
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[26].X   0.0150
 chip_core/_06954_                                             0.0150
 chip_core/_01976_                                             0.0150
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[13].X   0.0150
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[13].X   0.0150
 chip_core/_09991_                                             0.0150
 chip_core/_09086_                                             0.0150
 chip_core/_01898_                                             0.0150
 chip_core/_09750_                                             0.0150
 chip_core/_09829_                                             0.0150
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[1]       0.0150
 chip_core/mgmt_buffers.la_data_in_mprj[3]                     0.0150
 chip_core/_08672_                                             0.0150
 chip_core/_01420_                                             0.0150
 chip_core/_01158_                                             0.0150
 chip_core/housekeeping/_0366_                                 0.0150
 chip_core/mprj/mprj/net608                                    0.0150
 chip_core/net11157                                            0.0150
 chip_core/_14661_                                             0.0150
 chip_core/_07671_                                             0.0150
 chip_core/_09415_                                             0.0150
 chip_core/mprj/mprj/net363                                    0.0150
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[28].X          0.0150
 chip_core/mprj/mprj/net878                                    0.0150
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[28].X   0.0150
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[28].X   0.0150
 chip_core/_08999_                                             0.0150
 chip_core/_02595_                                             0.0150
 chip_core/_02603_                                             0.0150
 chip_core/_03179_                                             0.0150
 chip_core/soc.core.VexRiscv.decode_to_execute_SRC2_FORCE_ZERO   0.0149
 chip_core/net5127                                             0.0149
 chip_core/housekeeping/net975                                 0.0149
 chip_core/_07619_                                             0.0149
 chip_core/net5960                                             0.0149
 chip_core/_01874_                                             0.0149
 chip_core/_01601_                                             0.0149
 chip_core/net2430                                             0.0149
 chip_core/_12548_                                             0.0149
 chip_core/_00802_                                             0.0149
 chip_core/net4840                                             0.0149
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[10]   0.0149
 chip_core/_01651_                                             0.0149
 chip_core/_11782_                                             0.0149
 chip_core/_00660_                                             0.0149
 chip_core/net3530                                             0.0149
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0149
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0149
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0149
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0149
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0149
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0149
 chip_core/_07127_                                             0.0149
 chip_core/_08000_                                             0.0149
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[6]     0.0149
 chip_core/_02729_                                             0.0149
 chip_core/_04048_                                             0.0149
 chip_core/soc.core.mgmtsoc_value_status[21]                   0.0149
 chip_core/_11200_                                             0.0149
 chip_core/net3104                                             0.0149
 chip_core/_10362_                                             0.0149
 chip_core/_09342_                                             0.0149
 chip_core/_10887_                                             0.0149
 chip_core/_02538_                                             0.0149
 chip_core/_06849_                                             0.0149
 chip_core/mprj/mprj/net578                                    0.0149
 chip_core/_01555_                                             0.0148
 chip_core/_11865_                                             0.0148
 chip_core/_14447_                                             0.0148
 chip_core/_03339_                                             0.0148
 chip_core/_02361_                                             0.0148
 chip_core/net3316                                             0.0148
 chip_core/_14152_                                             0.0148
 chip_core/_10292_                                             0.0148
 chip_core/net8946                                             0.0148
 chip_core/_01359_                                             0.0148
 chip_core/_03786_                                             0.0148
 chip_core/net1809                                             0.0148
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[7].X           0.0148
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[7].X   0.0148
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[7].X   0.0148
 chip_core/housekeeping/gpio_configure[18][1]                  0.0148
 chip_core/_14402_                                             0.0148
 chip_core/_03203_                                             0.0148
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0148
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0148
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0148
 chip_core/_02057_                                             0.0148
 chip_core/net4732                                             0.0148
 chip_core/net3642                                             0.0148
 chip_core/_00071_                                             0.0148
 chip_core/_01323_                                             0.0148
 chip_core/mprj/mprj/net49                                     0.0148
 chip_core/_09065_                                             0.0148
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[12].X          0.0148
 chip_core/_09035_                                             0.0148
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[12].X   0.0148
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[12].X   0.0148
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0148
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0148
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0148
 chip_core/_07058_                                             0.0148
 chip_core/housekeeping/net1110                                0.0148
 chip_core/net2238                                             0.0147
 chip_core/_02731_                                             0.0147
 chip_core/_14340_                                             0.0147
 chip_core/housekeeping/gpio_configure[24][2]                  0.0147
 chip_core/_03602_                                             0.0147
 chip_core/_13305_                                             0.0147
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[12].X          0.0147
 chip_core/_15071_                                             0.0147
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[12]   0.0147
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[12].X   0.0147
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[12].X   0.0147
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[0]   0.0147
 chip_core/_14915_                                             0.0147
 chip_core/_02126_                                             0.0147
 chip_core/_07280_                                             0.0147
 chip_core/_07286_                                             0.0147
 chip_core/_12327_                                             0.0147
 chip_core/net3372                                             0.0147
 chip_core/_04471_                                             0.0147
 chip_core/_00622_                                             0.0147
 chip_core/_09792_                                             0.0147
 chip_core/housekeeping/_2755_                                 0.0147
 chip_core/_01208_                                             0.0147
 chip_core/_09958_                                             0.0147
 chip_core/_02682_                                             0.0147
 chip_core/net3862                                             0.0147
 chip_core/housekeeping/net1348                                0.0147
 chip_core/net9192                                             0.0147
 chip_core/_14355_                                             0.0147
 chip_core/net8969                                             0.0147
 chip_core/_01817_                                             0.0147
 chip_core/_03644_                                             0.0147
 chip_core/housekeeping/_2352_                                 0.0147
 chip_core/_07518_                                             0.0147
 chip_core/housekeeping/net1280                                0.0147
 chip_core/_14697_                                             0.0147
 chip_core/soc.core.la_out_storage[10]                         0.0147
 chip_core/mprj/mprj/_127_                                     0.0147
 chip_core/soc.core.RAM256.Do0_pre[1][16]                      0.0147
 chip_core/_02378_                                             0.0147
 chip_core/net2429                                             0.0147
 chip_core/_10318_                                             0.0147
 chip_core/net8252                                             0.0147
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0146
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0146
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0146
 chip_core/_01110_                                             0.0146
 chip_core/_11485_                                             0.0146
 chip_core/_02396_                                             0.0146
 chip_core/_01617_                                             0.0146
 chip_core/net3647                                             0.0146
 chip_core/_02122_                                             0.0146
 chip_core/net3691                                             0.0146
 chip_core/_02358_                                             0.0146
 chip_core/housekeeping/net953                                 0.0146
 chip_core/_10398_                                             0.0146
 chip_core/_02429_                                             0.0146
 chip_core/net4578                                             0.0146
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[25]   0.0146
 chip_core/_15486_                                             0.0146
 chip_core/_00667_                                             0.0146
 chip_core/_03618_                                             0.0146
 chip_core/net4246                                             0.0146
 chip_core/_08665_                                             0.0146
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0146
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0146
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0146
 chip_core/net7632                                             0.0146
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[12].X          0.0146
 chip_core/_11355_                                             0.0146
 chip_core/net15053                                            0.0146
 chip_core/mprj/mprj/_005_                                     0.0146
 chip_core/_02713_                                             0.0146
 chip_core/housekeeping/_1232_                                 0.0146
 chip_core/_00648_                                             0.0146
 chip_core/_09548_                                             0.0146
 chip_core/net7181                                             0.0146
 chip_core/_04549_                                             0.0146
 chip_core/housekeeping/net119                                 0.0146
 chip_core/net4365                                             0.0146
 chip_core/_03620_                                             0.0146
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[16]   0.0146
 chip_core/net7123                                             0.0146
 chip_core/_08906_                                             0.0146
 chip_core/_02021_                                             0.0145
 chip_core/_00731_                                             0.0145
 chip_core/_10779_                                             0.0145
 chip_core/soc.core.dbg_uart_address[10]                       0.0145
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[21]         0.0145
 chip_core/_14322_                                             0.0145
 chip_core/_15173_                                             0.0145
 chip_core/_02323_                                             0.0145
 chip_core/_02067_                                             0.0145
 chip_core/_09748_                                             0.0145
 chip_core/_01123_                                             0.0145
 chip_core/_14706_                                             0.0145
 chip_core/net8014                                             0.0145
 chip_core/_04793_                                             0.0145
 chip_core/_09822_                                             0.0145
 chip_core/_09562_                                             0.0145
 chip_core/_00528_                                             0.0145
 chip_core/housekeeping/net425                                 0.0145
 chip_core/_11257_                                             0.0145
 chip_core/_09439_                                             0.0145
 chip_core/_02431_                                             0.0145
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0145
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0145
 chip_core/net3410                                             0.0145
 chip_core/_10275_                                             0.0145
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[25]   0.0145
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][19]      0.0145
 chip_core/net12728                                            0.0145
 chip_core/_10308_                                             0.0145
 chip_core/_13788_                                             0.0145
 chip_core/_03241_                                             0.0145
 chip_core/_02326_                                             0.0145
 chip_core/_10800_                                             0.0145
 chip_core/_14191_                                             0.0145
 chip_core/_00876_                                             0.0145
 chip_core/mprj/mprj/net572                                    0.0145
 chip_core/_02306_                                             0.0145
 chip_core/net2428                                             0.0145
 chip_core/_07040_                                             0.0145
 chip_core/_09798_                                             0.0145
 chip_core/_03363_                                             0.0145
 chip_core/housekeeping/net726                                 0.0145
 chip_core/mprj/mprj/net612                                    0.0145
 chip_core/_00734_                                             0.0145
 chip_core/net6253                                             0.0145
 chip_core/_02397_                                             0.0145
 chip_core/_07202_                                             0.0145
 chip_core/soc.core.VexRiscv._zz_execute_SRC2_CTRL[1]          0.0145
 chip_core/_14529_                                             0.0145
 chip_core/_12008_                                             0.0144
 chip_core/_02235_                                             0.0144
 chip_core/housekeeping/_0180_                                 0.0144
 chip_core/_04067_                                             0.0144
 chip_core/net8671                                             0.0144
 chip_core/net6366                                             0.0144
 chip_core/net4971                                             0.0144
 chip_core/_12122_                                             0.0144
 chip_core/mprj/mprj/net45                                     0.0144
 chip_core/_01919_                                             0.0144
 chip_core/net733                                              0.0144
 chip_core/_01801_                                             0.0144
 chip_core/_10731_                                             0.0144
 chip_core/net2498                                             0.0144
 chip_core/net3861                                             0.0144
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[12].X   0.0144
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[12].X   0.0144
 chip_core/_11322_                                             0.0144
 chip_core/net2411                                             0.0144
 chip_core/_02721_                                             0.0144
 chip_core/_10239_                                             0.0144
 chip_core/net4242                                             0.0144
 chip_core/_07045_                                             0.0144
 chip_core/_09637_                                             0.0144
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0144
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0144
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0144
 chip_core/net8690                                             0.0144
 chip_core/_09768_                                             0.0144
 chip_core/_01049_                                             0.0144
 chip_core/housekeeping/net717                                 0.0144
 chip_core/net2088                                             0.0144
 chip_core/_09865_                                             0.0144
 chip_core/net7421                                             0.0144
 chip_core/_02562_                                             0.0144
 chip_core/net2064                                             0.0144
 chip_core/soc.core.la_out_storage[113]                        0.0144
 chip_core/_14158_                                             0.0144
 chip_core/net3706                                             0.0144
 chip_core/_00030_                                             0.0144
 chip_core/net856                                              0.0144
 chip_core/_02993_                                             0.0144
 chip_core/_00213_                                             0.0144
 chip_core/_10201_                                             0.0144
 chip_core/_00864_                                             0.0144
 chip_core/_00694_                                             0.0144
 chip_core/_13752_                                             0.0143
 chip_core/mprj/mprj/net454                                    0.0143
 chip_core/_13141_                                             0.0143
 chip_core/_14515_                                             0.0143
 chip_core/_01427_                                             0.0143
 chip_core/_14425_                                             0.0143
 chip_core/_12680_                                             0.0143
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[19]   0.0143
 chip_core/net8771                                             0.0143
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.SEL[3]   0.0143
 chip_core/net5018                                             0.0143
 chip_core/_09093_                                             0.0143
 chip_core/_02016_                                             0.0143
 chip_core/_01229_                                             0.0143
 chip_core/housekeeping/net981                                 0.0143
 chip_core/_14450_                                             0.0143
 chip_core/_13834_                                             0.0143
 chip_core/_00608_                                             0.0143
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][3]      0.0143
 chip_core/_02190_                                             0.0143
 chip_core/_14063_                                             0.0143
 chip_core/_07444_                                             0.0143
 chip_core/net4260                                             0.0143
 chip_core/_03330_                                             0.0143
 chip_core/_03119_                                             0.0143
 chip_core/net2367                                             0.0143
 chip_core/housekeeping/_1784_                                 0.0143
 chip_core/_00919_                                             0.0143
 chip_core/net11121                                            0.0143
 chip_core/_14724_                                             0.0143
 chip_core/_03625_                                             0.0143
 chip_core/net2316                                             0.0143
 chip_core/mprj/mprj/net615                                    0.0143
 chip_core/mprj/mprj/net1172                                   0.0143
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0143
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0143
 chip_core/housekeeping/net1464                                0.0143
 chip_core/housekeeping/net669                                 0.0143
 chip_core/net4213                                             0.0142
 chip_core/_02479_                                             0.0142
 chip_core/housekeeping/_1184_                                 0.0142
 chip_core/housekeeping/_1398_                                 0.0142
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0142
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0142
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0142
 chip_core/_04087_                                             0.0142
 chip_core/_02811_                                             0.0142
 chip_core/net3716                                             0.0142
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[14]       0.0142
 chip_core/_09613_                                             0.0142
 chip_core/housekeeping/net1111                                0.0142
 chip_core/_11318_                                             0.0142
 chip_core/_00866_                                             0.0142
 chip_core/_02634_                                             0.0142
 chip_core/_13486_                                             0.0142
 chip_core/net3564                                             0.0142
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0142
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0142
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0142
 chip_core/_12454_                                             0.0142
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.SEL[3]   0.0142
 chip_core/_03668_                                             0.0142
 chip_core/_14524_                                             0.0142
 chip_core/housekeeping/_0093_                                 0.0142
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]   0.0142
 chip_core/_02093_                                             0.0142
 chip_core/mprj/mprj/net635                                    0.0142
 chip_core/_08525_                                             0.0142
 chip_core/_11622_                                             0.0142
 chip_core/_01104_                                             0.0142
 chip_core/mprj/mprj/net845                                    0.0142
 chip_core/_03390_                                             0.0142
 chip_core/_03585_                                             0.0142
 chip_core/_00296_                                             0.0142
 chip_core/_10767_                                             0.0142
 chip_core/_15492_                                             0.0142
 chip_core/_01629_                                             0.0142
 chip_core/_11879_                                             0.0142
 chip_core/soc.core.VexRiscv.execute_arbitration_haltByOther   0.0142
 chip_core/_00795_                                             0.0142
 chip_core/_14693_                                             0.0142
 chip_core/housekeeping/net1431                                0.0142
 chip_core/_14329_                                             0.0142
 chip_core/_00578_                                             0.0142
 chip_core/net2702                                             0.0141
 chip_core/_00564_                                             0.0141
 chip_core/net3838                                             0.0141
 chip_core/net682                                              0.0141
 chip_core/_01032_                                             0.0141
 chip_core/_02052_                                             0.0141
 chip_core/_08676_                                             0.0141
 chip_core/housekeeping/_1100_                                 0.0141
 chip_core/_15233_                                             0.0141
 chip_core/housekeeping/gpio_configure[2][10]                  0.0141
 chip_core/_10434_                                             0.0141
 chip_core/net8301                                             0.0141
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[7]      0.0141
 chip_core/_02935_                                             0.0141
 chip_core/net6805                                             0.0141
 chip_core/_13316_                                             0.0141
 chip_core/net5926                                             0.0141
 chip_core/_10315_                                             0.0141
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[30].X          0.0141
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[30].X   0.0141
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[30].X   0.0141
 chip_core/_07685_                                             0.0141
 chip_core/_11230_                                             0.0141
 chip_core/_08234_                                             0.0141
 chip_core/_14182_                                             0.0141
 chip_core/_00348_                                             0.0141
 chip_core/_07639_                                             0.0141
 chip_core/net4137                                             0.0141
 chip_core/net7973                                             0.0141
 chip_core/_00704_                                             0.0141
 chip_core/gpio_control_in_1[4].shift_register[0]              0.0141
 chip_core/housekeeping/_0920_                                 0.0141
 chip_core/housekeeping/_0412_                                 0.0141
 chip_core/_04308_                                             0.0141
 chip_core/_11512_                                             0.0141
 chip_core/_02788_                                             0.0141
 chip_core/net3155                                             0.0141
 chip_core/soc.core.state                                      0.0141
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0141
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0141
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0141
 chip_core/_04298_                                             0.0141
 chip_core/_01118_                                             0.0141
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0141
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0141
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0141
 chip_core/housekeeping/_2209_                                 0.0141
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0140
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0140
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0140
 chip_core/_02168_                                             0.0140
 chip_core/housekeeping/net564                                 0.0140
 chip_core/_09561_                                             0.0140
 chip_core/_00562_                                             0.0140
 chip_core/_15386_                                             0.0140
 chip_core/_13344_                                             0.0140
 chip_core/_07432_                                             0.0140
 chip_core/_03850_                                             0.0140
 chip_core/net6822                                             0.0140
 chip_core/housekeeping/_2021_                                 0.0140
 chip_core/_08770_                                             0.0140
 chip_core/housekeeping/_3090_                                 0.0140
 chip_core/_06710_                                             0.0140
 chip_core/_02482_                                             0.0140
 chip_core/_10554_                                             0.0140
 chip_core/net8613                                             0.0140
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[26]              0.0140
 chip_core/net863                                              0.0140
 chip_core/_01147_                                             0.0140
 chip_core/_08088_                                             0.0140
 chip_core/housekeeping/_1262_                                 0.0140
 chip_core/_03256_                                             0.0140
 chip_core/_09114_                                             0.0140
 chip_core/_03473_                                             0.0140
 chip_core/_04282_                                             0.0140
 chip_core/soc.core.dbg_uart_data[14]                          0.0140
 chip_core/_10759_                                             0.0140
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[16].X          0.0140
 chip_core/_13559_                                             0.0140
 chip_core/net3453                                             0.0140
 chip_core/net7503                                             0.0140
 chip_core/housekeeping/_1172_                                 0.0140
 chip_core/housekeeping/_0852_                                 0.0140
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[16].X   0.0140
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[16].X   0.0140
 chip_core/_00954_                                             0.0140
 chip_core/soc.core.mgmtsoc_reload_storage[27]                 0.0140
 chip_core/_09488_                                             0.0140
 chip_core/_00493_                                             0.0140
 chip_core/_13537_                                             0.0140
 chip_core/soc.core.multiregimpl21_regs1                       0.0140
 chip_core/net7235                                             0.0140
 chip_core/_01921_                                             0.0140
 chip_core/_00507_                                             0.0139
 chip_core/_02602_                                             0.0139
 chip_core/net5617                                             0.0139
 chip_core/_12770_                                             0.0139
 chip_core/_02050_                                             0.0139
 chip_core/_11882_                                             0.0139
 chip_core/_00724_                                             0.0139
 chip_core/_15133_                                             0.0139
 chip_core/_08711_                                             0.0139
 chip_core/_09814_                                             0.0139
 chip_core/mgmt_buffers.la_data_out_core[1]                    0.0139
 chip_core/_02720_                                             0.0139
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[3]                 0.0139
 chip_core/_01863_                                             0.0139
 chip_core/_10338_                                             0.0139
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[5]   0.0139
 chip_core/_13480_                                             0.0139
 chip_core/_01212_                                             0.0139
 chip_core/soc.core.sys_uart_tx_rs232phy_rs232phytx_next_value1   0.0139
 chip_core/_14415_                                             0.0139
 chip_core/_10231_                                             0.0139
 chip_core/_00897_                                             0.0139
 chip_core/_10139_                                             0.0139
 chip_core/_01085_                                             0.0139
 chip_core/_15446_                                             0.0139
 chip_core/_00701_                                             0.0139
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_ack             0.0139
 chip_core/_02018_                                             0.0139
 chip_core/_06908_                                             0.0139
 chip_core/housekeeping/_2126_                                 0.0139
 chip_core/_15086_                                             0.0139
 chip_core/net3968                                             0.0139
 chip_core/housekeeping/net1471                                0.0139
 chip_core/_01465_                                             0.0139
 chip_core/_01881_                                             0.0139
 chip_core/net9239                                             0.0139
 chip_core/housekeeping/net530                                 0.0139
 chip_core/net1307                                             0.0139
 chip_core/soc.core.la_ien_storage[40]                         0.0139
 chip_core/_10295_                                             0.0139
 chip_core/_14376_                                             0.0139
 chip_core/housekeeping/net1278                                0.0139
 chip_core/_00874_                                             0.0139
 chip_core/_12764_                                             0.0139
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0138
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0138
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0138
 chip_core/_09810_                                             0.0138
 chip_core/net1749                                             0.0138
 chip_core/housekeeping/_2951_                                 0.0138
 chip_core/net4345                                             0.0138
 chip_core/_02697_                                             0.0138
 chip_core/_10529_                                             0.0138
 chip_core/_06844_                                             0.0138
 chip_core/net4029                                             0.0138
 chip_core/_01399_                                             0.0138
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0138
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0138
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0138
 chip_core/_15230_                                             0.0138
 chip_core/net3991                                             0.0138
 chip_core/_00025_                                             0.0138
 chip_core/_07377_                                             0.0138
 chip_core/_08966_                                             0.0138
 chip_core/soc.core.dbg_uart_address[11]                       0.0138
 chip_core/_01091_                                             0.0138
 chip_core/_00532_                                             0.0138
 chip_core/_00972_                                             0.0138
 chip_core/housekeeping/_2206_                                 0.0138
 chip_core/net11229                                            0.0138
 chip_core/_10111_                                             0.0138
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[10]        0.0138
 chip_core/soc.core.spi_master_cs_storage[13]                  0.0138
 chip_core/_01866_                                             0.0138
 chip_core/housekeeping/gpio_configure[0][11]                  0.0138
 chip_core/_09701_                                             0.0138
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[25].X          0.0138
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[25].X   0.0138
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[25].X   0.0138
 chip_core/_03337_                                             0.0138
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][26]     0.0138
 chip_core/_03195_                                             0.0138
 chip_core/mprj/mprj/net1095                                   0.0138
 chip_core/_03465_                                             0.0138
 chip_core/_04035_                                             0.0138
 chip_core/soc.core.multiregimpl20_regs1                       0.0138
 chip_core/_07897_                                             0.0138
 chip_core/_02582_                                             0.0138
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0138
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0138
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0138
 chip_core/_09288_                                             0.0138
 chip_core/_07327_                                             0.0138
 chip_core/net3819                                             0.0138
 chip_core/net4332                                             0.0138
 chip_core/_08427_                                             0.0138
 chip_core/_10245_                                             0.0138
 chip_core/net8152                                             0.0137
 chip_core/_14987_                                             0.0137
 chip_core/_09801_                                             0.0137
 chip_core/_01303_                                             0.0137
 chip_core/_13170_                                             0.0137
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][15]      0.0137
 chip_core/net4564                                             0.0137
 chip_core/housekeeping/_0793_                                 0.0137
 chip_core/_03292_                                             0.0137
 chip_core/_00305_                                             0.0137
 chip_core/_10317_                                             0.0137
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[22]   0.0137
 chip_core/net7073                                             0.0137
 chip_core/mprj/mprj/net668                                    0.0137
 chip_core/net3163                                             0.0137
 chip_core/housekeeping/_1548_                                 0.0137
 chip_core/_00204_                                             0.0137
 chip_core/_10291_                                             0.0137
 chip_core/_15235_                                             0.0137
 chip_core/mprj/mprj/net1036                                   0.0137
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[4].X           0.0137
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[4].X   0.0137
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[4].X   0.0137
 chip_core/_09889_                                             0.0137
 chip_core/_02783_                                             0.0137
 chip_core/_02107_                                             0.0137
 chip_core/_00870_                                             0.0137
 chip_core/mprj/mprj/net434                                    0.0137
 chip_core/_10489_                                             0.0137
 chip_core/gpio_control_in_2[1].shift_register[10]             0.0137
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[1]     0.0137
 chip_core/_02598_                                             0.0137
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.A0BUF[3].X   0.0137
 chip_core/_07919_                                             0.0137
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[13]   0.0137
 chip_core/_07543_                                             0.0137
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0137
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0137
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0137
 chip_core/_09151_                                             0.0137
 chip_core/housekeeping/net665                                 0.0137
 chip_core/housekeeping/net1316                                0.0137
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0137
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0137
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0137
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.A0BUF[3].X   0.0137
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.A0BUF[3].X   0.0137
 chip_core/_01153_                                             0.0137
 chip_core/net5776                                             0.0137
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[17]   0.0137
 chip_core/_13577_                                             0.0137
 chip_core/net691                                              0.0137
 chip_core/_01249_                                             0.0136
 chip_core/net1940                                             0.0136
 chip_core/housekeeping/_2042_                                 0.0136
 chip_core/_09599_                                             0.0136
 chip_core/housekeeping/_0224_                                 0.0136
 chip_core/net12714                                            0.0136
 chip_core/housekeeping/net563                                 0.0136
 chip_core/_02728_                                             0.0136
 chip_core/_00094_                                             0.0136
 chip_core/_01558_                                             0.0136
 chip_core/_13438_                                             0.0136
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[5]   0.0136
 chip_core/_10537_                                             0.0136
 chip_core/_02288_                                             0.0136
 chip_core/_04834_                                             0.0136
 chip_core/_14421_                                             0.0136
 chip_core/_01136_                                             0.0136
 chip_core/_11981_                                             0.0136
 chip_core/mprj/mprj/net305                                    0.0136
 chip_core/_08685_                                             0.0136
 chip_core/mgmt_buffers.la_data_in_mprj[0]                     0.0136
 chip_core/_11805_                                             0.0136
 chip_core/_14567_                                             0.0136
 chip_core/_02220_                                             0.0136
 chip_core/net4357                                             0.0136
 chip_core/_12573_                                             0.0136
 chip_core/_08420_                                             0.0136
 chip_core/mprj/mprj/net1153                                   0.0136
 chip_core/_15025_                                             0.0136
 chip_core/housekeeping/_0406_                                 0.0136
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[13]   0.0136
 chip_core/_14337_                                             0.0136
 chip_core/_07161_                                             0.0136
 chip_core/_09014_                                             0.0136
 chip_core/_08380_                                             0.0136
 chip_core/net6590                                             0.0136
 chip_core/_01139_                                             0.0136
 chip_core/_07850_                                             0.0136
 chip_core/_01006_                                             0.0136
 chip_core/net8592                                             0.0136
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[11]   0.0136
 chip_core/_04273_                                             0.0136
 chip_core/soc.core.VexRiscv._zz_execute_SRC1_CTRL[1]          0.0136
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt[3]        0.0135
 chip_core/soc.core.multiregimpl10_regs1                       0.0135
 chip_core/_00952_                                             0.0135
 chip_core/_08068_                                             0.0135
 chip_core/_10570_                                             0.0135
 chip_core/_02368_                                             0.0135
 chip_core/net4579                                             0.0135
 chip_core/soc.core.spi_master_cs_storage[6]                   0.0135
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0135
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0135
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0135
 chip_core/_07537_                                             0.0135
 chip_core/net9043                                             0.0135
 chip_core/_10754_                                             0.0135
 chip_core/_10707_                                             0.0135
 chip_core/_01350_                                             0.0135
 chip_core/housekeeping/gpio_configure[2][0]                   0.0135
 chip_core/_08652_                                             0.0135
 chip_core/net5766                                             0.0135
 chip_core/_02824_                                             0.0135
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0135
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0135
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0135
 chip_core/net5889                                             0.0135
 chip_core/net5332                                             0.0135
 chip_core/_10758_                                             0.0135
 chip_core/_10487_                                             0.0135
 chip_core/_01189_                                             0.0135
 chip_core/_09841_                                             0.0135
 chip_core/_13707_                                             0.0135
 chip_core/soc.core.interface3_bank_bus_dat_r[5]               0.0135
 chip_core/net3659                                             0.0135
 chip_core/net3178                                             0.0135
 chip_core/_13606_                                             0.0135
 chip_core/net3076                                             0.0135
 chip_core/_14696_                                             0.0135
 chip_core/_02577_                                             0.0135
 chip_core/net2036                                             0.0135
 chip_core/_13799_                                             0.0135
 chip_core/net4619                                             0.0135
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0135
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0135
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0135
 chip_core/_01955_                                             0.0135
 chip_core/_04906_                                             0.0135
 chip_core/_11398_                                             0.0135
 chip_core/_00313_                                             0.0135
 chip_core/_14183_                                             0.0135
 chip_core/_00735_                                             0.0135
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0134
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0134
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0134
 chip_core/_01856_                                             0.0134
 chip_core/mprj/mprj/net41                                     0.0134
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[23].X          0.0134
 chip_core/_00948_                                             0.0134
 chip_core/net6719                                             0.0134
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.A0BUF[0].X   0.0134
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.A0BUF[0].X   0.0134
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.A0BUF[0].X   0.0134
 chip_core/net12625                                            0.0134
 chip_core/_06899_                                             0.0134
 chip_core/_09997_                                             0.0134
 chip_core/_08100_                                             0.0134
 chip_core/_14367_                                             0.0134
 chip_core/_08842_                                             0.0134
 chip_core/_02286_                                             0.0134
 chip_core/_02459_                                             0.0134
 chip_core/_09036_                                             0.0134
 chip_core/_13367_                                             0.0134
 chip_core/_08683_                                             0.0134
 chip_core/housekeeping/net1211                                0.0134
 chip_core/_01149_                                             0.0134
 chip_core/soc.core.multiregimpl81_regs0                       0.0134
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[20]   0.0134
 chip_core/soc.core.la_ien_storage[110]                        0.0134
 chip_core/mprj/mprj/net1158                                   0.0134
 chip_core/_14690_                                             0.0134
 chip_core/_08512_                                             0.0134
 chip_core/_01959_                                             0.0134
 chip_core/_02527_                                             0.0134
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][11]     0.0134
 chip_core/_03941_                                             0.0134
 chip_core/net7840                                             0.0134
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0134
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0134
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0134
 chip_core/net7687                                             0.0134
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[9]   0.0133
 chip_core/_10502_                                             0.0133
 chip_core/soc.core.multiregimpl42_regs0                       0.0133
 chip_core/_11428_                                             0.0133
 chip_core/net7134                                             0.0133
 chip_core/_00671_                                             0.0133
 chip_core/_10372_                                             0.0133
 chip_core/housekeeping/net1398                                0.0133
 chip_core/_10230_                                             0.0133
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.EN0   0.0133
 chip_core/_03199_                                             0.0133
 chip_core/_01731_                                             0.0133
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.EN0   0.0133
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.EN0   0.0133
 chip_core/_02658_                                             0.0133
 chip_core/net1784                                             0.0133
 chip_core/housekeeping/gpio_configure[15][2]                  0.0133
 chip_core/_02736_                                             0.0133
 chip_core/_04268_                                             0.0133
 chip_core/_14642_                                             0.0133
 chip_core/_10290_                                             0.0133
 chip_core/_11850_                                             0.0133
 chip_core/_10941_                                             0.0133
 chip_core/mprj/mprj/_045_                                     0.0133
 chip_core/net3314                                             0.0133
 chip_core/soc.core.dbg_uart_data[3]                           0.0133
 chip_core/mprj/mprj/net1151                                   0.0133
 chip_core/_10071_                                             0.0133
 chip_core/_14123_                                             0.0133
 chip_core/net7186                                             0.0133
 chip_core/mprj/mprj/net417                                    0.0133
 chip_core/_01254_                                             0.0133
 chip_core/_01663_                                             0.0133
 chip_core/net6504                                             0.0133
 chip_core/_06866_                                             0.0133
 chip_core/net3925                                             0.0133
 chip_core/_00733_                                             0.0133
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0133
 chip_core/_09386_                                             0.0133
 chip_core/_04780_                                             0.0132
 chip_core/_12597_                                             0.0132
 chip_core/net8973                                             0.0132
 chip_core/soc.core.count[4]                                   0.0132
 chip_core/soc.core.VexRiscv.lastStagePc[20]                   0.0132
 chip_core/_01886_                                             0.0132
 chip_core/_02727_                                             0.0132
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0132
 chip_core/net3412                                             0.0132
 chip_core/mprj/mprj/net1011                                   0.0132
 chip_core/housekeeping/net1090                                0.0132
 chip_core/_14887_                                             0.0132
 chip_core/_14155_                                             0.0132
 chip_core/housekeeping/net1137                                0.0132
 chip_core/housekeeping/_1977_                                 0.0132
 chip_core/_11880_                                             0.0132
 chip_core/_14783_                                             0.0132
 chip_core/_02214_                                             0.0132
 chip_core/_00777_                                             0.0132
 chip_core/net3415                                             0.0132
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0132
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0132
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0132
 chip_core/_00306_                                             0.0132
 chip_core/_08371_                                             0.0132
 chip_core/mprj/mprj/_136_                                     0.0132
 chip_core/mprj/mprj/net418                                    0.0132
 chip_core/net9147                                             0.0132
 chip_core/net3309                                             0.0132
 chip_core/net8130                                             0.0132
 chip_core/_09664_                                             0.0132
 chip_core/_01356_                                             0.0132
 chip_core/soc.core.la_oe_storage[95]                          0.0132
 chip_core/net4869                                             0.0132
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[4]          0.0131
 chip_core/_01948_                                             0.0131
 chip_core/housekeeping/_0280_                                 0.0131
 chip_core/net5255                                             0.0131
 chip_core/_14625_                                             0.0131
 chip_core/soc.core.dbg_uart_address[12]                       0.0131
 chip_core/_11477_                                             0.0131
 chip_core/_12175_                                             0.0131
 chip_core/_01769_                                             0.0131
 chip_core/_10568_                                             0.0131
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0131
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0131
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0131
 chip_core/net9214                                             0.0131
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0131
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0131
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0131
 chip_core/_02212_                                             0.0131
 chip_core/_01806_                                             0.0131
 chip_core/_13271_                                             0.0131
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[2].A   0.0131
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[2].A   0.0131
 chip_core/_15483_                                             0.0131
 chip_core/net5123                                             0.0131
 chip_core/_15390_                                             0.0131
 chip_core/_08176_                                             0.0131
 chip_core/_00518_                                             0.0131
 chip_core/housekeeping/_2334_                                 0.0131
 chip_core/_02512_                                             0.0131
 chip_core/_01463_                                             0.0131
 chip_core/_06826_                                             0.0131
 chip_core/_04147_                                             0.0131
 chip_core/net4622                                             0.0131
 chip_core/_13086_                                             0.0131
 chip_core/_00928_                                             0.0131
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[14]   0.0130
 chip_core/_02725_                                             0.0130
 chip_core/_15231_                                             0.0130
 chip_core/_01347_                                             0.0130
 chip_core/net8454                                             0.0130
 chip_core/_00752_                                             0.0130
 chip_core/_09470_                                             0.0130
 chip_core/soc.core.VexRiscv.debug_bus_rsp_data[0]             0.0130
 chip_core/_04497_                                             0.0130
 chip_core/net11541                                            0.0130
 chip_core/net7956                                             0.0130
 chip_core/net7682                                             0.0130
 chip_core/_03302_                                             0.0130
 chip_core/housekeeping/_1817_                                 0.0130
 chip_core/_02102_                                             0.0130
 chip_core/_00137_                                             0.0130
 chip_core/_12375_                                             0.0130
 chip_core/_13739_                                             0.0130
 chip_core/net3492                                             0.0130
 chip_core/_04307_                                             0.0130
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0130
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0130
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0130
 chip_core/_08064_                                             0.0130
 chip_core/soc.core.multiregimpl32_regs0                       0.0130
 chip_core/_12774_                                             0.0130
 chip_core/_02032_                                             0.0130
 chip_core/_00991_                                             0.0130
 chip_core/_01218_                                             0.0130
 chip_core/housekeeping/net915                                 0.0130
 chip_core/_14368_                                             0.0130
 chip_core/_02236_                                             0.0130
 chip_core/_01678_                                             0.0130
 chip_core/_13633_                                             0.0130
 chip_core/_11988_                                             0.0130
 chip_core/_02792_                                             0.0129
 chip_core/_01370_                                             0.0129
 chip_core/_09853_                                             0.0129
 chip_core/net8882                                             0.0129
 chip_core/_15318_                                             0.0129
 chip_core/_02506_                                             0.0129
 chip_core/_03418_                                             0.0129
 chip_core/housekeeping/_2975_                                 0.0129
 chip_core/net11720                                            0.0129
 chip_core/_11966_                                             0.0129
 chip_core/net5712                                             0.0129
 chip_core/_09034_                                             0.0129
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][1]      0.0129
 chip_core/net8533                                             0.0129
 chip_core/net3449                                             0.0129
 chip_core/_06797_                                             0.0129
 chip_core/net8149                                             0.0129
 chip_core/_00637_                                             0.0129
 chip_core/_09839_                                             0.0129
 chip_core/soc.core.la_out_storage[21]                         0.0129
 chip_core/_07155_                                             0.0129
 chip_core/net3127                                             0.0129
 chip_core/net3742                                             0.0129
 chip_core/housekeeping/net1356                                0.0129
 chip_core/_13354_                                             0.0129
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.SEL[1]   0.0129
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.SEL[1]   0.0129
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.SEL[1]        0.0129
 chip_core/_06683_                                             0.0129
 chip_core/_02458_                                             0.0129
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0129
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0129
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0129
 chip_core/housekeeping/net2181                                0.0129
 chip_core/_08836_                                             0.0129
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][18]     0.0129
 chip_core/mprj/mprj/_007_                                     0.0129
 chip_core/_14748_                                             0.0129
 chip_core/_02877_                                             0.0129
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[25]   0.0129
 chip_core/_00536_                                             0.0129
 chip_core/housekeeping/gpio_configure[8][6]                   0.0128
 chip_core/net4277                                             0.0128
 chip_core/_10465_                                             0.0128
 chip_core/net8914                                             0.0128
 chip_core/housekeeping/_2082_                                 0.0128
 chip_core/net8439                                             0.0128
 chip_core/housekeeping/net1351                                0.0128
 chip_core/net3542                                             0.0128
 chip_core/_00833_                                             0.0128
 chip_core/_04255_                                             0.0128
 chip_core/_12477_                                             0.0128
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0128
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0128
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0128
 chip_core/_02905_                                             0.0128
 chip_core/_03399_                                             0.0128
 chip_core/_04303_                                             0.0128
 chip_core/_03435_                                             0.0128
 chip_core/_15178_                                             0.0128
 chip_core/housekeeping/_2748_                                 0.0128
 chip_core/_12585_                                             0.0128
 chip_core/_13600_                                             0.0128
 chip_core/net10314                                            0.0128
 chip_core/_11160_                                             0.0128
 chip_core/net11110                                            0.0128
 chip_core/mprj/mprj/net622                                    0.0128
 chip_core/_12709_                                             0.0128
 chip_core/housekeeping/_0647_                                 0.0128
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[9]   0.0128
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[9]         0.0128
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[9]   0.0128
 chip_core/mprj/mprj/net640                                    0.0128
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0128
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0128
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0128
 chip_core/_02434_                                             0.0128
 chip_core/_03388_                                             0.0128
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][31]     0.0128
 chip_core/net7210                                             0.0128
 chip_core/housekeeping/_0822_                                 0.0128
 chip_core/_14788_                                             0.0128
 chip_core/_07783_                                             0.0128
 chip_core/net3281                                             0.0128
 chip_core/_02384_                                             0.0128
 chip_core/_01926_                                             0.0128
 chip_core/net3981                                             0.0128
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[2].A           0.0128
 chip_core/housekeeping/_1550_                                 0.0128
 chip_core/net1537                                             0.0128
 chip_core/net7455                                             0.0128
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[17].X          0.0128
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[17].X   0.0128
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[17].X   0.0128
 chip_core/housekeeping/gpio_configure[21][2]                  0.0128
 chip_core/_10418_                                             0.0128
 chip_core/net7803                                             0.0128
 chip_core/_01286_                                             0.0128
 chip_core/_08697_                                             0.0128
 chip_core/_06996_                                             0.0128
 chip_core/_00291_                                             0.0127
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]   0.0127
 chip_core/_02819_                                             0.0127
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0127
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0127
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0127
 chip_core/housekeeping/net986                                 0.0127
 chip_core/net6656                                             0.0127
 chip_core/_09859_                                             0.0127
 chip_core/_00841_                                             0.0127
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][26]     0.0127
 chip_core/_01397_                                             0.0127
 chip_core/_11243_                                             0.0127
 chip_core/_01383_                                             0.0127
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0127
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0127
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0127
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[10]   0.0127
 chip_core/_01211_                                             0.0127
 chip_core/net1923                                             0.0127
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0127
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0127
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0127
 chip_core/net3756                                             0.0127
 chip_core/_09271_                                             0.0127
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0127
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0127
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0127
 chip_core/_08729_                                             0.0127
 chip_core/_02521_                                             0.0127
 chip_core/mprj/mprj/net485                                    0.0127
 chip_core/housekeeping/_1235_                                 0.0127
 chip_core/_01327_                                             0.0127
 chip_core/_07181_                                             0.0127
 chip_core/net7059                                             0.0127
 chip_core/net1512                                             0.0127
 chip_core/_00810_                                             0.0127
 chip_core/_15496_                                             0.0127
 chip_core/_13716_                                             0.0127
 chip_core/_09029_                                             0.0127
 chip_core/soc.core.interface10_bank_bus_dat_r[3]              0.0127
 chip_core/net1566                                             0.0127
 chip_core/mprj/mprj/net1112                                   0.0127
 chip_core/_01235_                                             0.0127
 chip_core/net2091                                             0.0127
 chip_core/_02302_                                             0.0127
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][3]      0.0127
 chip_core/net3123                                             0.0127
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[23]         0.0127
 chip_core/_03714_                                             0.0127
 chip_core/_00790_                                             0.0127
 chip_core/_11053_                                             0.0127
 chip_core/_12718_                                             0.0127
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[9]   0.0127
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[23]   0.0127
 chip_core/_00893_                                             0.0127
 chip_core/housekeeping/net1156                                0.0127
 chip_core/_10530_                                             0.0126
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[29].X          0.0126
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[29].X   0.0126
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[29].X   0.0126
 chip_core/mprj/mprj/net986                                    0.0126
 chip_core/_11421_                                             0.0126
 chip_core/_00593_                                             0.0126
 chip_core/housekeeping/_0848_                                 0.0126
 chip_core/_10081_                                             0.0126
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0126
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0126
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0126
 chip_core/_08876_                                             0.0126
 chip_core/_02104_                                             0.0126
 chip_core/housekeeping/net1008                                0.0126
 chip_core/_01725_                                             0.0126
 chip_core/_09303_                                             0.0126
 chip_core/_00642_                                             0.0126
 chip_core/_02903_                                             0.0126
 chip_core/net9584                                             0.0126
 chip_core/_15515_                                             0.0126
 chip_core/_02663_                                             0.0126
 chip_core/_04312_                                             0.0126
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0126
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0126
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0126
 chip_core/mprj/mprj/net942                                    0.0126
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0126
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0126
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0126
 chip_core/soc.core.interface10_bank_bus_dat_r[23]             0.0126
 chip_core/_02068_                                             0.0126
 chip_core/_01352_                                             0.0126
 chip_core/net598                                              0.0126
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0126
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0126
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0126
 chip_core/housekeeping/_0014_                                 0.0126
 chip_core/_03933_                                             0.0126
 chip_core/net7903                                             0.0126
 chip_core/_09061_                                             0.0126
 chip_core/_04104_                                             0.0126
 chip_core/net3526                                             0.0126
 chip_core/_11303_                                             0.0126
 chip_core/net835                                              0.0126
 chip_core/_01103_                                             0.0126
 chip_core/_14291_                                             0.0126
 chip_core/_00494_                                             0.0126
 chip_core/_08177_                                             0.0126
 chip_core/_08080_                                             0.0126
 chip_core/_01722_                                             0.0126
 chip_core/_03253_                                             0.0126
 chip_core/_09827_                                             0.0125
 chip_core/_14622_                                             0.0125
 chip_core/housekeeping/net896                                 0.0125
 chip_core/housekeeping/_1888_                                 0.0125
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0125
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0125
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0125
 chip_core/_10297_                                             0.0125
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0125
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0125
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0125
 chip_core/_07978_                                             0.0125
 chip_core/_03734_                                             0.0125
 chip_core/_09771_                                             0.0125
 chip_core/_01937_                                             0.0125
 chip_core/soc.core.VexRiscv.lastStagePc[31]                   0.0125
 chip_core/_02426_                                             0.0125
 chip_core/_10550_                                             0.0125
 chip_core/_00397_                                             0.0125
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[9]        0.0125
 chip_core/_12886_                                             0.0125
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[10].X          0.0125
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0[10]              0.0125
 chip_core/_14175_                                             0.0125
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[14]   0.0125
 chip_core/_11627_                                             0.0125
 chip_core/_01061_                                             0.0125
 chip_core/_01366_                                             0.0125
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[10].X   0.0125
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[10].X   0.0125
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0125
 chip_core/_12362_                                             0.0125
 chip_core/soc.core.interface9_bank_bus_dat_r[8]               0.0125
 chip_core/_03333_                                             0.0125
 chip_core/_01695_                                             0.0125
 chip_core/_01168_                                             0.0125
 chip_core/_06819_                                             0.0125
 chip_core/_12959_                                             0.0125
 chip_core/net832                                              0.0125
 chip_core/mprj/mprj/net341                                    0.0125
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0125
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0125
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0125
 chip_core/_12604_                                             0.0125
 chip_core/net8557                                             0.0125
 chip_core/housekeeping/_1009_                                 0.0125
 chip_core/_10526_                                             0.0125
 chip_core/net4644                                             0.0125
 chip_core/soc.core.la_oe_storage[63]                          0.0125
 chip_core/_00669_                                             0.0125
 chip_core/_02516_                                             0.0124
 chip_core/housekeeping/net947                                 0.0124
 chip_core/_08055_                                             0.0124
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][28]     0.0124
 chip_core/_02237_                                             0.0124
 chip_core/_10289_                                             0.0124
 chip_core/_09045_                                             0.0124
 chip_core/_14375_                                             0.0124
 chip_core/_02617_                                             0.0124
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[0]       0.0124
 chip_core/_00983_                                             0.0124
 chip_core/net8463                                             0.0124
 chip_core/_03316_                                             0.0124
 chip_core/_06839_                                             0.0124
 chip_core/_14577_                                             0.0124
 chip_core/_07113_                                             0.0124
 chip_core/_10875_                                             0.0124
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0124
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0124
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0124
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0124
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0124
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0124
 chip_core/net4374                                             0.0124
 chip_core/_00929_                                             0.0124
 chip_core/_09967_                                             0.0124
 chip_core/_02116_                                             0.0124
 chip_core/_00729_                                             0.0124
 chip_core/_13599_                                             0.0124
 chip_core/soc.core.interface10_bank_bus_dat_r[18]             0.0124
 chip_core/housekeeping/net884                                 0.0124
 chip_core/housekeeping/_2971_                                 0.0124
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0124
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0124
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0124
 chip_core/housekeeping/net1435                                0.0124
 chip_core/net9516                                             0.0124
 chip_core/_12696_                                             0.0124
 chip_core/soc.core.interface3_bank_bus_dat_r[10]              0.0124
 chip_core/net3475                                             0.0124
 chip_core/_01610_                                             0.0124
 chip_core/net11410                                            0.0124
 chip_core/net2149                                             0.0124
 chip_core/_02535_                                             0.0124
 chip_core/_13216_                                             0.0123
 chip_core/soc.core.la_ien_storage[54]                         0.0123
 chip_core/soc.core.interface3_bank_bus_dat_r[19]              0.0123
 chip_core/housekeeping/_1447_                                 0.0123
 chip_core/_12336_                                             0.0123
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0123
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0123
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0123
 chip_core/mprj/mprj/net641                                    0.0123
 chip_core/net1826                                             0.0123
 chip_core/_01001_                                             0.0123
 chip_core/net4211                                             0.0123
 chip_core/_02383_                                             0.0123
 chip_core/housekeeping/_1850_                                 0.0123
 chip_core/net8800                                             0.0123
 chip_core/_03627_                                             0.0123
 chip_core/soc.core.la_oe_storage[127]                         0.0123
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0123
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0123
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0123
 chip_core/mprj/mprj/net904                                    0.0123
 chip_core/_15013_                                             0.0123
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0123
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0123
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0123
 chip_core/_01781_                                             0.0123
 chip_core/mprj/mprj/net1012                                   0.0123
 chip_core/_01204_                                             0.0123
 chip_core/_02231_                                             0.0123
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.EN0   0.0123
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[26]         0.0123
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.EN0   0.0123
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.EN0   0.0123
 chip_core/_09304_                                             0.0123
 chip_core/_02128_                                             0.0123
 chip_core/soc.core.la_oe_storage[122]                         0.0123
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[3]                0.0123
 chip_core/_03364_                                             0.0123
 chip_core/_03280_                                             0.0123
 chip_core/_00846_                                             0.0123
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0123
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0123
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0123
 chip_core/_07281_                                             0.0123
 chip_core/_02300_                                             0.0123
 chip_core/_11470_                                             0.0123
 chip_core/_01163_                                             0.0123
 chip_core/_02142_                                             0.0123
 chip_core/_13050_                                             0.0123
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][18]      0.0123
 chip_core/_03968_                                             0.0123
 chip_core/_03181_                                             0.0123
 chip_core/housekeeping/net1186                                0.0122
 chip_core/_01167_                                             0.0122
 chip_core/housekeeping/gpio_configure[21][1]                  0.0122
 chip_core/_03227_                                             0.0122
 chip_core/net713                                              0.0122
 chip_core/mprj/mprj/net1104                                   0.0122
 chip_core/_02006_                                             0.0122
 chip_core/_02757_                                             0.0122
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[8]   0.0122
 chip_core/_14197_                                             0.0122
 chip_core/_05083_                                             0.0122
 chip_core/net3493                                             0.0122
 chip_core/_02524_                                             0.0122
 chip_core/_03249_                                             0.0122
 chip_core/soc.core.la_out_storage[107]                        0.0122
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[9]   0.0122
 chip_core/_08454_                                             0.0122
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[27]   0.0122
 chip_core/housekeeping/net1350                                0.0122
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0122
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0122
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0122
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0122
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0122
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0122
 chip_core/mprj/mprj/net11                                     0.0122
 chip_core/housekeeping/_3176_                                 0.0122
 chip_core/mprj/mprj/net314                                    0.0122
 chip_core/_00450_                                             0.0122
 chip_core/housekeeping/net1086                                0.0122
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][17]     0.0122
 chip_core/housekeeping/gpio_configure[15][11]                 0.0122
 chip_core/_01200_                                             0.0122
 chip_core/_14480_                                             0.0122
 chip_core/_01574_                                             0.0122
 chip_core/_00189_                                             0.0122
 chip_core/_09429_                                             0.0122
 chip_core/_10693_                                             0.0122
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[2].X           0.0122
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[2].X   0.0122
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[2].X   0.0122
 chip_core/_01885_                                             0.0122
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[19]   0.0122
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[18]   0.0122
 chip_core/_02087_                                             0.0122
 chip_core/soc.core.multiregimpl99_regs1                       0.0121
 chip_core/_02685_                                             0.0121
 chip_core/_08940_                                             0.0121
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[13].X          0.0121
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[13].X   0.0121
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[13].X   0.0121
 chip_core/_12904_                                             0.0121
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0121
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0121
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0121
 chip_core/_00582_                                             0.0121
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN   0.0121
 chip_core/_00041_                                             0.0121
 chip_core/_00295_                                             0.0121
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN   0.0121
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN   0.0121
 chip_core/_12950_                                             0.0121
 chip_core/_10235_                                             0.0121
 chip_core/_01328_                                             0.0121
 chip_core/_15255_                                             0.0121
 chip_core/_09281_                                             0.0121
 chip_core/_01952_                                             0.0121
 chip_core/_14312_                                             0.0121
 chip_core/net7184                                             0.0121
 chip_core/net3910                                             0.0121
 chip_core/housekeeping/net1038                                0.0121
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0121
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0121
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0121
 chip_core/net3624                                             0.0121
 chip_core/net1676                                             0.0121
 chip_core/_01947_                                             0.0121
 chip_core/net4179                                             0.0121
 chip_core/housekeeping/_2665_                                 0.0121
 chip_core/housekeeping/_1828_                                 0.0121
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0121
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0121
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0121
 chip_core/housekeeping/net1465                                0.0121
 chip_core/housekeeping/net83                                  0.0121
 chip_core/housekeeping/_1258_                                 0.0121
 chip_core/_01018_                                             0.0120
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[4]   0.0120
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[4]         0.0120
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[4]   0.0120
 chip_core/net8847                                             0.0120
 chip_core/_06698_                                             0.0120
 chip_core/mprj/mprj/net617                                    0.0120
 chip_core/_02656_                                             0.0120
 chip_core/net7656                                             0.0120
 chip_core/soc.core.la_oe_storage[56]                          0.0120
 chip_core/_02369_                                             0.0120
 chip_core/_10021_                                             0.0120
 chip_core/net7887                                             0.0120
 chip_core/mprj/mprj/_092_                                     0.0120
 chip_core/_08658_                                             0.0120
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[6]                0.0120
 chip_core/_00502_                                             0.0120
 chip_core/net6387                                             0.0120
 chip_core/_11583_                                             0.0120
 chip_core/_03151_                                             0.0120
 chip_core/_03579_                                             0.0120
 chip_core/_09780_                                             0.0120
 chip_core/_00848_                                             0.0120
 chip_core/housekeeping/_2658_                                 0.0120
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0120
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0120
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0120
 chip_core/_00829_                                             0.0120
 chip_core/_09966_                                             0.0120
 chip_core/mprj/mprj/net564                                    0.0120
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0120
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0120
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B   0.0120
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0120
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0120
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0120
 chip_core/_03590_                                             0.0120
 chip_core/net6241                                             0.0120
 chip_core/soc.core.la_oe_storage[118]                         0.0120
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0120
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0120
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0120
 chip_core/_11399_                                             0.0120
 chip_core/net2227                                             0.0120
 chip_core/_10619_                                             0.0120
 chip_core/net9491                                             0.0120
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0120
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0120
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0120
 chip_core/_15103_                                             0.0120
 chip_core/_04346_                                             0.0120
 chip_core/_08090_                                             0.0120
 chip_core/_02063_                                             0.0120
 chip_core/_12166_                                             0.0120
 chip_core/net3520                                             0.0120
 chip_core/housekeeping/_2414_                                 0.0119
 chip_core/_10304_                                             0.0119
 chip_core/_00607_                                             0.0119
 chip_core/_02095_                                             0.0119
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0119
 chip_core/net5010                                             0.0119
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0119
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0119
 chip_core/housekeeping/_1386_                                 0.0119
 chip_core/_02280_                                             0.0119
 chip_core/_03355_                                             0.0119
 chip_core/housekeeping/net1472                                0.0119
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0119
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0119
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0119
 chip_core/_04051_                                             0.0119
 chip_core/_14658_                                             0.0119
 chip_core/_00082_                                             0.0119
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.A0BUF[3].X   0.0119
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.A0BUF[3].X   0.0119
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.A0BUF[3].X           0.0119
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[10]        0.0119
 chip_core/_01355_                                             0.0119
 chip_core/net838                                              0.0119
 chip_core/_15498_                                             0.0119
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0119
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0119
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0119
 chip_core/housekeeping/net588                                 0.0119
 chip_core/_15064_                                             0.0119
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0119
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0119
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0119
 chip_core/_02700_                                             0.0119
 chip_core/_11520_                                             0.0119
 chip_core/soc.core.multiregimpl105_regs1                      0.0119
 chip_core/housekeeping/net1352                                0.0119
 chip_core/_11820_                                             0.0119
 chip_core/_02109_                                             0.0119
 chip_core/net663                                              0.0119
 chip_core/_08812_                                             0.0119
 chip_core/_02254_                                             0.0119
 chip_core/_07368_                                             0.0119
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0119
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0119
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0119
 chip_core/soc.core.la_ien_storage[13]                         0.0119
 chip_core/net1828                                             0.0119
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0119
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0119
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0119
 chip_core/_14677_                                             0.0119
 chip_core/_13640_                                             0.0119
 chip_core/net4472                                             0.0119
 chip_core/_06780_                                             0.0119
 chip_core/net3422                                             0.0118
 chip_core/_10337_                                             0.0118
 chip_core/net3265                                             0.0118
 chip_core/soc.core.dbg_uart_data[22]                          0.0118
 chip_core/_02694_                                             0.0118
 chip_core/_00738_                                             0.0118
 chip_core/net3457                                             0.0118
 chip_core/net1127                                             0.0118
 chip_core/_08248_                                             0.0118
 chip_core/housekeeping/_0801_                                 0.0118
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[28].X          0.0118
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[28].X   0.0118
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[28].X   0.0118
 chip_core/_02483_                                             0.0118
 chip_core/_00974_                                             0.0118
 chip_core/net1737                                             0.0118
 chip_core/_13270_                                             0.0118
 chip_core/soc.core.interface9_bank_bus_dat_r[9]               0.0118
 chip_core/housekeeping/net1445                                0.0118
 chip_core/_02950_                                             0.0118
 chip_core/_12252_                                             0.0118
 chip_core/_02292_                                             0.0118
 chip_core/_01875_                                             0.0118
 chip_core/_01336_                                             0.0118
 chip_core/_07270_                                             0.0118
 chip_core/_09377_                                             0.0118
 chip_core/_10518_                                             0.0118
 chip_core/_01095_                                             0.0118
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0118
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0118
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0118
 chip_core/_00303_                                             0.0118
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0118
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0118
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0118
 chip_core/_02528_                                             0.0118
 chip_core/housekeeping/_0339_                                 0.0118
 chip_core/mgmt_buffers.mprj_dat_o_user[14]                    0.0118
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0118
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0118
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0118
 chip_core/_08851_                                             0.0118
 chip_core/_15453_                                             0.0118
 chip_core/housekeeping/_1478_                                 0.0118
 chip_core/net4059                                             0.0118
 chip_core/net3061                                             0.0118
 chip_core/net7814                                             0.0118
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0118
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0118
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0118
 chip_core/_01365_                                             0.0117
 chip_core/_02601_                                             0.0117
 chip_core/soc.core.dbg_uart_address[22]                       0.0117
 chip_core/soc.core.hk_dat_i[1]                                0.0117
 chip_core/_15480_                                             0.0117
 chip_core/_02579_                                             0.0117
 chip_core/_02605_                                             0.0117
 chip_core/_12096_                                             0.0117
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[31]   0.0117
 chip_core/_08526_                                             0.0117
 chip_core/_15075_                                             0.0117
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0117
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0117
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0117
 chip_core/_00741_                                             0.0117
 chip_core/_07515_                                             0.0117
 chip_core/net5181                                             0.0117
 chip_core/_07091_                                             0.0117
 chip_core/_04940_                                             0.0117
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[23].X          0.0117
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[23].X   0.0117
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[23].X   0.0117
 chip_core/net4212                                             0.0117
 chip_core/_14778_                                             0.0117
 chip_core/_07373_                                             0.0117
 chip_core/mgmt_buffers.mprj_dat_o_core[2]                     0.0117
 chip_core/_00901_                                             0.0117
 chip_core/housekeeping/net1254                                0.0117
 chip_core/soc.core.count[11]                                  0.0117
 chip_core/_14436_                                             0.0117
 chip_core/_03654_                                             0.0117
 chip_core/_04869_                                             0.0117
 chip_core/net11694                                            0.0117
 chip_core/net9526                                             0.0116
 chip_core/_02414_                                             0.0116
 chip_core/_08751_                                             0.0116
 chip_core/mprj/mprj/net451                                    0.0116
 chip_core/_01746_                                             0.0116
 chip_core/_03178_                                             0.0116
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[16]          0.0116
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.A0BUF[1].X   0.0116
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.A0BUF[1].X   0.0116
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.A0BUF[1].X   0.0116
 chip_core/_01096_                                             0.0116
 chip_core/_11178_                                             0.0116
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][27]      0.0116
 chip_core/_14881_                                             0.0116
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0116
 chip_core/net3508                                             0.0116
 chip_core/_04960_                                             0.0116
 chip_core/_02035_                                             0.0116
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[29]          0.0116
 chip_core/housekeeping/net1160                                0.0116
 chip_core/mprj/mprj/net974                                    0.0116
 chip_core/_03090_                                             0.0116
 chip_core/_15028_                                             0.0116
 chip_core/_00927_                                             0.0116
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0116
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0116
 chip_core/mprj/mprj/net1131                                   0.0116
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[24]                0.0116
 chip_core/soc.core.multiregimpl87_regs1                       0.0116
 chip_core/housekeeping/net135                                 0.0116
 chip_core/_10326_                                             0.0116
 chip_core/_02816_                                             0.0116
 chip_core/_09565_                                             0.0116
 chip_core/_02558_                                             0.0116
 chip_core/net14948                                            0.0116
 chip_core/housekeeping/net275                                 0.0116
 chip_core/_14705_                                             0.0116
 chip_core/_12203_                                             0.0116
 chip_core/_02355_                                             0.0116
 chip_core/net7258                                             0.0116
 chip_core/housekeeping/net1250                                0.0116
 chip_core/housekeeping/_1223_                                 0.0116
 chip_core/_15408_                                             0.0116
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0116
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0116
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0116
 chip_core/_09505_                                             0.0116
 chip_core/net6925                                             0.0116
 chip_core/_12083_                                             0.0116
 chip_core/_02090_                                             0.0115
 chip_core/_02372_                                             0.0115
 chip_core/_00978_                                             0.0115
 chip_core/_01215_                                             0.0115
 chip_core/net6185                                             0.0115
 chip_core/_13610_                                             0.0115
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0115
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0115
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0115
 chip_core/_01753_                                             0.0115
 chip_core/net4640                                             0.0115
 chip_core/_02758_                                             0.0115
 chip_core/_12969_                                             0.0115
 chip_core/_00180_                                             0.0115
 chip_core/_12906_                                             0.0115
 chip_core/_01277_                                             0.0115
 chip_core/_04506_                                             0.0115
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0115
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0115
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0115
 chip_core/_07525_                                             0.0115
 chip_core/_01349_                                             0.0115
 chip_core/_03520_                                             0.0115
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[14]              0.0115
 chip_core/_14324_                                             0.0115
 chip_core/_00664_                                             0.0115
 chip_core/_00503_                                             0.0115
 chip_core/housekeeping/net1048                                0.0115
 chip_core/_13016_                                             0.0115
 chip_core/_06751_                                             0.0115
 chip_core/housekeeping/net115                                 0.0115
 chip_core/housekeeping/net3242                                0.0115
 chip_core/net3249                                             0.0115
 chip_core/_15542_                                             0.0115
 chip_core/net7643                                             0.0115
 chip_core/_03284_                                             0.0115
 chip_core/_01339_                                             0.0115
 chip_core/net3092                                             0.0115
 chip_core/_14379_                                             0.0115
 chip_core/net6386                                             0.0115
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0115
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0115
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0115
 chip_core/_13642_                                             0.0115
 chip_core/_00892_                                             0.0115
 chip_core/_00946_                                             0.0115
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[4]       0.0115
 chip_core/net1221                                             0.0115
 chip_core/_06938_                                             0.0115
 chip_core/mprj/mprj/_070_                                     0.0115
 chip_core/_12693_                                             0.0115
 chip_core/_02829_                                             0.0115
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][9]       0.0115
 chip_core/housekeeping/net2842                                0.0115
 chip_core/housekeeping/_2272_                                 0.0115
 chip_core/net8975                                             0.0115
 chip_core/_00075_                                             0.0115
 chip_core/_13244_                                             0.0115
 chip_core/_02796_                                             0.0115
 chip_core/soc.core.VexRiscv.lastStageIsFiring                 0.0115
 chip_core/_15327_                                             0.0114
 chip_core/_01207_                                             0.0114
 chip_core/_00524_                                             0.0114
 chip_core/_07999_                                             0.0114
 chip_core/_14498_                                             0.0114
 chip_core/mprj/mprj/net948                                    0.0114
 chip_core/net6768                                             0.0114
 chip_core/_07924_                                             0.0114
 chip_core/net3588                                             0.0114
 chip_core/_08847_                                             0.0114
 chip_core/_00938_                                             0.0114
 chip_core/_00930_                                             0.0114
 chip_core/_02737_                                             0.0114
 chip_core/_01585_                                             0.0114
 chip_core/_10630_                                             0.0114
 chip_core/_10959_                                             0.0114
 chip_core/housekeeping/net1178                                0.0114
 chip_core/soc.core.count[14]                                  0.0114
 chip_core/_01177_                                             0.0114
 chip_core/net741                                              0.0114
 chip_core/_04262_                                             0.0114
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[27].X          0.0114
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[27].X   0.0114
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[27].X   0.0114
 chip_core/_13003_                                             0.0114
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0114
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0114
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0114
 chip_core/_01904_                                             0.0114
 chip_core/net1191                                             0.0114
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][4]      0.0114
 chip_core/housekeeping/net3265                                0.0114
 chip_core/_00570_                                             0.0114
 chip_core/_00203_                                             0.0114
 chip_core/_10180_                                             0.0114
 chip_core/_15046_                                             0.0114
 chip_core/_14931_                                             0.0114
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[21].X          0.0114
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[21].X   0.0114
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[21].X   0.0114
 chip_core/_08653_                                             0.0114
 chip_core/_10404_                                             0.0114
 chip_core/_08830_                                             0.0114
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0114
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0114
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0114
 chip_core/housekeeping/_2374_                                 0.0113
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0113
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0113
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0113
 chip_core/net1370                                             0.0113
 chip_core/_15067_                                             0.0113
 chip_core/_14924_                                             0.0113
 chip_core/_04300_                                             0.0113
 chip_core/net8400                                             0.0113
 chip_core/net11549                                            0.0113
 chip_core/_14571_                                             0.0113
 chip_core/net7432                                             0.0113
 chip_core/net11315                                            0.0113
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[30].X          0.0113
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[30].X   0.0113
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[30].X   0.0113
 chip_core/housekeeping/_0746_                                 0.0113
 chip_core/soc.core.VexRiscv.lastStagePc[11]                   0.0113
 chip_core/_02456_                                             0.0113
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0113
 chip_core/net9056                                             0.0113
 chip_core/_13452_                                             0.0113
 chip_core/housekeeping/net566                                 0.0113
 chip_core/housekeeping/_2423_                                 0.0113
 chip_core/housekeeping/net1404                                0.0113
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[20]   0.0113
 chip_core/housekeeping/_2146_                                 0.0113
 chip_core/_12007_                                             0.0113
 chip_core/_07071_                                             0.0113
 chip_core/housekeeping/_0284_                                 0.0113
 chip_core/_15184_                                             0.0113
 chip_core/_02645_                                             0.0113
 chip_core/_02804_                                             0.0113
 chip_core/housekeeping/gpio_configure[5][10]                  0.0113
 chip_core/_01190_                                             0.0113
 chip_core/_00883_                                             0.0113
 chip_core/housekeeping/net1441                                0.0113
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0113
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0113
 chip_core/net623                                              0.0113
 chip_core/_11522_                                             0.0113
 chip_core/net5997                                             0.0113
 chip_core/_00629_                                             0.0113
 chip_core/_00699_                                             0.0113
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0113
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0113
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0113
 chip_core/_02547_                                             0.0113
 chip_core/_11651_                                             0.0113
 chip_core/_07462_                                             0.0112
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][30]     0.0112
 chip_core/_03959_                                             0.0112
 chip_core/soc.core.interface3_bank_bus_dat_r[13]              0.0112
 chip_core/_06777_                                             0.0112
 chip_core/_00221_                                             0.0112
 chip_core/_13813_                                             0.0112
 chip_core/_09039_                                             0.0112
 chip_core/_09018_                                             0.0112
 chip_core/_02669_                                             0.0112
 chip_core/_00638_                                             0.0112
 chip_core/_04459_                                             0.0112
 chip_core/_07369_                                             0.0112
 chip_core/_04004_                                             0.0112
 chip_core/housekeeping/gpio_configure[33][3]                  0.0112
 chip_core/_02135_                                             0.0112
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0112
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0112
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0112
 chip_core/net6513                                             0.0112
 chip_core/_04284_                                             0.0112
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0112
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0112
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0112
 chip_core/_14178_                                             0.0112
 chip_core/net8496                                             0.0112
 chip_core/soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[4]   0.0112
 chip_core/_12093_                                             0.0112
 chip_core/net11383                                            0.0112
 chip_core/housekeeping/gpio_configure[4][8]                   0.0112
 chip_core/net2041                                             0.0112
 chip_core/housekeeping/net1180                                0.0112
 chip_core/net6099                                             0.0112
 chip_core/_12015_                                             0.0112
 chip_core/_00965_                                             0.0112
 chip_core/housekeeping/net714                                 0.0112
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0112
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0112
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0112
 chip_core/housekeeping/_0181_                                 0.0112
 chip_core/_12771_                                             0.0112
 chip_core/_07675_                                             0.0112
 chip_core/_15338_                                             0.0112
 chip_core/housekeeping/net1187                                0.0112
 chip_core/net5616                                             0.0112
 chip_core/mprj/mprj/net940                                    0.0112
 chip_core/net3567                                             0.0112
 chip_core/net6442                                             0.0112
 chip_core/net2060                                             0.0112
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[2]   0.0112
 chip_core/_02793_                                             0.0112
 chip_core/soc.core.multiregimpl22_regs1                       0.0112
 chip_core/net2071                                             0.0112
 chip_core/_13545_                                             0.0112
 chip_core/_11244_                                             0.0112
 chip_core/net4295                                             0.0111
 chip_core/_08066_                                             0.0111
 chip_core/_02858_                                             0.0111
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][15]     0.0111
 chip_core/housekeeping/_1462_                                 0.0111
 chip_core/housekeeping/net1099                                0.0111
 chip_core/mprj/mprj/net763                                    0.0111
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN   0.0111
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN   0.0111
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN   0.0111
 chip_core/net3095                                             0.0111
 chip_core/net5150                                             0.0111
 chip_core/_15009_                                             0.0111
 chip_core/net6832                                             0.0111
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0111
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0111
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0111
 chip_core/_02718_                                             0.0111
 chip_core/_14839_                                             0.0111
 chip_core/net7563                                             0.0111
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0111
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0111
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0111
 chip_core/_04169_                                             0.0111
 chip_core/_07809_                                             0.0111
 chip_core/_11034_                                             0.0111
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0111
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0111
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0111
 chip_core/housekeeping/_1534_                                 0.0111
 chip_core/_02711_                                             0.0111
 chip_core/_02745_                                             0.0111
 chip_core/_08448_                                             0.0111
 chip_core/_00533_                                             0.0111
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][16]     0.0111
 chip_core/_04200_                                             0.0111
 chip_core/_04296_                                             0.0111
 chip_core/mprj/mprj/net616                                    0.0111
 chip_core/_01164_                                             0.0111
 chip_core/housekeeping/_1201_                                 0.0111
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[12].X          0.0111
 chip_core/_09070_                                             0.0111
 chip_core/net605                                              0.0111
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.WEBUF[1].A   0.0111
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.WEBUF[1].A   0.0111
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.WEBUF[1].A   0.0111
 chip_core/soc.core.uartwishbonebridge_rs232phyrx_next_state   0.0111
 chip_core/net6278                                             0.0111
 chip_core/_02550_                                             0.0111
 chip_core/housekeeping/net1272                                0.0111
 chip_core/housekeeping/_2179_                                 0.0111
 chip_core/_03659_                                             0.0111
 chip_core/net6897                                             0.0111
 chip_core/housekeeping/net150                                 0.0111
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0111
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0111
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0111
 chip_core/_12715_                                             0.0111
 chip_core/housekeeping/_1072_                                 0.0111
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0111
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0111
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0111
 chip_core/_14958_                                             0.0111
 chip_core/housekeeping/net1446                                0.0111
 chip_core/housekeeping/net756                                 0.0111
 chip_core/soc.core.VexRiscv.externalInterrupt                 0.0111
 chip_core/_15021_                                             0.0111
 chip_core/_01316_                                             0.0110
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[22].X          0.0110
 chip_core/_02664_                                             0.0110
 chip_core/_15091_                                             0.0110
 chip_core/_09491_                                             0.0110
 chip_core/_14568_                                             0.0110
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[22].X   0.0110
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[22].X   0.0110
 chip_core/housekeeping/net265                                 0.0110
 chip_core/mprj/mprj/net1054                                   0.0110
 chip_core/soc.core.multiregimpl123_regs0                      0.0110
 chip_core/soc.core.multiregimpl13_regs1                       0.0110
 chip_core/_04206_                                             0.0110
 chip_core/_00619_                                             0.0110
 chip_core/_14160_                                             0.0110
 chip_core/_02399_                                             0.0110
 chip_core/net3069                                             0.0110
 chip_core/housekeeping/_1139_                                 0.0110
 chip_core/_02611_                                             0.0110
 chip_core/net7742                                             0.0110
 chip_core/_07849_                                             0.0110
 chip_core/_02409_                                             0.0110
 chip_core/_14803_                                             0.0110
 chip_core/housekeeping/mgmt_gpio_data[3]                      0.0110
 chip_core/_12601_                                             0.0110
 chip_core/_01972_                                             0.0110
 chip_core/_12669_                                             0.0110
 chip_core/_02948_                                             0.0110
 chip_core/_02081_                                             0.0110
 chip_core/_00994_                                             0.0110
 chip_core/_09832_                                             0.0110
 chip_core/_04084_                                             0.0110
 chip_core/_04274_                                             0.0110
 chip_core/_01133_                                             0.0110
 chip_core/housekeeping/_2130_                                 0.0110
 chip_core/soc.core.la_out_storage[118]                        0.0110
 chip_core/housekeeping/_0362_                                 0.0110
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[18].X          0.0110
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[9]                 0.0110
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[18].X   0.0110
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[18].X   0.0110
 chip_core/_10735_                                             0.0110
 chip_core/_01332_                                             0.0110
 chip_core/_02738_                                             0.0110
 chip_core/mprj/mprj/net371                                    0.0110
 chip_core/net6238                                             0.0110
 chip_core/_00656_                                             0.0110
 chip_core/net7231                                             0.0110
 chip_core/_10287_                                             0.0110
 chip_core/_00583_                                             0.0110
 chip_core/housekeeping/_0242_                                 0.0110
 chip_core/_02487_                                             0.0110
 chip_core/net8881                                             0.0110
 chip_core/net3234                                             0.0110
 chip_core/_06786_                                             0.0110
 chip_core/_11156_                                             0.0110
 chip_core/_00613_                                             0.0110
 chip_core/_14052_                                             0.0110
 chip_core/_10443_                                             0.0110
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0110
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0110
 chip_core/_10206_                                             0.0109
 chip_core/soc.core.interface3_bank_bus_dat_r[22]              0.0109
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0109
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0109
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0109
 chip_core/_10792_                                             0.0109
 chip_core/_15437_                                             0.0109
 chip_core/housekeeping/_2016_                                 0.0109
 chip_core/_09129_                                             0.0109
 chip_core/net1315                                             0.0109
 chip_core/_10299_                                             0.0109
 chip_core/net8653                                             0.0109
 chip_core/_12843_                                             0.0109
 chip_core/_00931_                                             0.0109
 chip_core/_02403_                                             0.0109
 chip_core/_13588_                                             0.0109
 chip_core/_00641_                                             0.0109
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][4]      0.0109
 chip_core/_14143_                                             0.0109
 chip_core/_04172_                                             0.0109
 chip_core/net5237                                             0.0109
 chip_core/soc.core.la_oe_storage[107]                         0.0109
 chip_core/_09946_                                             0.0109
 chip_core/_01182_                                             0.0109
 chip_core/_07908_                                             0.0109
 chip_core/_14445_                                             0.0109
 chip_core/_12466_                                             0.0109
 chip_core/soc.core.dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[6]   0.0109
 chip_core/net8096                                             0.0109
 chip_core/net729                                              0.0109
 chip_core/_10296_                                             0.0109
 chip_core/_03221_                                             0.0109
 chip_core/_11962_                                             0.0109
 chip_core/_01196_                                             0.0109
 chip_core/mprj/mprj/net1057                                   0.0109
 chip_core/net7586                                             0.0109
 chip_core/_12334_                                             0.0109
 chip_core/net6416                                             0.0109
 chip_core/_13658_                                             0.0109
 chip_core/_07363_                                             0.0109
 chip_core/_08765_                                             0.0109
 chip_core/_00844_                                             0.0109
 chip_core/net3804                                             0.0109
 chip_core/net7313                                             0.0109
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0109
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0109
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0109
 chip_core/net8038                                             0.0109
 chip_core/_01291_                                             0.0109
 chip_core/_10812_                                             0.0109
 chip_core/net6412                                             0.0109
 chip_core/_00787_                                             0.0109
 chip_core/_01220_                                             0.0109
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][13]     0.0108
 chip_core/net3993                                             0.0108
 chip_core/mprj/mprj/net667                                    0.0108
 chip_core/_03456_                                             0.0108
 chip_core/_00300_                                             0.0108
 chip_core/_12710_                                             0.0108
 chip_core/_09455_                                             0.0108
 chip_core/net6375                                             0.0108
 chip_core/_00850_                                             0.0108
 chip_core/_03121_                                             0.0108
 chip_core/_07111_                                             0.0108
 chip_core/_07638_                                             0.0108
 chip_core/_07421_                                             0.0108
 chip_core/_10466_                                             0.0108
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0108
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0108
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0108
 chip_core/_00225_                                             0.0108
 chip_core/housekeeping/gpio_configure[36][12]                 0.0108
 chip_core/_05063_                                             0.0108
 chip_core/_12368_                                             0.0108
 chip_core/_14513_                                             0.0108
 chip_core/_01539_                                             0.0108
 chip_core/_00911_                                             0.0108
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[16]   0.0108
 chip_core/housekeeping/net1184                                0.0108
 chip_core/_13964_                                             0.0108
 chip_core/_07159_                                             0.0108
 chip_core/net5612                                             0.0108
 chip_core/_01201_                                             0.0108
 chip_core/_01109_                                             0.0108
 chip_core/_08917_                                             0.0108
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.WEBUF[3].A   0.0108
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.WEBUF[3].A   0.0108
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.WEBUF[3].A   0.0108
 chip_core/_09682_                                             0.0108
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0108
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0108
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[0].A   0.0108
 chip_core/_01216_                                             0.0108
 chip_core/_00464_                                             0.0108
 chip_core/net3151                                             0.0108
 chip_core/soc.core.la_out_storage[32]                         0.0108
 chip_core/_01077_                                             0.0108
 chip_core/housekeeping/hkspi.pass_thru_mgmt                   0.0107
 chip_core/soc.core.la_ien_storage[111]                        0.0107
 chip_core/net7522                                             0.0107
 chip_core/_00803_                                             0.0107
 chip_core/_08735_                                             0.0107
 chip_core/net4194                                             0.0107
 chip_core/_10309_                                             0.0107
 chip_core/net784                                              0.0107
 chip_core/_04916_                                             0.0107
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.A0BUF[1].X   0.0107
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.A0BUF[1].X   0.0107
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.A0BUF[1].X   0.0107
 chip_core/net5871                                             0.0107
 chip_core/_03992_                                             0.0107
 chip_core/net3792                                             0.0107
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0107
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0107
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0107
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.A0BUF[3].X   0.0107
 chip_core/net3502                                             0.0107
 chip_core/_01082_                                             0.0107
 chip_core/net6141                                             0.0107
 chip_core/_01981_                                             0.0107
 chip_core/_13868_                                             0.0107
 chip_core/_02655_                                             0.0107
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[2]   0.0107
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[2]   0.0107
 chip_core/_01943_                                             0.0107
 chip_core/net9673                                             0.0107
 chip_core/_14326_                                             0.0107
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0107
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0107
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0107
 chip_core/housekeeping/gpio_configure[14][0]                  0.0107
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0107
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0107
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0107
 chip_core/net6224                                             0.0107
 chip_core/housekeeping/_0231_                                 0.0107
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.A0BUF[3].X   0.0107
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.A0BUF[3].X   0.0107
 chip_core/_03773_                                             0.0107
 chip_core/soc.core.interface10_bank_bus_dat_r[9]              0.0107
 chip_core/_01004_                                             0.0107
 chip_core/_01928_                                             0.0107
 chip_core/net2426                                             0.0107
 chip_core/_09619_                                             0.0107
 chip_core/housekeeping/_1432_                                 0.0107
 chip_core/_08744_                                             0.0107
 chip_core/mprj/mprj/net1136                                   0.0107
 chip_core/_08353_                                             0.0107
 chip_core/housekeeping/_1304_                                 0.0107
 chip_core/_12187_                                             0.0107
 chip_core/_11055_                                             0.0107
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0107
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0107
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0107
 chip_core/net8778                                             0.0107
 chip_core/_09923_                                             0.0107
 chip_core/_07562_                                             0.0107
 chip_core/_00695_                                             0.0107
 chip_core/net7980                                             0.0107
 chip_core/_11481_                                             0.0106
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[1]   0.0106
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[1]               0.0106
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[1]   0.0106
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[28]   0.0106
 chip_core/net11455                                            0.0106
 chip_core/_06803_                                             0.0106
 chip_core/net1571                                             0.0106
 chip_core/_01117_                                             0.0106
 chip_core/net3813                                             0.0106
 chip_core/_10682_                                             0.0106
 chip_core/housekeeping/_0477_                                 0.0106
 chip_core/_02110_                                             0.0106
 chip_core/_00818_                                             0.0106
 chip_core/net3426                                             0.0106
 chip_core/net4233                                             0.0106
 chip_core/soc.core.dbg_uart_address[2]                        0.0106
 chip_core/net12766                                            0.0106
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][30]     0.0106
 chip_core/_15218_                                             0.0106
 chip_core/housekeeping/gpio_configure[8][10]                  0.0106
 chip_core/_01114_                                             0.0106
 chip_core/mprj/mprj/net1114                                   0.0106
 chip_core/net3712                                             0.0106
 chip_core/housekeeping/trap_output_dest                       0.0106
 chip_core/_02007_                                             0.0106
 chip_core/_12428_                                             0.0106
 chip_core/net5212                                             0.0106
 chip_core/housekeeping/gpio_configure[34][0]                  0.0106
 chip_core/housekeeping/gpio_configure[24][12]                 0.0106
 chip_core/housekeeping/_1853_                                 0.0106
 chip_core/_00294_                                             0.0106
 chip_core/net3130                                             0.0106
 chip_core/housekeeping/net688                                 0.0106
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0106
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0106
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0106
 chip_core/_00935_                                             0.0106
 chip_core/_02250_                                             0.0106
 chip_core/_02318_                                             0.0106
 chip_core/net8180                                             0.0106
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.A0BUF[2].X   0.0106
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.A0BUF[2].X   0.0106
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.A0BUF[2].X   0.0106
 chip_core/net9131                                             0.0106
 chip_core/_11385_                                             0.0106
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0106
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0106
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0106
 chip_core/_02632_                                             0.0106
 chip_core/_02466_                                             0.0106
 chip_core/soc.core.mgmtsoc_bus_errors[7]                      0.0106
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0106
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0106
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0106
 chip_core/_13025_                                             0.0106
 chip_core/_15053_                                             0.0106
 chip_core/housekeeping/net578                                 0.0106
 chip_core/net9062                                             0.0106
 chip_core/net695                                              0.0106
 chip_core/_02314_                                             0.0106
 chip_core/_09166_                                             0.0106
 chip_core/soc.core.la_oe_storage[23]                          0.0106
 chip_core/_13678_                                             0.0106
 chip_core/_08370_                                             0.0106
 chip_core/_09737_                                             0.0106
 chip_core/housekeeping/_2930_                                 0.0106
 chip_core/net1989                                             0.0105
 chip_core/_08811_                                             0.0105
 chip_core/_04414_                                             0.0105
 chip_core/housekeeping/_0213_                                 0.0105
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][28]      0.0105
 chip_core/_13336_                                             0.0105
 chip_core/_07463_                                             0.0105
 chip_core/_02404_                                             0.0105
 chip_core/_02533_                                             0.0105
 chip_core/net3348                                             0.0105
 chip_core/soc.core.mgmtsoc_scratch_storage[0]                 0.0105
 chip_core/_03631_                                             0.0105
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0105
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0105
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0105
 chip_core/_11654_                                             0.0105
 chip_core/soc.core.la_out_storage[6]                          0.0105
 chip_core/_01050_                                             0.0105
 chip_core/_00875_                                             0.0105
 chip_core/housekeeping/gpio_configure[17][1]                  0.0105
 chip_core/net6173                                             0.0105
 chip_core/mprj/mprj/net346                                    0.0105
 chip_core/net8534                                             0.0105
 chip_core/net4693                                             0.0105
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[12]   0.0105
 chip_core/net3057                                             0.0105
 chip_core/_10467_                                             0.0105
 chip_core/_02343_                                             0.0105
 chip_core/_01668_                                             0.0105
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0105
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0105
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0105
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0105
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0105
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0105
 chip_core/housekeeping/_0796_                                 0.0105
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0105
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0105
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0105
 chip_core/net2037                                             0.0105
 chip_core/_00982_                                             0.0105
 chip_core/housekeeping/net737                                 0.0105
 chip_core/housekeeping/net264                                 0.0105
 chip_core/_04235_                                             0.0105
 chip_core/net15040                                            0.0105
 chip_core/_10267_                                             0.0105
 chip_core/_00990_                                             0.0105
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0105
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0105
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0105
 chip_core/net3145                                             0.0105
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0105
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0105
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0105
 chip_core/_03624_                                             0.0105
 chip_core/housekeeping/_0516_                                 0.0105
 chip_core/_01329_                                             0.0105
 chip_core/_03315_                                             0.0105
 chip_core/_02873_                                             0.0105
 chip_core/net6746                                             0.0104
 chip_core/_07751_                                             0.0104
 chip_core/_02423_                                             0.0104
 chip_core/_10278_                                             0.0104
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[12]         0.0104
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0104
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0104
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0104
 chip_core/housekeeping/net1754                                0.0104
 chip_core/soc.core.VexRiscv.debug_bus_rsp_data[3]             0.0104
 chip_core/_02455_                                             0.0104
 chip_core/_11910_                                             0.0104
 chip_core/soc.core.dbg_uart_rx_count[1]                       0.0104
 chip_core/_02673_                                             0.0104
 chip_core/housekeeping/_0488_                                 0.0104
 chip_core/_08976_                                             0.0104
 chip_core/_02548_                                             0.0104
 chip_core/_02580_                                             0.0104
 chip_core/_00666_                                             0.0104
 chip_core/housekeeping/net707                                 0.0104
 chip_core/soc.core.VexRiscv.lastStagePc[10]                   0.0104
 chip_core/_09624_                                             0.0104
 chip_core/_02772_                                             0.0104
 chip_core/housekeeping/net133                                 0.0104
 chip_core/_08603_                                             0.0104
 chip_core/_10855_                                             0.0104
 chip_core/mprj/mprj/net127                                    0.0104
 chip_core/_10210_                                             0.0104
 chip_core/housekeeping/_0974_                                 0.0104
 chip_core/_03175_                                             0.0104
 chip_core/_08813_                                             0.0104
 chip_core/housekeeping/net1205                                0.0104
 chip_core/_12663_                                             0.0104
 chip_core/_08789_                                             0.0104
 chip_core/net8102                                             0.0104
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0104
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0104
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0104
 chip_core/_04299_                                             0.0104
 chip_core/_08890_                                             0.0104
 chip_core/housekeeping/net2427                                0.0104
 chip_core/_12921_                                             0.0104
 chip_core/_00470_                                             0.0104
 chip_core/net2029                                             0.0104
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0104
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0104
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0104
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[24]         0.0104
 chip_core/_03368_                                             0.0104
 chip_core/soc.core.la_ien_storage[53]                         0.0104
 chip_core/_15193_                                             0.0103
 chip_core/_08242_                                             0.0103
 chip_core/_00238_                                             0.0103
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0103
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0103
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0103
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[8]   0.0103
 chip_core/_06902_                                             0.0103
 chip_core/mprj/mprj/net342                                    0.0103
 chip_core/_15397_                                             0.0103
 chip_core/net3566                                             0.0103
 chip_core/_10305_                                             0.0103
 chip_core/soc.core.interface10_bank_bus_dat_r[7]              0.0103
 chip_core/net652                                              0.0103
 chip_core/_00292_                                             0.0103
 chip_core/net2455                                             0.0103
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0103
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0103
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0103
 chip_core/_03300_                                             0.0103
 chip_core/_14777_                                             0.0103
 chip_core/_04786_                                             0.0103
 chip_core/_00600_                                             0.0103
 chip_core/_14635_                                             0.0103
 chip_core/net7445                                             0.0103
 chip_core/_12981_                                             0.0103
 chip_core/housekeeping/_2579_                                 0.0103
 chip_core/housekeeping/gpio_configure[1][3]                   0.0103
 chip_core/net8961                                             0.0103
 chip_core/_10719_                                             0.0103
 chip_core/net4243                                             0.0103
 chip_core/housekeeping/_0294_                                 0.0103
 chip_core/housekeeping/net153                                 0.0103
 chip_core/_09654_                                             0.0103
 chip_core/_13269_                                             0.0103
 chip_core/net636                                              0.0103
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0103
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0103
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0103
 chip_core/net7100                                             0.0103
 chip_core/_12980_                                             0.0103
 chip_core/_00131_                                             0.0103
 chip_core/_02534_                                             0.0103
 chip_core/_02129_                                             0.0103
 chip_core/mprj/mprj/net894                                    0.0103
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][4]   0.0103
 chip_core/_06715_                                             0.0103
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[11]       0.0103
 chip_core/_08794_                                             0.0103
 chip_core/net7242                                             0.0103
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0103
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0103
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0103
 chip_core/net6050                                             0.0103
 chip_core/_08497_                                             0.0103
 chip_core/net3699                                             0.0103
 chip_core/_01116_                                             0.0103
 chip_core/_02970_                                             0.0103
 chip_core/_02462_                                             0.0103
 chip_core/_10093_                                             0.0103
 chip_core/_08820_                                             0.0103
 chip_core/_13670_                                             0.0103
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0103
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0103
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0103
 chip_core/net8878                                             0.0102
 chip_core/soc.core.mgmtsoc_litespisdrphycore_count[1]         0.0102
 chip_core/_12938_                                             0.0102
 chip_core/net3848                                             0.0102
 chip_core/_14309_                                             0.0102
 chip_core/_14666_                                             0.0102
 chip_core/_14014_                                             0.0102
 chip_core/mprj/mprj/net139                                    0.0102
 chip_core/net3483                                             0.0102
 chip_core/_13461_                                             0.0102
 chip_core/net9191                                             0.0102
 chip_core/soc.core.dbg_uart_data[12]                          0.0102
 chip_core/_08229_                                             0.0102
 chip_core/housekeeping/net1050                                0.0102
 chip_core/_04199_                                             0.0102
 chip_core/net3085                                             0.0102
 chip_core/_02188_                                             0.0102
 chip_core/_07464_                                             0.0102
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[16]   0.0102
 chip_core/_02551_                                             0.0102
 chip_core/net14622                                            0.0102
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0102
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0102
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0102
 chip_core/net12601                                            0.0102
 chip_core/housekeeping/_1425_                                 0.0102
 chip_core/net1390                                             0.0102
 chip_core/soc.core.la_oe_storage[28]                          0.0102
 chip_core/_02808_                                             0.0102
 chip_core/_02592_                                             0.0102
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][25]     0.0102
 chip_core/soc.core.mgmtsoc_bus_errors[12]                     0.0102
 chip_core/_00675_                                             0.0102
 chip_core/net4444                                             0.0102
 chip_core/_14925_                                             0.0102
 chip_core/housekeeping/net731                                 0.0102
 chip_core/mprj/mprj/net1090                                   0.0102
 chip_core/housekeeping/gpio_configure[3][0]                   0.0102
 chip_core/_08738_                                             0.0102
 chip_core/net3083                                             0.0102
 chip_core/housekeeping/_1239_                                 0.0102
 chip_core/_00286_                                             0.0102
 chip_core/housekeeping/net1456                                0.0102
 chip_core/_01564_                                             0.0102
 chip_core/_08752_                                             0.0102
 chip_core/_07983_                                             0.0102
 chip_core/_08569_                                             0.0102
 chip_core/housekeeping/net1430                                0.0102
 chip_core/net3565                                             0.0101
 chip_core/_12118_                                             0.0101
 chip_core/_07392_                                             0.0101
 chip_core/_08389_                                             0.0101
 chip_core/net6767                                             0.0101
 chip_core/housekeeping/net2116                                0.0101
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0101
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0101
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0101
 chip_core/_15359_                                             0.0101
 chip_core/_01341_                                             0.0101
 chip_core/_07899_                                             0.0101
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.EN0   0.0101
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0101
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0101
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0101
 chip_core/_11165_                                             0.0101
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.EN0   0.0101
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.EN0   0.0101
 chip_core/housekeeping/net1207                                0.0101
 chip_core/_01320_                                             0.0101
 chip_core/net4349                                             0.0101
 chip_core/net3146                                             0.0101
 chip_core/mprj/mprj/net573                                    0.0101
 chip_core/_07659_                                             0.0101
 chip_core/_15490_                                             0.0101
 chip_core/net3180                                             0.0101
 chip_core/housekeeping/net1470                                0.0101
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[27].X          0.0101
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[27].X   0.0101
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[27].X   0.0101
 chip_core/_10507_                                             0.0101
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[29]      0.0101
 chip_core/net7822                                             0.0101
 chip_core/_14604_                                             0.0101
 chip_core/_07954_                                             0.0101
 chip_core/_06929_                                             0.0101
 chip_core/_12318_                                             0.0101
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[1].A           0.0101
 chip_core/net11788                                            0.0101
 chip_core/_11296_                                             0.0101
 chip_core/_01721_                                             0.0101
 chip_core/net3677                                             0.0101
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0101
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0101
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0101
 chip_core/_04319_                                             0.0101
 chip_core/_00904_                                             0.0101
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0101
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0101
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0101
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0101
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0101
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0101
 chip_core/_09995_                                             0.0101
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[21].X          0.0101
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[21].X   0.0101
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[21].X   0.0101
 chip_core/_07921_                                             0.0101
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[10]     0.0101
 chip_core/_01192_                                             0.0101
 chip_core/housekeeping/net1533                                0.0100
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[1].A   0.0100
 chip_core/_00900_                                             0.0100
 chip_core/_01115_                                             0.0100
 chip_core/_02820_                                             0.0100
 chip_core/_14171_                                             0.0100
 chip_core/net3111                                             0.0100
 chip_core/_12946_                                             0.0100
 chip_core/_02563_                                             0.0100
 chip_core/_13538_                                             0.0100
 chip_core/housekeeping/gpio_configure[24][1]                  0.0100
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0100
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][8]      0.0100
 chip_core/_11064_                                             0.0100
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][2]   0.0100
 chip_core/housekeeping/_2213_                                 0.0100
 chip_core/_13450_                                             0.0100
 chip_core/net1476                                             0.0100
 chip_core/_02079_                                             0.0100
 chip_core/_06747_                                             0.0100
 chip_core/_01789_                                             0.0100
 chip_core/net8954                                             0.0100
 chip_core/_02352_                                             0.0100
 chip_core/_10209_                                             0.0100
 chip_core/_04227_                                             0.0100
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0100
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0100
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0100
 chip_core/_15479_                                             0.0100
 chip_core/net6982                                             0.0100
 chip_core/_12024_                                             0.0100
 chip_core/_09955_                                             0.0100
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[14]   0.0100
 chip_core/_12174_                                             0.0100
 chip_core/net3881                                             0.0100
 chip_core/_00847_                                             0.0100
 chip_core/_04527_                                             0.0100
 chip_core/net8317                                             0.0100
 chip_core/_14534_                                             0.0100
 chip_core/_07194_                                             0.0100
 chip_core/_01002_                                             0.0100
 chip_core/_15425_                                             0.0100
 chip_core/_15527_                                             0.0100
 chip_core/_02000_                                             0.0100
 chip_core/mgmt_buffers.mprj_adr_o_core[8]                     0.0100
 chip_core/_15317_                                             0.0100
 chip_core/net5030                                             0.0100
 chip_core/housekeeping/net1475                                0.0100
 chip_core/mprj/mprj/net385                                    0.0100
 chip_core/_13795_                                             0.0100
 chip_core/net12095                                            0.0100
 chip_core/soc.core.mgmtsoc_reload_storage[4]                  0.0100
 chip_core/_01270_                                             0.0100
 chip_core/_02545_                                             0.0099
 chip_core/net14654                                            0.0099
 chip_core/_00567_                                             0.0099
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0099
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0099
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0099
 chip_core/_02751_                                             0.0099
 chip_core/_14328_                                             0.0099
 chip_core/_01865_                                             0.0099
 chip_core/_00728_                                             0.0099
 chip_core/_04966_                                             0.0099
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[2]   0.0099
 chip_core/mprj/mprj/net857                                    0.0099
 chip_core/_10001_                                             0.0099
 chip_core/_00858_                                             0.0099
 chip_core/_10552_                                             0.0099
 chip_core/mprj/mprj/net829                                    0.0099
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0099
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0099
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[1].A   0.0099
 chip_core/mgmt_buffers.la_data_in_mprj_bar[14]                0.0099
 chip_core/soc.core.interface10_bank_bus_dat_r[17]             0.0099
 chip_core/_10708_                                             0.0099
 chip_core/_05102_                                             0.0099
 chip_core/net14645                                            0.0099
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][9]       0.0099
 chip_core/housekeeping/net1433                                0.0099
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][10]   0.0099
 chip_core/net2538                                             0.0099
 chip_core/_02085_                                             0.0099
 chip_core/net7165                                             0.0099
 chip_core/_14205_                                             0.0099
 chip_core/_02465_                                             0.0099
 chip_core/net9211                                             0.0099
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[24]     0.0099
 chip_core/_11171_                                             0.0099
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0099
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0099
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0099
 chip_core/_04415_                                             0.0099
 chip_core/_04500_                                             0.0099
 chip_core/_08043_                                             0.0099
 chip_core/net4099                                             0.0099
 chip_core/_03849_                                             0.0099
 chip_core/_03027_                                             0.0099
 chip_core/mgmt_buffers.mprj_adr_o_core[4]                     0.0099
 chip_core/_04252_                                             0.0099
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0099
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0099
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0099
 chip_core/_13111_                                             0.0099
 chip_core/housekeeping/_0171_                                 0.0099
 chip_core/_02371_                                             0.0099
 chip_core/mprj/mprj/net1108                                   0.0099
 chip_core/net7706                                             0.0099
 chip_core/_01487_                                             0.0099
 chip_core/_02652_                                             0.0099
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[29].X          0.0099
 chip_core/housekeeping/_2689_                                 0.0099
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[29].X   0.0099
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[29].X   0.0099
 chip_core/soc.core.multiregimpl103_regs1                      0.0098
 chip_core/net12182                                            0.0098
 chip_core/_05062_                                             0.0098
 chip_core/_04164_                                             0.0098
 chip_core/net5091                                             0.0098
 chip_core/_00302_                                             0.0098
 chip_core/_12061_                                             0.0098
 chip_core/housekeeping/net2349                                0.0098
 chip_core/_02670_                                             0.0098
 chip_core/_02676_                                             0.0098
 chip_core/housekeeping/net991                                 0.0098
 chip_core/_01540_                                             0.0098
 chip_core/housekeeping/net296                                 0.0098
 chip_core/net8471                                             0.0098
 chip_core/_08781_                                             0.0098
 chip_core/mgmt_buffers.la_data_in_mprj_bar[11]                0.0098
 chip_core/_03758_                                             0.0098
 chip_core/_03277_                                             0.0098
 chip_core/soc.core.multiregimpl13_regs0                       0.0098
 chip_core/_09559_                                             0.0098
 chip_core/net4485                                             0.0098
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0098
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0098
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0098
 chip_core/_01266_                                             0.0098
 chip_core/_00683_                                             0.0098
 chip_core/_10196_                                             0.0098
 chip_core/net7560                                             0.0098
 chip_core/net4002                                             0.0098
 chip_core/housekeeping/net764                                 0.0098
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0098
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0098
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0098
 chip_core/housekeeping/gpio_configure[21][4]                  0.0098
 chip_core/_03428_                                             0.0098
 chip_core/soc.core.interface3_bank_bus_dat_r[17]              0.0098
 chip_core/_07012_                                             0.0098
 chip_core/net4108                                             0.0098
 chip_core/mprj/mprj/net310                                    0.0098
 chip_core/_03744_                                             0.0098
 chip_core/_07198_                                             0.0098
 chip_core/_04855_                                             0.0098
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[2]           0.0098
 chip_core/net3787                                             0.0098
 chip_core/_10454_                                             0.0098
 chip_core/_02450_                                             0.0098
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.A0BUF[1].X           0.0098
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.A0BUF[1].X   0.0098
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.A0BUF[1].X   0.0098
 chip_core/_13055_                                             0.0098
 chip_core/_14919_                                             0.0098
 chip_core/_01078_                                             0.0098
 chip_core/net3937                                             0.0097
 chip_core/housekeeping/net499                                 0.0097
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.A0BUF[0].X   0.0097
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.A0BUF[0].X   0.0097
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.A0BUF[0].X   0.0097
 chip_core/_10709_                                             0.0097
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[27].X          0.0097
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[27].X   0.0097
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[27].X   0.0097
 chip_core/net3864                                             0.0097
 chip_core/net8942                                             0.0097
 chip_core/net3190                                             0.0097
 chip_core/housekeeping/gpio_configure[13][3]                  0.0097
 chip_core/mprj/mprj/net593                                    0.0097
 chip_core/net7457                                             0.0097
 chip_core/housekeeping/net1784                                0.0097
 chip_core/_10863_                                             0.0097
 chip_core/_12095_                                             0.0097
 chip_core/housekeeping/_2468_                                 0.0097
 chip_core/_02596_                                             0.0097
 chip_core/net12488                                            0.0097
 chip_core/mprj/mprj/net891                                    0.0097
 chip_core/housekeeping/gpio_configure[29][2]                  0.0097
 chip_core/housekeeping/net2058                                0.0097
 chip_core/housekeeping/gpio_configure[18][11]                 0.0097
 chip_core/net4507                                             0.0097
 chip_core/_00612_                                             0.0097
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0097
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0097
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0097
 chip_core/_04292_                                             0.0097
 chip_core/_09236_                                             0.0097
 chip_core/net7338                                             0.0097
 chip_core/mprj/mprj/net975                                    0.0097
 chip_core/_14711_                                             0.0097
 chip_core/net4189                                             0.0097
 chip_core/_04302_                                             0.0097
 chip_core/net1009                                             0.0097
 chip_core/_01849_                                             0.0097
 chip_core/_02394_                                             0.0097
 chip_core/_02106_                                             0.0097
 chip_core/_00444_                                             0.0097
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[19]   0.0096
 chip_core/housekeeping/_0188_                                 0.0096
 chip_core/housekeeping/_1292_                                 0.0096
 chip_core/mprj/mprj/net591                                    0.0096
 chip_core/net7837                                             0.0096
 chip_core/net3481                                             0.0096
 chip_core/_00779_                                             0.0096
 chip_core/mgmt_buffers.la_data_in_mprj[6]                     0.0096
 chip_core/housekeeping/_1896_                                 0.0096
 chip_core/mprj/mprj/net1175                                   0.0096
 chip_core/net4832                                             0.0096
 chip_core/_02289_                                             0.0096
 chip_core/net7829                                             0.0096
 chip_core/_01671_                                             0.0096
 chip_core/net3286                                             0.0096
 chip_core/_02094_                                             0.0096
 chip_core/_12860_                                             0.0096
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0096
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0096
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0096
 chip_core/_00976_                                             0.0096
 chip_core/mprj/mprj/net909                                    0.0096
 chip_core/_03009_                                             0.0096
 chip_core/_01864_                                             0.0096
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0096
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0096
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0096
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0096
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0096
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0096
 chip_core/_00480_                                             0.0096
 chip_core/housekeeping/net1189                                0.0096
 chip_core/net2525                                             0.0096
 chip_core/_09258_                                             0.0096
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[7]               0.0096
 chip_core/housekeeping/net277                                 0.0096
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[2]                 0.0096
 chip_core/soc.core.interface10_bank_bus_dat_r[27]             0.0096
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0096
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0096
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0096
 chip_core/net2384                                             0.0096
 chip_core/_13307_                                             0.0096
 chip_core/_10694_                                             0.0096
 chip_core/net3550                                             0.0096
 chip_core/_00807_                                             0.0096
 chip_core/net9373                                             0.0096
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]   0.0096
 chip_core/_10323_                                             0.0096
 chip_core/_00136_                                             0.0096
 chip_core/net5090                                             0.0096
 chip_core/housekeeping/net1244                                0.0096
 chip_core/_14179_                                             0.0096
 chip_core/_09931_                                             0.0096
 chip_core/_07387_                                             0.0096
 chip_core/soc.core.la_oe_storage[106]                         0.0096
 chip_core/_00529_                                             0.0096
 chip_core/_08873_                                             0.0096
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[12].X   0.0096
 chip_core/_15512_                                             0.0096
 chip_core/_04463_                                             0.0096
 chip_core/net8955                                             0.0095
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][6]   0.0095
 chip_core/soc.core.mgmtsoc_value_status[6]                    0.0095
 chip_core/_13684_                                             0.0095
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0095
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0095
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0095
 chip_core/_06776_                                             0.0095
 chip_core/_00905_                                             0.0095
 chip_core/net1644                                             0.0095
 chip_core/net11072                                            0.0095
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[27]         0.0095
 chip_core/net11702                                            0.0095
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0095
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0095
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0095
 chip_core/mprj/mprj/net607                                    0.0095
 chip_core/housekeeping/net1387                                0.0095
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0095
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0095
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0095
 chip_core/_07372_                                             0.0095
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[30].X          0.0095
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[30].X   0.0095
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[30].X   0.0095
 chip_core/_12530_                                             0.0095
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0095
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0095
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0095
 chip_core/_03012_                                             0.0095
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0095
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0095
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0095
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][10]      0.0095
 chip_core/housekeeping/net1063                                0.0095
 chip_core/gpio_control_in_2[7].shift_register[0]              0.0095
 chip_core/_02275_                                             0.0095
 chip_core/_03963_                                             0.0095
 chip_core/_02336_                                             0.0095
 chip_core/housekeeping/serial_bb_load                         0.0095
 chip_core/_07243_                                             0.0095
 chip_core/_00625_                                             0.0095
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[9]   0.0095
 chip_core/housekeeping/_0182_                                 0.0095
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0095
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0095
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0095
 chip_core/_00482_                                             0.0095
 chip_core/mprj/mprj/net970                                    0.0095
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[6]   0.0095
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[6]   0.0095
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[6]         0.0095
 chip_core/_04340_                                             0.0095
 chip_core/housekeeping/gpio_configure[30][1]                  0.0095
 chip_core/net721                                              0.0095
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[17]   0.0095
 chip_core/net4084                                             0.0095
 chip_core/_09005_                                             0.0095
 chip_core/_10964_                                             0.0095
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[5]   0.0095
 chip_core/_02075_                                             0.0095
 chip_core/housekeeping/net1298                                0.0095
 chip_core/_07210_                                             0.0095
 chip_core/net2416                                             0.0095
 chip_core/_01606_                                             0.0095
 chip_core/housekeeping/net1998                                0.0095
 chip_core/net4236                                             0.0095
 chip_core/net6234                                             0.0095
 chip_core/_06948_                                             0.0095
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][12]     0.0095
 chip_core/housekeeping/net2013                                0.0095
 chip_core/_02769_                                             0.0095
 chip_core/_12563_                                             0.0094
 chip_core/housekeeping/net269                                 0.0094
 chip_core/net3079                                             0.0094
 chip_core/housekeeping/gpio_configure[22][1]                  0.0094
 chip_core/_12509_                                             0.0094
 chip_core/_07608_                                             0.0094
 chip_core/_08881_                                             0.0094
 chip_core/_09104_                                             0.0094
 chip_core/_09875_                                             0.0094
 chip_core/_03879_                                             0.0094
 chip_core/_00490_                                             0.0094
 chip_core/_09397_                                             0.0094
 chip_core/_02184_                                             0.0094
 chip_core/net9562                                             0.0094
 chip_core/_11413_                                             0.0094
 chip_core/net2001                                             0.0094
 chip_core/_12442_                                             0.0094
 chip_core/_01360_                                             0.0094
 chip_core/_13411_                                             0.0094
 chip_core/soc.core.count[12]                                  0.0094
 chip_core/net11297                                            0.0094
 chip_core/_02380_                                             0.0094
 chip_core/_09973_                                             0.0094
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0094
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0094
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0094
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][10]     0.0094
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0094
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0094
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0094
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0094
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0094
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0094
 chip_core/_10128_                                             0.0094
 chip_core/_00780_                                             0.0094
 chip_core/_03268_                                             0.0094
 chip_core/_10799_                                             0.0094
 chip_core/_12859_                                             0.0094
 chip_core/_12010_                                             0.0094
 chip_core/net1306                                             0.0094
 chip_core/_01638_                                             0.0094
 chip_core/_00556_                                             0.0094
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[26]   0.0094
 chip_core/net9522                                             0.0094
 chip_core/_09109_                                             0.0094
 chip_core/net1964                                             0.0094
 chip_core/net1080                                             0.0094
 chip_core/_04982_                                             0.0094
 chip_core/_03452_                                             0.0094
 chip_core/net7147                                             0.0094
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0094
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0094
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0094
 chip_core/housekeeping/_1979_                                 0.0094
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0094
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0094
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0094
 chip_core/_01925_                                             0.0094
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0094
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0094
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0094
 chip_core/housekeeping/gpio_configure[5][2]                   0.0093
 chip_core/_09156_                                             0.0093
 chip_core/housekeeping/gpio_configure[32][9]                  0.0093
 chip_core/_08144_                                             0.0093
 chip_core/_08749_                                             0.0093
 chip_core/_00081_                                             0.0093
 chip_core/_13873_                                             0.0093
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0093
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0093
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0093
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0093
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0093
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0093
 chip_core/_02317_                                             0.0093
 chip_core/_13961_                                             0.0093
 chip_core/_04193_                                             0.0093
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0093
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0093
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0093
 chip_core/_03069_                                             0.0093
 chip_core/_11657_                                             0.0093
 chip_core/net8465                                             0.0093
 chip_core/_14165_                                             0.0093
 chip_core/_11208_                                             0.0093
 chip_core/net8960                                             0.0093
 chip_core/mprj/mprj/net1039                                   0.0093
 chip_core/_12018_                                             0.0093
 chip_core/_01080_                                             0.0093
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[7]       0.0093
 chip_core/mprj/mprj/net154                                    0.0093
 chip_core/net3263                                             0.0093
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0093
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0093
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0093
 chip_core/housekeeping/_1256_                                 0.0093
 chip_core/_01056_                                             0.0093
 chip_core/_00047_                                             0.0093
 chip_core/_14756_                                             0.0093
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0093
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0093
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0093
 chip_core/net4705                                             0.0093
 chip_core/housekeeping/_0942_                                 0.0093
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][2]      0.0093
 chip_core/net8176                                             0.0093
 chip_core/_11290_                                             0.0093
 chip_core/net3354                                             0.0093
 chip_core/_09214_                                             0.0093
 chip_core/soc.core.la_oe_storage[78]                          0.0093
 chip_core/_10480_                                             0.0093
 chip_core/_06877_                                             0.0093
 chip_core/housekeeping/net1594                                0.0093
 chip_core/housekeeping/_2920_                                 0.0093
 chip_core/_06867_                                             0.0093
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[12].X   0.0093
 chip_core/_00499_                                             0.0093
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[0]      0.0093
 chip_core/_03352_                                             0.0093
 chip_core/housekeeping/_1798_                                 0.0093
 chip_core/_08965_                                             0.0093
 chip_core/_01146_                                             0.0093
 chip_core/_02724_                                             0.0092
 chip_core/housekeeping/_1538_                                 0.0092
 chip_core/_09016_                                             0.0092
 chip_core/_03081_                                             0.0092
 chip_core/housekeeping/_2088_                                 0.0092
 chip_core/_03291_                                             0.0092
 chip_core/_13122_                                             0.0092
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0092
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0092
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0092
 chip_core/net11895                                            0.0092
 chip_core/_03549_                                             0.0092
 chip_core/_03406_                                             0.0092
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0092
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0092
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0092
 chip_core/_14490_                                             0.0092
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0092
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0092
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0092
 chip_core/net4232                                             0.0092
 chip_core/net3882                                             0.0092
 chip_core/_10033_                                             0.0092
 chip_core/mprj/mprj/net858                                    0.0092
 chip_core/housekeeping/net875                                 0.0092
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0092
 chip_core/housekeeping/_0717_                                 0.0092
 chip_core/_02988_                                             0.0092
 chip_core/_14307_                                             0.0092
 chip_core/net1077                                             0.0092
 chip_core/_01936_                                             0.0092
 chip_core/mprj/mprj/net1135                                   0.0092
 chip_core/net9171                                             0.0092
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.A0BUF[0].X           0.0092
 chip_core/net11821                                            0.0092
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.A0BUF[0].X   0.0092
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.A0BUF[0].X   0.0092
 chip_core/_04828_                                             0.0092
 chip_core/_08944_                                             0.0092
 chip_core/_08990_                                             0.0092
 chip_core/housekeeping/net898                                 0.0092
 chip_core/_00975_                                             0.0092
 chip_core/housekeeping/net2440                                0.0092
 chip_core/net2389                                             0.0092
 chip_core/_12852_                                             0.0092
 chip_core/_13133_                                             0.0092
 chip_core/soc.core.mgmtsoc_reload_storage[31]                 0.0092
 chip_core/_00316_                                             0.0092
 chip_core/_09103_                                             0.0092
 chip_core/_04065_                                             0.0092
 chip_core/_09015_                                             0.0092
 chip_core/_12365_                                             0.0092
 chip_core/soc.core.la_out_storage[112]                        0.0092
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0092
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0092
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0092
 chip_core/housekeeping/gpio_configure[10][1]                  0.0091
 chip_core/_09024_                                             0.0091
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.A0BUF[0].X   0.0091
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.A0BUF[0].X   0.0091
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.A0BUF[0].X   0.0091
 chip_core/net7576                                             0.0091
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0091
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0091
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0091
 chip_core/soc.core.mgmtsoc_value_status[17]                   0.0091
 chip_core/_08246_                                             0.0091
 chip_core/mgmt_buffers.la_data_in_mprj[4]                     0.0091
 chip_core/_12549_                                             0.0091
 chip_core/_02640_                                             0.0091
 chip_core/_11482_                                             0.0091
 chip_core/net5455                                             0.0091
 chip_core/_02460_                                             0.0091
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0091
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0091
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0091
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[10]              0.0091
 chip_core/_12773_                                             0.0091
 chip_core/_06738_                                             0.0091
 chip_core/_02412_                                             0.0091
 chip_core/_02600_                                             0.0091
 chip_core/_01696_                                             0.0091
 chip_core/mprj/mprj/_038_                                     0.0091
 chip_core/_07004_                                             0.0091
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0091
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0091
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0091
 chip_core/_00998_                                             0.0091
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][17]     0.0091
 chip_core/housekeeping/net287                                 0.0091
 chip_core/_01148_                                             0.0091
 chip_core/net11084                                            0.0091
 chip_core/_10442_                                             0.0091
 chip_core/soc.core.dbg_uart_data[16]                          0.0091
 chip_core/_14159_                                             0.0091
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[6]   0.0091
 chip_core/_10273_                                             0.0091
 chip_core/_01183_                                             0.0091
 chip_core/_07735_                                             0.0091
 chip_core/housekeeping/net2307                                0.0091
 chip_core/_14791_                                             0.0091
 chip_core/_02549_                                             0.0091
 chip_core/net5362                                             0.0091
 chip_core/_00579_                                             0.0091
 chip_core/net4103                                             0.0091
 chip_core/housekeeping/net1759                                0.0091
 chip_core/net3374                                             0.0091
 chip_core/net5219                                             0.0091
 chip_core/_08848_                                             0.0091
 chip_core/net3818                                             0.0091
 chip_core/housekeeping/net3257                                0.0091
 chip_core/housekeeping/_1055_                                 0.0091
 chip_core/net6762                                             0.0091
 chip_core/_11359_                                             0.0091
 chip_core/mprj/mprj/net1084                                   0.0091
 chip_core/_01090_                                             0.0090
 chip_core/_14075_                                             0.0090
 chip_core/net8177                                             0.0090
 chip_core/_02060_                                             0.0090
 chip_core/_09962_                                             0.0090
 chip_core/_13482_                                             0.0090
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0090
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0090
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0090
 chip_core/_02660_                                             0.0090
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0090
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0090
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].X   0.0090
 chip_core/_01529_                                             0.0090
 chip_core/_14378_                                             0.0090
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0090
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0090
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0090
 chip_core/net3294                                             0.0090
 chip_core/mprj/mprj/net901                                    0.0090
 chip_core/housekeeping/gpio_configure[24][11]                 0.0090
 chip_core/housekeeping/net667                                 0.0090
 chip_core/_10797_                                             0.0090
 chip_core/_10322_                                             0.0090
 chip_core/_04943_                                             0.0090
 chip_core/_04861_                                             0.0090
 chip_core/_09927_                                             0.0090
 chip_core/_01660_                                             0.0090
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0090
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0090
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0090
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[6]               0.0090
 chip_core/net2403                                             0.0090
 chip_core/housekeeping/_1468_                                 0.0090
 chip_core/soc.core.mgmtsoc_vexriscv_debug_reset               0.0090
 chip_core/housekeeping/gpio_configure[14][10]                 0.0090
 chip_core/_03197_                                             0.0090
 chip_core/_01013_                                             0.0090
 chip_core/housekeeping/gpio_configure[7][8]                   0.0090
 chip_core/_07301_                                             0.0090
 chip_core/_11643_                                             0.0090
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[22]               0.0090
 chip_core/_04266_                                             0.0090
 chip_core/housekeeping/gpio_configure[15][5]                  0.0090
 chip_core/housekeeping/net1143                                0.0090
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0090
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0090
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0090
 chip_core/housekeeping/clk1_output_dest                       0.0090
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[18]         0.0090
 chip_core/_07890_                                             0.0090
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0090
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0090
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0090
 chip_core/soc.core.interface4_bank_bus_dat_r[2]               0.0090
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[18]                0.0090
 chip_core/housekeeping/net2449                                0.0090
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[20].X          0.0090
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[20].X   0.0090
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[20].X   0.0090
 chip_core/net7101                                             0.0090
 chip_core/_07661_                                             0.0090
 chip_core/_13250_                                             0.0090
 chip_core/net1310                                             0.0090
 chip_core/net5400                                             0.0090
 chip_core/housekeeping/_1935_                                 0.0090
 chip_core/housekeeping/net1029                                0.0090
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0090
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0090
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0090
 chip_core/_09030_                                             0.0090
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0090
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0090
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0090
 chip_core/housekeeping/net1342                                0.0090
 chip_core/_01079_                                             0.0090
 chip_core/_01662_                                             0.0090
 chip_core/_02108_                                             0.0090
 chip_core/_03217_                                             0.0090
 chip_core/_03389_                                             0.0089
 chip_core/housekeeping/gpio_configure[25][2]                  0.0089
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0089
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0089
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0089
 chip_core/net3519                                             0.0089
 chip_core/net4006                                             0.0089
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][19]     0.0089
 chip_core/_01446_                                             0.0089
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0089
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0089
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0089
 chip_core/_09530_                                             0.0089
 chip_core/_10268_                                             0.0089
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[23].X   0.0089
 chip_core/soc.core.interface10_bank_bus_dat_r[16]             0.0089
 chip_core/_12967_                                             0.0089
 chip_core/_02258_                                             0.0089
 chip_core/_01062_                                             0.0089
 chip_core/net5486                                             0.0089
 chip_core/housekeeping/net1744                                0.0089
 chip_core/net7456                                             0.0089
 chip_core/_07507_                                             0.0089
 chip_core/housekeeping/net3238                                0.0089
 chip_core/net4804                                             0.0089
 chip_core/net8230                                             0.0089
 chip_core/_10698_                                             0.0089
 chip_core/_01175_                                             0.0089
 chip_core/soc.core.multiregimpl85_regs1                       0.0089
 chip_core/_08517_                                             0.0089
 chip_core/_02185_                                             0.0089
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0089
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0089
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0089
 chip_core/_01833_                                             0.0089
 chip_core/housekeeping/net554                                 0.0089
 chip_core/soc.core.interface3_bank_bus_dat_r[31]              0.0089
 chip_core/_14897_                                             0.0089
 chip_core/housekeeping/net1971                                0.0089
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0089
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0089
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0089
 chip_core/_14430_                                             0.0089
 chip_core/_01767_                                             0.0089
 chip_core/housekeeping/gpio_configure[1][11]                  0.0089
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0089
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0089
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0089
 chip_core/soc.core.dbg_uart_dbg_uart_tx                       0.0089
 chip_core/_00297_                                             0.0089
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN   0.0089
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN   0.0089
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN   0.0089
 chip_core/_11369_                                             0.0089
 chip_core/net2228                                             0.0089
 chip_core/_08971_                                             0.0089
 chip_core/_14388_                                             0.0088
 chip_core/_04991_                                             0.0088
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0088
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0088
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0088
 chip_core/net4665                                             0.0088
 chip_core/_07887_                                             0.0088
 chip_core/net7772                                             0.0088
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.A0BUF[2].X   0.0088
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.A0BUF[2].X   0.0088
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.A0BUF[2].X   0.0088
 chip_core/housekeeping/net1873                                0.0088
 chip_core/_00508_                                             0.0088
 chip_core/housekeeping/_3010_                                 0.0088
 chip_core/_09951_                                             0.0088
 chip_core/net7571                                             0.0088
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[7]           0.0088
 chip_core/_10008_                                             0.0088
 chip_core/_11320_                                             0.0088
 chip_core/mprj/mprj/net813                                    0.0088
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[23].X   0.0088
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0088
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0088
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0088
 chip_core/mprj/mprj/net375                                    0.0088
 chip_core/net3944                                             0.0088
 chip_core/net14894                                            0.0088
 chip_core/_02207_                                             0.0088
 chip_core/net12103                                            0.0088
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[13]   0.0088
 chip_core/_12583_                                             0.0088
 chip_core/_10624_                                             0.0088
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0088
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0088
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0088
 chip_core/net4162                                             0.0088
 chip_core/mprj/mprj/net831                                    0.0088
 chip_core/net4853                                             0.0088
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[3]   0.0088
 chip_core/housekeeping/net3264                                0.0088
 chip_core/_11282_                                             0.0088
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0088
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0088
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0088
 chip_core/_00727_                                             0.0088
 chip_core/net5636                                             0.0088
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][20]     0.0088
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0088
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0088
 chip_core/housekeeping/gpio_configure[27][2]                  0.0088
 chip_core/housekeeping/_2027_                                 0.0088
 chip_core/soc.core.la_out_storage[63]                         0.0088
 chip_core/soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[2]   0.0088
 chip_core/mprj/mprj/net905                                    0.0088
 chip_core/net2086                                             0.0088
 chip_core/_10534_                                             0.0088
 chip_core/_02100_                                             0.0088
 chip_core/_03255_                                             0.0088
 chip_core/net3572                                             0.0088
 chip_core/net766                                              0.0088
 chip_core/_02924_                                             0.0088
 chip_core/_07019_                                             0.0088
 chip_core/_09068_                                             0.0088
 chip_core/_13930_                                             0.0088
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0088
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0088
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0088
 chip_core/mprj/mprj/net854                                    0.0088
 chip_core/net9384                                             0.0088
 chip_core/soc.core.dbg_uart_address[28]                       0.0088
 chip_core/_00186_                                             0.0088
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0088
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0088
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0088
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0088
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0088
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0088
 chip_core/_08763_                                             0.0088
 chip_core/_08817_                                             0.0088
 chip_core/_02160_                                             0.0088
 chip_core/_09474_                                             0.0088
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0087
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0087
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0087
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0087
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0087
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0087
 chip_core/net5367                                             0.0087
 chip_core/_02262_                                             0.0087
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[22].X          0.0087
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[22].X   0.0087
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[22].X   0.0087
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[10].X          0.0087
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[10].X   0.0087
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[10].X   0.0087
 chip_core/housekeeping/gpio_configure[18][5]                  0.0087
 chip_core/housekeeping/net599                                 0.0087
 chip_core/_10461_                                             0.0087
 chip_core/net9462                                             0.0087
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0087
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0087
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0087
 chip_core/_15234_                                             0.0087
 chip_core/net3425                                             0.0087
 chip_core/housekeeping/_3127_                                 0.0087
 chip_core/housekeeping/net1217                                0.0087
 chip_core/_10831_                                             0.0087
 chip_core/housekeeping/_2969_                                 0.0087
 chip_core/_07506_                                             0.0087
 chip_core/_02266_                                             0.0087
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0087
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0087
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0087
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[10]       0.0087
 chip_core/_08478_                                             0.0087
 chip_core/soc.core.dbg_uart_address[27]                       0.0087
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0087
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0087
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0087
 chip_core/net2447                                             0.0087
 chip_core/net5339                                             0.0087
 chip_core/housekeeping/net839                                 0.0087
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0087
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0087
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0   0.0087
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0087
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0087
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0087
 chip_core/net8798                                             0.0087
 chip_core/_04344_                                             0.0087
 chip_core/net7832                                             0.0087
 chip_core/housekeeping/_0192_                                 0.0087
 chip_core/housekeeping/_0415_                                 0.0087
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][12]     0.0087
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0087
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0087
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0087
 chip_core/_11506_                                             0.0087
 chip_core/net12788                                            0.0087
 chip_core/soc.core.mgmtsoc_update_value_re                    0.0087
 chip_core/housekeeping/gpio_configure[8][5]                   0.0087
 chip_core/_02157_                                             0.0087
 chip_core/_00440_                                             0.0087
 chip_core/_07226_                                             0.0086
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0086
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0086
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0086
 chip_core/net3954                                             0.0086
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[23].X          0.0086
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[23].X   0.0086
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[23].X   0.0086
 chip_core/mprj/mprj/net644                                    0.0086
 chip_core/housekeeping/net2328                                0.0086
 chip_core/_15201_                                             0.0086
 chip_core/housekeeping/gpio_configure[14][5]                  0.0086
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0086
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0086
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0086
 chip_core/_12028_                                             0.0086
 chip_core/net11165                                            0.0086
 chip_core/housekeeping/net268                                 0.0086
 chip_core/net8458                                             0.0086
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[14]              0.0086
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0086
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0086
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0086
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[5]   0.0086
 chip_core/_04499_                                             0.0086
 chip_core/_00878_                                             0.0086
 chip_core/soc.core.multiregimpl38_regs1                       0.0086
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[5].A   0.0086
 chip_core/soc.core.interface7_bank_bus_dat_r[0]               0.0086
 chip_core/mprj/mprj/net830                                    0.0086
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.WEBUF[2].A   0.0086
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.WEBUF[2].A   0.0086
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.WEBUF[2].A   0.0086
 chip_core/soc.core.VexRiscv.externalInterruptArray_regNext[6]   0.0086
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0086
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0086
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0086
 chip_core/_04270_                                             0.0086
 chip_core/net3998                                             0.0086
 chip_core/housekeeping/_1847_                                 0.0086
 chip_core/_08788_                                             0.0086
 chip_core/_00500_                                             0.0086
 chip_core/_02301_                                             0.0086
 chip_core/soc.core.la_out_storage[105]                        0.0086
 chip_core/net2457                                             0.0086
 chip_core/net7588                                             0.0086
 chip_core/_02615_                                             0.0086
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[5].A   0.0086
 chip_core/housekeeping/net654                                 0.0086
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[3]           0.0086
 chip_core/soc.core.interface3_bank_bus_dat_r[9]               0.0086
 chip_core/housekeeping/_1222_                                 0.0086
 chip_core/housekeeping/_2422_                                 0.0086
 chip_core/housekeeping/gpio_configure[32][11]                 0.0086
 chip_core/_09239_                                             0.0086
 chip_core/net4206                                             0.0086
 chip_core/_12918_                                             0.0086
 chip_core/_11971_                                             0.0086
 chip_core/net11130                                            0.0086
 chip_core/net3664                                             0.0086
 chip_core/_08531_                                             0.0086
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[5]         0.0086
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[5]   0.0086
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[5]   0.0086
 chip_core/housekeeping/net1279                                0.0086
 chip_core/net1403                                             0.0086
 chip_core/_01159_                                             0.0086
 chip_core/_00574_                                             0.0086
 chip_core/_07866_                                             0.0086
 chip_core/soc.core.interface10_bank_bus_dat_r[30]             0.0086
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0086
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0086
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0086
 chip_core/_10477_                                             0.0086
 chip_core/_15503_                                             0.0086
 chip_core/_00406_                                             0.0085
 chip_core/mprj/mprj/_040_                                     0.0085
 chip_core/net947                                              0.0085
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][2]      0.0085
 chip_core/_10538_                                             0.0085
 chip_core/net14995                                            0.0085
 chip_core/_01107_                                             0.0085
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[23]          0.0085
 chip_core/_01815_                                             0.0085
 chip_core/_15155_                                             0.0085
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0085
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0085
 chip_core/housekeeping/net2526                                0.0085
 chip_core/_12014_                                             0.0085
 chip_core/_11240_                                             0.0085
 chip_core/gpio_control_in_2[0].shift_register[0]              0.0085
 chip_core/net5574                                             0.0085
 chip_core/_08315_                                             0.0085
 chip_core/net7173                                             0.0085
 chip_core/_03185_                                             0.0085
 chip_core/net4789                                             0.0085
 chip_core/_09558_                                             0.0085
 chip_core/_01698_                                             0.0085
 chip_core/net8498                                             0.0085
 chip_core/net11751                                            0.0085
 chip_core/housekeeping/_2901_                                 0.0085
 chip_core/housekeeping/_1362_                                 0.0085
 chip_core/net3474                                             0.0085
 chip_core/soc.core.multiregimpl118_regs1                      0.0085
 chip_core/_02154_                                             0.0085
 chip_core/_09882_                                             0.0085
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[26].A   0.0085
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[26].A   0.0085
 chip_core/net4117                                             0.0085
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0085
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0085
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0085
 chip_core/housekeeping/gpio_configure[10][4]                  0.0085
 chip_core/soc.core.mgmtsoc_reload_storage[5]                  0.0085
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0085
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0085
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0085
 chip_core/housekeeping/net1260                                0.0085
 chip_core/_14408_                                             0.0085
 chip_core/_09265_                                             0.0085
 chip_core/net8028                                             0.0085
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0085
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0085
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0085
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0085
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0085
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B   0.0085
 chip_core/housekeeping/gpio_configure[13][0]                  0.0085
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.SEL[1]        0.0085
 chip_core/net7076                                             0.0085
 chip_core/_15481_                                             0.0085
 chip_core/housekeeping/_0529_                                 0.0085
 chip_core/_11796_                                             0.0085
 chip_core/net5605                                             0.0085
 chip_core/_14266_                                             0.0085
 chip_core/_13210_                                             0.0085
 chip_core/_03482_                                             0.0085
 chip_core/soc.core.gpioin3_gpioin3_mode_storage               0.0084
 chip_core/net5822                                             0.0084
 chip_core/soc.core.interface10_bank_bus_dat_r[8]              0.0084
 chip_core/housekeeping/_1171_                                 0.0084
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][27]     0.0084
 chip_core/net6782                                             0.0084
 chip_core/net3730                                             0.0084
 chip_core/_04784_                                             0.0084
 chip_core/_14921_                                             0.0084
 chip_core/_12128_                                             0.0084
 chip_core/_04286_                                             0.0084
 chip_core/net6142                                             0.0084
 chip_core/net3747                                             0.0084
 chip_core/net4217                                             0.0084
 chip_core/_02113_                                             0.0084
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[18].X          0.0084
 chip_core/_15524_                                             0.0084
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[18].X   0.0084
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[18].X   0.0084
 chip_core/_04057_                                             0.0084
 chip_core/_07006_                                             0.0084
 chip_core/_03109_                                             0.0084
 chip_core/net8500                                             0.0084
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[26].A          0.0084
 chip_core/_03162_                                             0.0084
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[5].A           0.0084
 chip_core/net8781                                             0.0084
 chip_core/_09404_                                             0.0084
 chip_core/_02541_                                             0.0084
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0084
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0084
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0084
 chip_core/net6145                                             0.0084
 chip_core/net9194                                             0.0084
 chip_core/net8740                                             0.0084
 chip_core/_02199_                                             0.0084
 chip_core/_09444_                                             0.0084
 chip_core/housekeeping/gpio_configure[25][5]                  0.0084
 chip_core/housekeeping/net1567                                0.0084
 chip_core/_01364_                                             0.0084
 chip_core/_11176_                                             0.0084
 chip_core/_13623_                                             0.0084
 chip_core/housekeeping/hkspi.rdstb                            0.0084
 chip_core/net5524                                             0.0084
 chip_core/housekeeping/net85                                  0.0084
 chip_core/net8582                                             0.0084
 chip_core/_02360_                                             0.0084
 chip_core/_09620_                                             0.0084
 chip_core/soc.core.la_ien_storage[32]                         0.0084
 chip_core/_10125_                                             0.0084
 chip_core/_02812_                                             0.0084
 chip_core/_15333_                                             0.0084
 chip_core/_03231_                                             0.0084
 chip_core/_02345_                                             0.0084
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]   0.0084
 chip_core/soc.core.multiregimpl44_regs1                       0.0084
 chip_core/_01171_                                             0.0084
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]   0.0083
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[11]         0.0083
 chip_core/housekeeping/gpio_configure[28][1]                  0.0083
 chip_core/_05081_                                             0.0083
 chip_core/housekeeping/net1288                                0.0083
 chip_core/soc.core.VexRiscv.dBusWishbone_ADR[12]              0.0083
 chip_core/_13051_                                             0.0083
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0083
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0083
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0083
 chip_core/_00636_                                             0.0083
 chip_core/net7915                                             0.0083
 chip_core/_08447_                                             0.0083
 chip_core/housekeeping/gpio_configure[29][8]                  0.0083
 chip_core/_14232_                                             0.0083
 chip_core/net1389                                             0.0083
 chip_core/net8993                                             0.0083
 chip_core/_02211_                                             0.0083
 chip_core/soc.core.multiregimpl133_regs0                      0.0083
 chip_core/housekeeping/net1017                                0.0083
 chip_core/soc.core.mgmtsoc_reload_storage[19]                 0.0083
 chip_core/net7163                                             0.0083
 chip_core/soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[0]   0.0083
 chip_core/_02775_                                             0.0083
 chip_core/housekeeping/gpio_configure[13][10]                 0.0083
 chip_core/_14753_                                             0.0083
 chip_core/net5274                                             0.0083
 chip_core/_03200_                                             0.0083
 chip_core/_01872_                                             0.0083
 chip_core/_03672_                                             0.0083
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[29]         0.0083
 chip_core/_06677_                                             0.0083
 chip_core/net5699                                             0.0083
 chip_core/soc.core.mgmtsoc_reload_storage[0]                  0.0083
 chip_core/net9169                                             0.0083
 chip_core/_00755_                                             0.0083
 chip_core/housekeeping/net620                                 0.0083
 chip_core/net14804                                            0.0083
 chip_core/net723                                              0.0083
 chip_core/gpio_control_in_2[4].shift_register[11]             0.0083
 chip_core/_10303_                                             0.0083
 chip_core/_00416_                                             0.0083
 chip_core/_09352_                                             0.0083
 chip_core/_01131_                                             0.0083
 chip_core/_00651_                                             0.0083
 chip_core/mprj/mprj/net892                                    0.0083
 chip_core/_10455_                                             0.0083
 chip_core/net3433                                             0.0083
 chip_core/net1087                                             0.0083
 chip_core/mprj/mprj/net1075                                   0.0083
 chip_core/_13448_                                             0.0083
 chip_core/_12040_                                             0.0082
 chip_core/_12661_                                             0.0082
 chip_core/net685                                              0.0082
 chip_core/soc.core.multiregimpl45_regs1                       0.0082
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.A0BUF[3].X   0.0082
 chip_core/net2408                                             0.0082
 chip_core/_00478_                                             0.0082
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.A0BUF[3].X   0.0082
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.A0BUF[3].X   0.0082
 chip_core/net3103                                             0.0082
 chip_core/_02806_                                             0.0082
 chip_core/net9128                                             0.0082
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0082
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0082
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0082
 chip_core/net7539                                             0.0082
 chip_core/_03950_                                             0.0082
 chip_core/net2501                                             0.0082
 chip_core/_02447_                                             0.0082
 chip_core/net12317                                            0.0082
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[18]   0.0082
 chip_core/_00331_                                             0.0082
 chip_core/mprj/mprj/net761                                    0.0082
 chip_core/_02937_                                             0.0082
 chip_core/_01887_                                             0.0082
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0082
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0082
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0082
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0082
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0082
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[1]   0.0082
 chip_core/net6575                                             0.0082
 chip_core/_08415_                                             0.0082
 chip_core/net629                                              0.0082
 chip_core/housekeeping/net1162                                0.0082
 chip_core/_12572_                                             0.0082
 chip_core/net8896                                             0.0082
 chip_core/net6736                                             0.0082
 chip_core/gpio_control_in_1[4].shift_register[1]              0.0082
 chip_core/_08858_                                             0.0082
 chip_core/housekeeping/net1429                                0.0082
 chip_core/housekeeping/gpio_configure[30][10]                 0.0082
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[16].X          0.0082
 chip_core/_09779_                                             0.0082
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[16].X   0.0082
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[16].X   0.0082
 chip_core/net8289                                             0.0082
 chip_core/_13958_                                             0.0082
 chip_core/_01424_                                             0.0082
 chip_core/soc.core.la_out_storage[70]                         0.0082
 chip_core/_10285_                                             0.0082
 chip_core/housekeeping/gpio_configure[9][11]                  0.0082
 chip_core/housekeeping/gpio_configure[34][5]                  0.0082
 chip_core/_00716_                                             0.0082
 chip_core/housekeeping/net638                                 0.0082
 chip_core/_02400_                                             0.0082
 chip_core/_11300_                                             0.0082
 chip_core/net2393                                             0.0082
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0082
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0082
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0082
 chip_core/_09700_                                             0.0082
 chip_core/net1143                                             0.0082
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[11]   0.0082
 chip_core/_14133_                                             0.0082
 chip_core/_10216_                                             0.0082
 chip_core/net3731                                             0.0082
 chip_core/_00934_                                             0.0082
 chip_core/_01143_                                             0.0082
 chip_core/_09023_                                             0.0082
 chip_core/soc.core.la_ien_storage[77]                         0.0082
 chip_core/_08261_                                             0.0082
 chip_core/_01130_                                             0.0082
 chip_core/_14108_                                             0.0082
 chip_core/housekeeping/gpio_configure[36][1]                  0.0081
 chip_core/housekeeping/net1424                                0.0081
 chip_core/housekeeping/net1242                                0.0081
 chip_core/_01503_                                             0.0081
 chip_core/net9173                                             0.0081
 chip_core/_01594_                                             0.0081
 chip_core/soc.core.la_out_storage[44]                         0.0081
 chip_core/_10692_                                             0.0081
 chip_core/housekeeping/gpio_configure[35][1]                  0.0081
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0081
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0081
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0081
 chip_core/_08912_                                             0.0081
 chip_core/_08236_                                             0.0081
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[14]          0.0081
 chip_core/_12962_                                             0.0081
 chip_core/_10519_                                             0.0081
 chip_core/_00431_                                             0.0081
 chip_core/_02112_                                             0.0081
 chip_core/housekeeping/_0954_                                 0.0081
 chip_core/_10130_                                             0.0081
 chip_core/_08707_                                             0.0081
 chip_core/_01642_                                             0.0081
 chip_core/_09924_                                             0.0081
 chip_core/housekeeping/net1982                                0.0081
 chip_core/net4766                                             0.0081
 chip_core/housekeeping/_1224_                                 0.0081
 chip_core/_08189_                                             0.0081
 chip_core/net4139                                             0.0081
 chip_core/_12963_                                             0.0081
 chip_core/housekeeping/net668                                 0.0081
 chip_core/housekeeping/_1883_                                 0.0081
 chip_core/_01796_                                             0.0081
 chip_core/_15007_                                             0.0081
 chip_core/_02668_                                             0.0081
 chip_core/housekeeping/_0859_                                 0.0081
 chip_core/_10393_                                             0.0081
 chip_core/mgmt_buffers.la_data_in_mprj[5]                     0.0081
 chip_core/mprj/mprj/net795                                    0.0081
 chip_core/_13037_                                             0.0081
 chip_core/_02760_                                             0.0081
 chip_core/net6505                                             0.0081
 chip_core/mprj/mprj/net1063                                   0.0081
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[8]               0.0081
 chip_core/net6796                                             0.0081
 chip_core/_10339_                                             0.0081
 chip_core/_04108_                                             0.0081
 chip_core/_02784_                                             0.0081
 chip_core/housekeeping/net2883                                0.0081
 chip_core/_00851_                                             0.0081
 chip_core/_00771_                                             0.0081
 chip_core/_07575_                                             0.0080
 chip_core/_11241_                                             0.0080
 chip_core/_04314_                                             0.0080
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[29]   0.0080
 chip_core/housekeeping/_1506_                                 0.0080
 chip_core/net586                                              0.0080
 chip_core/net5436                                             0.0080
 chip_core/net3700                                             0.0080
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]   0.0080
 chip_core/_13376_                                             0.0080
 chip_core/_09610_                                             0.0080
 chip_core/_01902_                                             0.0080
 chip_core/housekeeping/net3197                                0.0080
 chip_core/_10514_                                             0.0080
 chip_core/_14684_                                             0.0080
 chip_core/_06823_                                             0.0080
 chip_core/_03107_                                             0.0080
 chip_core/soc.core.interface3_bank_bus_dat_r[11]              0.0080
 chip_core/net812                                              0.0080
 chip_core/_14185_                                             0.0080
 chip_core/_07234_                                             0.0080
 chip_core/housekeeping/net1755                                0.0080
 chip_core/housekeeping/net1362                                0.0080
 chip_core/_13710_                                             0.0080
 chip_core/mprj/mprj/net27                                     0.0080
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.A0BUF[3].X   0.0080
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.A0BUF[3].X   0.0080
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.A0BUF[3].X   0.0080
 chip_core/net7312                                             0.0080
 chip_core/soc.core.la_ien_storage[7]                          0.0080
 chip_core/_02560_                                             0.0080
 chip_core/_12524_                                             0.0080
 chip_core/_01964_                                             0.0080
 chip_core/_13351_                                             0.0080
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_valid   0.0080
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[25]   0.0080
 chip_core/housekeeping/net1167                                0.0080
 chip_core/_13333_                                             0.0080
 chip_core/net3831                                             0.0080
 chip_core/net8957                                             0.0080
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0080
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0080
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0080
 chip_core/_10300_                                             0.0080
 chip_core/mprj/mprj/net343                                    0.0080
 chip_core/_01087_                                             0.0080
 chip_core/net3720                                             0.0080
 chip_core/housekeeping/net1136                                0.0080
 chip_core/net6819                                             0.0080
 chip_core/net4906                                             0.0080
 chip_core/soc.core.la_oe_storage[108]                         0.0080
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][3]      0.0080
 chip_core/_08967_                                             0.0080
 chip_core/soc.core.VexRiscv._zz_execute_BRANCH_CTRL[0]        0.0080
 chip_core/_07323_                                             0.0080
 chip_core/soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[0]   0.0080
 chip_core/_02474_                                             0.0080
 chip_core/mprj/mprj/net788                                    0.0080
 chip_core/_03690_                                             0.0080
 chip_core/mprj/mprj/net103                                    0.0080
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[18].A   0.0080
 chip_core/housekeeping/net1786                                0.0080
 chip_core/_09961_                                             0.0080
 chip_core/net3724                                             0.0080
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[13].X          0.0080
 chip_core/net8200                                             0.0079
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[13].X   0.0079
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[13].X   0.0079
 chip_core/housekeeping/_1415_                                 0.0079
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0079
 chip_core/housekeeping/net130                                 0.0079
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[18].A   0.0079
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.WEBUF[2].A   0.0079
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.WEBUF[2].A   0.0079
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.WEBUF[2].A   0.0079
 chip_core/_13032_                                             0.0079
 chip_core/soc.core.multiregimpl11_regs1                       0.0079
 chip_core/_03365_                                             0.0079
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0079
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[1]   0.0079
 chip_core/housekeeping/_0587_                                 0.0079
 chip_core/net3715                                             0.0079
 chip_core/_01659_                                             0.0079
 chip_core/net11060                                            0.0079
 chip_core/_00287_                                             0.0079
 chip_core/net4750                                             0.0079
 chip_core/_13130_                                             0.0079
 chip_core/housekeeping/_0286_                                 0.0079
 chip_core/housekeeping/net1749                                0.0079
 chip_core/soc.core.la_out_storage[90]                         0.0079
 chip_core/_05075_                                             0.0079
 chip_core/net5012                                             0.0079
 chip_core/net12332                                            0.0079
 chip_core/housekeeping/net2044                                0.0079
 chip_core/_14262_                                             0.0079
 chip_core/_12289_                                             0.0079
 chip_core/_00776_                                             0.0079
 chip_core/housekeeping/net2056                                0.0079
 chip_core/net5745                                             0.0079
 chip_core/_11288_                                             0.0079
 chip_core/_09027_                                             0.0079
 chip_core/_11251_                                             0.0079
 chip_core/soc.core.VexRiscv.lastStagePc[15]                   0.0079
 chip_core/housekeeping/net1984                                0.0079
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_address[5]   0.0079
 chip_core/_07845_                                             0.0079
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[1].A   0.0079
 chip_core/_15494_                                             0.0079
 chip_core/_01060_                                             0.0079
 chip_core/soc.core.VexRiscv.DebugPlugin_isPipBusy             0.0079
 chip_core/soc.core.dbg_uart_address[17]                       0.0079
 chip_core/_13436_                                             0.0079
 chip_core/_03312_                                             0.0079
 chip_core/_11254_                                             0.0079
 chip_core/mprj/mprj/net345                                    0.0079
 chip_core/_08195_                                             0.0079
 chip_core/_06729_                                             0.0079
 chip_core/_10280_                                             0.0079
 chip_core/mprj/mprj/net949                                    0.0079
 chip_core/net3973                                             0.0079
 chip_core/_00764_                                             0.0079
 chip_core/_03139_                                             0.0079
 chip_core/net3199                                             0.0079
 chip_core/net1064                                             0.0079
 chip_core/_13620_                                             0.0079
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0079
 chip_core/housekeeping/gpio_configure[10][7]                  0.0079
 chip_core/soc.core.la_oe_storage[90]                          0.0078
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[23]         0.0078
 chip_core/_03652_                                             0.0078
 chip_core/net6627                                             0.0078
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0078
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0078
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0078
 chip_core/_04177_                                             0.0078
 chip_core/_07235_                                             0.0078
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0078
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0078
 chip_core/mprj/mprj/net867                                    0.0078
 chip_core/net5495                                             0.0078
 chip_core/_02296_                                             0.0078
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0078
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0078
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0078
 chip_core/housekeeping/net2895                                0.0078
 chip_core/_11268_                                             0.0078
 chip_core/mprj/mprj/net19                                     0.0078
 chip_core/gpio_control_in_2[14].shift_register[4]             0.0078
 chip_core/_10597_                                             0.0078
 chip_core/net5002                                             0.0078
 chip_core/housekeeping/net164                                 0.0078
 chip_core/_09033_                                             0.0078
 chip_core/housekeeping/net2512                                0.0078
 chip_core/_14478_                                             0.0078
 chip_core/net3297                                             0.0078
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0078
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0078
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0078
 chip_core/_15488_                                             0.0078
 chip_core/_02989_                                             0.0078
 chip_core/soc.core.la_ien_storage[48]                         0.0078
 chip_core/soc.core.VexRiscv._zz_execute_SRC1_CTRL[0]          0.0078
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[4]   0.0078
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[4]         0.0078
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[4]   0.0078
 chip_core/net8044                                             0.0078
 chip_core/_00535_                                             0.0078
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[0]               0.0078
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[0]   0.0078
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[0]   0.0078
 chip_core/housekeeping/net3216                                0.0078
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][13]     0.0078
 chip_core/_00806_                                             0.0078
 chip_core/_11350_                                             0.0078
 chip_core/_11873_                                             0.0078
 chip_core/_03587_                                             0.0078
 chip_core/soc.core.la_oe_storage[68]                          0.0078
 chip_core/housekeeping/net1432                                0.0078
 chip_core/net4428                                             0.0078
 chip_core/housekeeping/gpio_configure[14][2]                  0.0078
 chip_core/_01197_                                             0.0078
 chip_core/net6235                                             0.0078
 chip_core/net8286                                             0.0078
 chip_core/soc.core.la_out_storage[86]                         0.0078
 chip_core/housekeeping/_2385_                                 0.0078
 chip_core/net7458                                             0.0078
 chip_core/soc.core.interface6_bank_bus_dat_r[26]              0.0078
 chip_core/net14600                                            0.0078
 chip_core/_01954_                                             0.0078
 chip_core/_01778_                                             0.0078
 chip_core/net11149                                            0.0078
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[15].X          0.0078
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[15].X   0.0078
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[15].X   0.0078
 chip_core/_07687_                                             0.0078
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0078
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0078
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0078
 chip_core/_03019_                                             0.0078
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][27]     0.0078
 chip_core/_12666_                                             0.0077
 chip_core/net7986                                             0.0077
 chip_core/_03158_                                             0.0077
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0077
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0077
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0077
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0   0.0077
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0   0.0077
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0   0.0077
 chip_core/_13071_                                             0.0077
 chip_core/_11496_                                             0.0077
 chip_core/mprj/mprj/net534                                    0.0077
 chip_core/_09540_                                             0.0077
 chip_core/_01966_                                             0.0077
 chip_core/_10547_                                             0.0077
 chip_core/mgmt_buffers.mprj_dat_o_user[3]                     0.0077
 chip_core/net8773                                             0.0077
 chip_core/housekeeping/_0957_                                 0.0077
 chip_core/_08458_                                             0.0077
 chip_core/_02324_                                             0.0077
 chip_core/_07356_                                             0.0077
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][30]     0.0077
 chip_core/housekeeping/net1807                                0.0077
 chip_core/_10136_                                             0.0077
 chip_core/net8854                                             0.0077
 chip_core/housekeeping/_2785_                                 0.0077
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[15]    0.0077
 chip_core/housekeeping/gpio_configure[0][9]                   0.0077
 chip_core/_07348_                                             0.0077
 chip_core/_03844_                                             0.0077
 chip_core/net7120                                             0.0077
 chip_core/net3674                                             0.0077
 chip_core/_09616_                                             0.0077
 chip_core/_12241_                                             0.0077
 chip_core/_11835_                                             0.0077
 chip_core/net8702                                             0.0077
 chip_core/net5359                                             0.0077
 chip_core/_15123_                                             0.0077
 chip_core/_07334_                                             0.0077
 chip_core/_08671_                                             0.0077
 chip_core/net9102                                             0.0077
 chip_core/_08464_                                             0.0077
 chip_core/housekeeping/net1318                                0.0077
 chip_core/soc.core.multiregimpl52_regs1                       0.0077
 chip_core/_10622_                                             0.0077
 chip_core/mprj/mprj/net9                                      0.0077
 chip_core/soc.core.interface6_bank_bus_dat_r[11]              0.0077
 chip_core/_09075_                                             0.0077
 chip_core/_11475_                                             0.0077
 chip_core/housekeeping/_0706_                                 0.0077
 chip_core/_00530_                                             0.0077
 chip_core/_02198_                                             0.0077
 chip_core/_06824_                                             0.0076
 chip_core/_04791_                                             0.0076
 chip_core/mprj/mprj/net1060                                   0.0076
 chip_core/_02476_                                             0.0076
 chip_core/_13637_                                             0.0076
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[9]                0.0076
 chip_core/housekeeping/net2308                                0.0076
 chip_core/net11952                                            0.0076
 chip_core/net9071                                             0.0076
 chip_core/_06945_                                             0.0076
 chip_core/_10545_                                             0.0076
 chip_core/_09019_                                             0.0076
 chip_core/net8232                                             0.0076
 chip_core/_07026_                                             0.0076
 chip_core/_02635_                                             0.0076
 chip_core/_08954_                                             0.0076
 chip_core/_10486_                                             0.0076
 chip_core/net8543                                             0.0076
 chip_core/_02150_                                             0.0076
 chip_core/_04305_                                             0.0076
 chip_core/net5905                                             0.0076
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0076
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0076
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0076
 chip_core/soc.core.la_out_storage[106]                        0.0076
 chip_core/housekeeping/net3206                                0.0076
 chip_core/_04246_                                             0.0076
 chip_core/mprj/mprj/net898                                    0.0076
 chip_core/_00029_                                             0.0076
 chip_core/_13474_                                             0.0076
 chip_core/net1076                                             0.0076
 chip_core/housekeeping/_0409_                                 0.0076
 chip_core/_06756_                                             0.0076
 chip_core/housekeeping/net2177                                0.0076
 chip_core/housekeeping/net2471                                0.0076
 chip_core/housekeeping/net934                                 0.0076
 chip_core/_08806_                                             0.0076
 chip_core/net11089                                            0.0076
 chip_core/_08082_                                             0.0076
 chip_core/net7069                                             0.0076
 chip_core/_09922_                                             0.0076
 chip_core/housekeeping/net2678                                0.0076
 chip_core/housekeeping/_1213_                                 0.0076
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0076
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0076
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0076
 chip_core/_04310_                                             0.0076
 chip_core/_02217_                                             0.0076
 chip_core/soc.core.VexRiscv.when_DebugPlugin_l261_1           0.0076
 chip_core/_13744_                                             0.0076
 chip_core/_08430_                                             0.0076
 chip_core/soc.core.interface19_bank_bus_dat_r[2]              0.0076
 chip_core/_09161_                                             0.0076
 chip_core/_00239_                                             0.0076
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[19].X          0.0076
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[19].X   0.0076
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[19].X   0.0076
 chip_core/_02975_                                             0.0076
 chip_core/housekeeping/net695                                 0.0076
 chip_core/_08115_                                             0.0076
 chip_core/_06813_                                             0.0076
 chip_core/housekeeping/_1421_                                 0.0076
 chip_core/_00659_                                             0.0076
 chip_core/_00817_                                             0.0076
 chip_core/_10363_                                             0.0076
 chip_core/_01198_                                             0.0076
 chip_core/net4403                                             0.0076
 chip_core/mprj/mprj/net729                                    0.0075
 chip_core/net6970                                             0.0075
 chip_core/housekeeping/net3143                                0.0075
 chip_core/housekeeping/_1530_                                 0.0075
 chip_core/_12807_                                             0.0075
 chip_core/housekeeping/net2712                                0.0075
 chip_core/_10740_                                             0.0075
 chip_core/_00178_                                             0.0075
 chip_core/housekeeping/gpio_configure[35][2]                  0.0075
 chip_core/net9295                                             0.0075
 chip_core/mprj/mprj/net876                                    0.0075
 chip_core/housekeeping/_0743_                                 0.0075
 chip_core/housekeeping/net2781                                0.0075
 chip_core/_02650_                                             0.0075
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[19]              0.0075
 chip_core/_13458_                                             0.0075
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[22]   0.0075
 chip_core/housekeeping/gpio_configure[25][3]                  0.0075
 chip_core/_01119_                                             0.0075
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0075
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0075
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0075
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][14]     0.0075
 chip_core/_08935_                                             0.0075
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MISO[19]         0.0075
 chip_core/_00814_                                             0.0075
 chip_core/_15448_                                             0.0075
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][1]      0.0075
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][20]     0.0075
 chip_core/_08048_                                             0.0075
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][28]     0.0075
 chip_core/_02606_                                             0.0075
 chip_core/_08792_                                             0.0075
 chip_core/housekeeping/net1845                                0.0075
 chip_core/housekeeping/gpio_configure[28][6]                  0.0075
 chip_core/_10479_                                             0.0075
 chip_core/housekeeping/_0336_                                 0.0075
 chip_core/_09263_                                             0.0075
 chip_core/_03739_                                             0.0075
 chip_core/housekeeping/_3002_                                 0.0075
 chip_core/_01353_                                             0.0075
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[28]         0.0075
 chip_core/_03228_                                             0.0075
 chip_core/_01713_                                             0.0075
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0075
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0075
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0075
 chip_core/housekeeping/_2308_                                 0.0075
 chip_core/_06742_                                             0.0075
 chip_core/housekeeping/net2087                                0.0075
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0075
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0075
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[2].A   0.0075
 chip_core/housekeeping/_0015_                                 0.0075
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[18]          0.0075
 chip_core/_00280_                                             0.0075
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[1]     0.0075
 chip_core/_12460_                                             0.0075
 chip_core/housekeeping/gpio_configure[34][6]                  0.0075
 chip_core/_15521_                                             0.0075
 chip_core/_02030_                                             0.0075
 chip_core/net7274                                             0.0075
 chip_core/_04435_                                             0.0075
 chip_core/net4159                                             0.0075
 chip_core/_04334_                                             0.0075
 chip_core/housekeeping/_1115_                                 0.0075
 chip_core/_10018_                                             0.0075
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[16]         0.0075
 chip_core/_02041_                                             0.0075
 chip_core/_10022_                                             0.0075
 chip_core/_14283_                                             0.0075
 chip_core/_08106_                                             0.0075
 chip_core/net7337                                             0.0075
 chip_core/_10527_                                             0.0075
 chip_core/net3213                                             0.0075
 chip_core/_10551_                                             0.0075
 chip_core/net8850                                             0.0075
 chip_core/_01848_                                             0.0074
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0074
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0074
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0074
 chip_core/_03532_                                             0.0074
 chip_core/_14358_                                             0.0074
 chip_core/_05071_                                             0.0074
 chip_core/net7381                                             0.0074
 chip_core/_06809_                                             0.0074
 chip_core/_09982_                                             0.0074
 chip_core/_07923_                                             0.0074
 chip_core/_03097_                                             0.0074
 chip_core/mprj/mprj/net655                                    0.0074
 chip_core/net5474                                             0.0074
 chip_core/net14998                                            0.0074
 chip_core/_02805_                                             0.0074
 chip_core/_05086_                                             0.0074
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[25]              0.0074
 chip_core/_07056_                                             0.0074
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[16]       0.0074
 chip_core/soc.core.litespi_grant                              0.0074
 chip_core/_03982_                                             0.0074
 chip_core/_02436_                                             0.0074
 chip_core/_01548_                                             0.0074
 chip_core/_14305_                                             0.0074
 chip_core/soc.core.VexRiscv.CsrPlugin_hadException            0.0074
 chip_core/housekeeping/net2060                                0.0074
 chip_core/_13181_                                             0.0074
 chip_core/housekeeping/_1211_                                 0.0074
 chip_core/net4633                                             0.0074
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[11]   0.0074
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0074
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0074
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0074
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0074
 chip_core/_00492_                                             0.0074
 chip_core/_12192_                                             0.0074
 chip_core/_00770_                                             0.0074
 chip_core/housekeeping/net3294                                0.0074
 chip_core/_02854_                                             0.0074
 chip_core/_04185_                                             0.0074
 chip_core/housekeeping/_0616_                                 0.0074
 chip_core/_00953_                                             0.0074
 chip_core/_00842_                                             0.0074
 chip_core/_00439_                                             0.0074
 chip_core/_12759_                                             0.0074
 chip_core/mprj/mprj/net126                                    0.0074
 chip_core/_11260_                                             0.0074
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0074
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0074
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][7]       0.0074
 chip_core/_09329_                                             0.0074
 chip_core/_11237_                                             0.0074
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[8]   0.0074
 chip_core/_07049_                                             0.0074
 chip_core/mgmt_buffers.la_oenb_core[42]                       0.0074
 chip_core/soc.core.interface3_bank_bus_dat_r[28]              0.0074
 chip_core/net11728                                            0.0074
 chip_core/_02064_                                             0.0074
 chip_core/net2204                                             0.0074
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][0]      0.0074
 chip_core/housekeeping/net1946                                0.0074
 chip_core/soc.core.spi_master_cs_storage[8]                   0.0074
 chip_core/net4515                                             0.0074
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][10]     0.0074
 chip_core/housekeeping/_0304_                                 0.0074
 chip_core/housekeeping/net2022                                0.0074
 chip_core/mprj/mprj/net548                                    0.0074
 chip_core/_10476_                                             0.0074
 chip_core/housekeeping/net3141                                0.0074
 chip_core/net10381                                            0.0074
 chip_core/housekeeping/net2897                                0.0074
 chip_core/soc.core.la_oe_storage[49]                          0.0074
 chip_core/_10457_                                             0.0074
 chip_core/_08320_                                             0.0074
 chip_core/gpio_control_in_1a[4].shift_register[11]            0.0074
 chip_core/_01990_                                             0.0074
 chip_core/_00604_                                             0.0074
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][12]      0.0074
 chip_core/_15367_                                             0.0074
 chip_core/net8264                                             0.0074
 chip_core/_01929_                                             0.0074
 chip_core/mprj/mprj/net866                                    0.0074
 chip_core/_08230_                                             0.0074
 chip_core/housekeeping/gpio_configure[11][9]                  0.0074
 chip_core/soc.core.la_out_storage[37]                         0.0074
 chip_core/net12035                                            0.0074
 chip_core/soc.core.interface3_bank_bus_dat_r[7]               0.0074
 chip_core/_10462_                                             0.0074
 chip_core/housekeeping/net1882                                0.0074
 chip_core/housekeeping/net3187                                0.0074
 chip_core/housekeeping/net1408                                0.0074
 chip_core/housekeeping/net741                                 0.0074
 chip_core/_12476_                                             0.0074
 chip_core/net5656                                             0.0073
 chip_core/soc.core.mgmtsoc_reload_storage[8]                  0.0073
 chip_core/_04295_                                             0.0073
 chip_core/_08799_                                             0.0073
 chip_core/_01949_                                             0.0073
 chip_core/housekeeping/gpio_configure[4][0]                   0.0073
 chip_core/net4920                                             0.0073
 chip_core/_00949_                                             0.0073
 chip_core/net8483                                             0.0073
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[3]   0.0073
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][27]     0.0073
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0073
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0073
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0073
 chip_core/mprj/mprj/net323                                    0.0073
 chip_core/net4350                                             0.0073
 chip_core/_08477_                                             0.0073
 chip_core/_07106_                                             0.0073
 chip_core/_04910_                                             0.0073
 chip_core/net3940                                             0.0073
 chip_core/soc.core.la_out_storage[103]                        0.0073
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[30]      0.0073
 chip_core/mprj/mprj/net132                                    0.0073
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[3]          0.0073
 chip_core/_14304_                                             0.0073
 chip_core/_08595_                                             0.0073
 chip_core/net4256                                             0.0073
 chip_core/_03954_                                             0.0073
 chip_core/_00049_                                             0.0073
 chip_core/net8340                                             0.0073
 chip_core/_09881_                                             0.0073
 chip_core/_08350_                                             0.0073
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[18]   0.0073
 chip_core/_01672_                                             0.0073
 chip_core/net1084                                             0.0073
 chip_core/_15093_                                             0.0073
 chip_core/housekeeping/_0559_                                 0.0073
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][15]     0.0073
 chip_core/mprj/mprj/net887                                    0.0073
 chip_core/net1609                                             0.0073
 chip_core/_06774_                                             0.0073
 chip_core/housekeeping/net2145                                0.0073
 chip_core/_10555_                                             0.0073
 chip_core/housekeeping/net2544                                0.0073
 chip_core/housekeeping/_0686_                                 0.0073
 chip_core/housekeeping/net595                                 0.0073
 chip_core/housekeeping/net1702                                0.0073
 chip_core/net2499                                             0.0073
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0073
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0073
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0073
 chip_core/soc.core.la_ien_storage[122]                        0.0073
 chip_core/_08451_                                             0.0073
 chip_core/_08206_                                             0.0073
 chip_core/_08385_                                             0.0073
 chip_core/housekeeping/net2090                                0.0073
 chip_core/net3206                                             0.0073
 chip_core/mprj/mprj/net642                                    0.0073
 chip_core/_15517_                                             0.0073
 chip_core/housekeeping/net2316                                0.0073
 chip_core/_00676_                                             0.0073
 chip_core/_01511_                                             0.0073
 chip_core/housekeeping/_0737_                                 0.0073
 chip_core/housekeeping/net2934                                0.0073
 chip_core/housekeeping/net728                                 0.0073
 chip_core/net8328                                             0.0073
 chip_core/soc.core.interface0_bank_bus_dat_r[11]              0.0073
 chip_core/soc.core.la_ien_storage[12]                         0.0073
 chip_core/_08737_                                             0.0073
 chip_core/_07030_                                             0.0073
 chip_core/housekeeping/net1508                                0.0073
 chip_core/_10097_                                             0.0073
 chip_core/housekeeping/net2376                                0.0073
 chip_core/_00196_                                             0.0073
 chip_core/housekeeping/net259                                 0.0072
 chip_core/housekeeping/gpio_configure[35][7]                  0.0072
 chip_core/_07960_                                             0.0072
 chip_core/housekeeping/gpio_configure[22][3]                  0.0072
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.A0BUF[1].X   0.0072
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.A0BUF[1].X   0.0072
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.A0BUF[1].X   0.0072
 chip_core/housekeeping/_2552_                                 0.0072
 chip_core/_09433_                                             0.0072
 chip_core/_00314_                                             0.0072
 chip_core/_10344_                                             0.0072
 chip_core/_10420_                                             0.0072
 chip_core/_09581_                                             0.0072
 chip_core/_07221_                                             0.0072
 chip_core/net5820                                             0.0072
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_isValid   0.0072
 chip_core/_14345_                                             0.0072
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[25].X          0.0072
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[25].X   0.0072
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[25].X   0.0072
 chip_core/_08508_                                             0.0072
 chip_core/net9155                                             0.0072
 chip_core/_01301_                                             0.0072
 chip_core/_01751_                                             0.0072
 chip_core/net3914                                             0.0072
 chip_core/housekeeping/net1899                                0.0072
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0072
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0072
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0072
 chip_core/housekeeping/_1024_                                 0.0072
 chip_core/housekeeping/net129                                 0.0072
 chip_core/net7116                                             0.0072
 chip_core/housekeeping/net2194                                0.0072
 chip_core/_14357_                                             0.0072
 chip_core/_13103_                                             0.0072
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][13]      0.0072
 chip_core/_02316_                                             0.0072
 chip_core/_00164_                                             0.0072
 chip_core/net6535                                             0.0072
 chip_core/_04218_                                             0.0072
 chip_core/housekeeping/_3167_                                 0.0072
 chip_core/housekeeping/net862                                 0.0072
 chip_core/housekeeping/gpio_configure[24][9]                  0.0072
 chip_core/_08312_                                             0.0072
 chip_core/_10107_                                             0.0072
 chip_core/_11277_                                             0.0072
 chip_core/housekeeping/_0903_                                 0.0072
 chip_core/_07656_                                             0.0072
 chip_core/_02379_                                             0.0072
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][1]       0.0072
 chip_core/net1378                                             0.0072
 chip_core/housekeeping/gpio_configure[3][10]                  0.0072
 chip_core/_10944_                                             0.0072
 chip_core/net851                                              0.0072
 chip_core/_13954_                                             0.0072
 chip_core/_01542_                                             0.0072
 chip_core/_00977_                                             0.0072
 chip_core/_11625_                                             0.0072
 chip_core/_00774_                                             0.0072
 chip_core/housekeeping/net1555                                0.0072
 chip_core/housekeeping/gpio_configure[0][12]                  0.0072
 chip_core/_14856_                                             0.0072
 chip_core/mprj/mprj/net393                                    0.0072
 chip_core/_14181_                                             0.0072
 chip_core/_12272_                                             0.0072
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[28].X          0.0072
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[28].X   0.0072
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[28].X   0.0072
 chip_core/_14694_                                             0.0072
 chip_core/_07074_                                             0.0072
 chip_core/housekeeping/_1962_                                 0.0072
 chip_core/mprj/mprj/net899                                    0.0072
 chip_core/_12111_                                             0.0072
 chip_core/_10478_                                             0.0072
 chip_core/_13878_                                             0.0072
 chip_core/soc.core.hk_ack                                     0.0072
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.A0BUF[1].X   0.0072
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.A0BUF[1].X   0.0072
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.A0BUF[1].X   0.0072
 chip_core/_10270_                                             0.0072
 chip_core/_02121_                                             0.0072
 chip_core/_13431_                                             0.0072
 chip_core/_02271_                                             0.0072
 chip_core/_10572_                                             0.0072
 chip_core/_06726_                                             0.0072
 chip_core/_08939_                                             0.0072
 chip_core/_09877_                                             0.0071
 chip_core/_10343_                                             0.0071
 chip_core/housekeeping/_1591_                                 0.0071
 chip_core/_15151_                                             0.0071
 chip_core/_07853_                                             0.0071
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][14]      0.0071
 chip_core/net8003                                             0.0071
 chip_core/housekeeping/_1370_                                 0.0071
 chip_core/_15012_                                             0.0071
 chip_core/_01771_                                             0.0071
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[6]   0.0071
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[6]         0.0071
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[6]   0.0071
 chip_core/_02674_                                             0.0071
 chip_core/_09066_                                             0.0071
 chip_core/soc.core.mgmtsoc_value_status[30]                   0.0071
 chip_core/_01287_                                             0.0071
 chip_core/housekeeping/gpio_configure[14][11]                 0.0071
 chip_core/_08240_                                             0.0071
 chip_core/housekeeping/_0261_                                 0.0071
 chip_core/_10664_                                             0.0071
 chip_core/housekeeping/gpio_configure[4][10]                  0.0071
 chip_core/_15192_                                             0.0071
 chip_core/housekeeping/net1730                                0.0071
 chip_core/_09972_                                             0.0071
 chip_core/soc.core.la_out_storage[58]                         0.0071
 chip_core/_02572_                                             0.0071
 chip_core/_14685_                                             0.0071
 chip_core/_02571_                                             0.0071
 chip_core/_09120_                                             0.0071
 chip_core/_13664_                                             0.0071
 chip_core/_09988_                                             0.0071
 chip_core/soc.core.la_out_storage[50]                         0.0071
 chip_core/soc.core.mgmtsoc_reload_storage[7]                  0.0071
 chip_core/_07917_                                             0.0071
 chip_core/gpio_control_in_2[8].shift_register[0]              0.0071
 chip_core/soc.core.multiregimpl35_regs1                       0.0071
 chip_core/housekeeping/_1978_                                 0.0071
 chip_core/_04483_                                             0.0071
 chip_core/_10602_                                             0.0071
 chip_core/_07117_                                             0.0071
 chip_core/housekeeping/_0222_                                 0.0071
 chip_core/_05039_                                             0.0071
 chip_core/_10410_                                             0.0071
 chip_core/_03824_                                             0.0071
 chip_core/mprj/mprj/_034_                                     0.0071
 chip_core/net11955                                            0.0071
 chip_core/_13189_                                             0.0071
 chip_core/net1079                                             0.0071
 chip_core/_01640_                                             0.0071
 chip_core/_08392_                                             0.0071
 chip_core/housekeeping/net2757                                0.0071
 chip_core/_03697_                                             0.0071
 chip_core/net727                                              0.0071
 chip_core/net4900                                             0.0071
 chip_core/_08349_                                             0.0071
 chip_core/_01785_                                             0.0071
 chip_core/_15267_                                             0.0071
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[4]   0.0071
 chip_core/_09040_                                             0.0071
 chip_core/_03996_                                             0.0071
 chip_core/soc.core.VexRiscv.DebugPlugin_haltedByBreak         0.0071
 chip_core/_01027_                                             0.0071
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[13]   0.0071
 chip_core/net4258                                             0.0071
 chip_core/housekeeping/gpio_configure[4][11]                  0.0071
 chip_core/net8593                                             0.0071
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[12]       0.0071
 chip_core/_09162_                                             0.0071
 chip_core/soc.core.spimaster_state[0]                         0.0071
 chip_core/_01717_                                             0.0071
 chip_core/_00279_                                             0.0071
 chip_core/net8931                                             0.0071
 chip_core/_03987_                                             0.0070
 chip_core/_01686_                                             0.0070
 chip_core/_07176_                                             0.0070
 chip_core/_08209_                                             0.0070
 chip_core/_00566_                                             0.0070
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[4]     0.0070
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0070
 chip_core/_04052_                                             0.0070
 chip_core/housekeeping/_2235_                                 0.0070
 chip_core/_08161_                                             0.0070
 chip_core/net10333                                            0.0070
 chip_core/net8205                                             0.0070
 chip_core/_02746_                                             0.0070
 chip_core/_06772_                                             0.0070
 chip_core/net9607                                             0.0070
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][13]     0.0070
 chip_core/mprj/mprj/net611                                    0.0070
 chip_core/_10314_                                             0.0070
 chip_core/net11901                                            0.0070
 chip_core/housekeeping/net3199                                0.0070
 chip_core/soc.core.interface10_bank_bus_dat_r[25]             0.0070
 chip_core/_12919_                                             0.0070
 chip_core/_03340_                                             0.0070
 chip_core/_09475_                                             0.0070
 chip_core/_02172_                                             0.0070
 chip_core/_02454_                                             0.0070
 chip_core/_03102_                                             0.0070
 chip_core/_04873_                                             0.0070
 chip_core/_10617_                                             0.0070
 chip_core/mprj/mprj/net908                                    0.0070
 chip_core/_00347_                                             0.0070
 chip_core/_14580_                                             0.0070
 chip_core/_12279_                                             0.0070
 chip_core/net14920                                            0.0070
 chip_core/_15474_                                             0.0070
 chip_core/_13033_                                             0.0070
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[25]                0.0070
 chip_core/housekeeping/_0856_                                 0.0070
 chip_core/net12386                                            0.0070
 chip_core/net3714                                             0.0070
 chip_core/soc.core.la_oe_storage[18]                          0.0070
 chip_core/housekeeping/gpio_configure[25][12]                 0.0070
 chip_core/_03878_                                             0.0070
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][29]     0.0070
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0070
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0070
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0070
 chip_core/_04149_                                             0.0070
 chip_core/_03729_                                             0.0070
 chip_core/net859                                              0.0070
 chip_core/net8248                                             0.0070
 chip_core/_00742_                                             0.0070
 chip_core/housekeeping/_2996_                                 0.0070
 chip_core/_09264_                                             0.0070
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[1]        0.0070
 chip_core/housekeeping/gpio_configure[26][4]                  0.0070
 chip_core/_07121_                                             0.0070
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][7]      0.0070
 chip_core/gpio_control_in_1a[4].shift_register[0]             0.0070
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][14]      0.0070
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][18]     0.0070
 chip_core/housekeeping/net1821                                0.0070
 chip_core/_15394_                                             0.0070
 chip_core/_13060_                                             0.0070
 chip_core/housekeeping/gpio_configure[3][4]                   0.0070
 chip_core/housekeeping/_0442_                                 0.0070
 chip_core/net4923                                             0.0070
 chip_core/net5903                                             0.0070
 chip_core/housekeeping/net1855                                0.0070
 chip_core/soc.core.la_out_storage[95]                         0.0070
 chip_core/housekeeping/gpio_configure[6][3]                   0.0070
 chip_core/soc.core.la_oe_storage[93]                          0.0070
 chip_core/_09406_                                             0.0070
 chip_core/housekeeping/net2446                                0.0070
 chip_core/net578                                              0.0070
 chip_core/_06955_                                             0.0070
 chip_core/net1742                                             0.0070
 chip_core/net9198                                             0.0070
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0070
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0070
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0070
 chip_core/_07098_                                             0.0070
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][27]     0.0069
 chip_core/housekeeping/gpio_configure[25][11]                 0.0069
 chip_core/_00922_                                             0.0069
 chip_core/_10429_                                             0.0069
 chip_core/soc.core.multiregimpl3_regs0                        0.0069
 chip_core/_10390_                                             0.0069
 chip_core/housekeeping/net870                                 0.0069
 chip_core/_03583_                                             0.0069
 chip_core/_09579_                                             0.0069
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[2]   0.0069
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][5]      0.0069
 chip_core/net4617                                             0.0069
 chip_core/soc.core.interface6_bank_bus_dat_r[24]              0.0069
 chip_core/_11154_                                             0.0069
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][10]     0.0069
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0069
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0069
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0069
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0069
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0069
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0069
 chip_core/housekeeping/net1563                                0.0069
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][11]     0.0069
 chip_core/_08673_                                             0.0069
 chip_core/_11362_                                             0.0069
 chip_core/_01587_                                             0.0069
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[6]   0.0069
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[6]         0.0069
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[6]   0.0069
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0069
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0069
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0069
 chip_core/_02838_                                             0.0069
 chip_core/_08114_                                             0.0069
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[28]   0.0069
 chip_core/housekeeping/_0640_                                 0.0069
 chip_core/_09171_                                             0.0069
 chip_core/soc.core.VexRiscv.when_DebugPlugin_l261             0.0069
 chip_core/mprj/mprj/net863                                    0.0069
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.A0BUF[3].X   0.0069
 chip_core/_06748_                                             0.0069
 chip_core/soc.core.VexRiscv.lastStagePc[3]                    0.0069
 chip_core/_10282_                                             0.0069
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]   0.0069
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.A0BUF[3].X   0.0069
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.A0BUF[3].X   0.0069
 chip_core/_06728_                                             0.0069
 chip_core/housekeeping/serial_bb_resetn                       0.0069
 chip_core/_10528_                                             0.0069
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][12]     0.0069
 chip_core/_05042_                                             0.0069
 chip_core/_06882_                                             0.0069
 chip_core/housekeeping/gpio_configure[20][6]                  0.0069
 chip_core/_02949_                                             0.0069
 chip_core/_01507_                                             0.0069
 chip_core/_05077_                                             0.0069
 chip_core/_02393_                                             0.0069
 chip_core/_10542_                                             0.0069
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[29]   0.0069
 chip_core/_09122_                                             0.0069
 chip_core/_01401_                                             0.0069
 chip_core/_06769_                                             0.0069
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[17]   0.0069
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0069
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0069
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0069
 chip_core/_01113_                                             0.0069
 chip_core/net7763                                             0.0069
 chip_core/gpio_control_in_2[8].shift_register[7]              0.0069
 chip_core/_06679_                                             0.0069
 chip_core/_08823_                                             0.0069
 chip_core/_10674_                                             0.0069
 chip_core/housekeeping/net2605                                0.0069
 chip_core/_10040_                                             0.0069
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[4]   0.0069
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[4]         0.0069
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[4]   0.0069
 chip_core/mprj/mprj/net843                                    0.0069
 chip_core/net4686                                             0.0069
 chip_core/housekeeping/gpio_configure[4][3]                   0.0069
 chip_core/soc.core.dbg_uart_address[7]                        0.0069
 chip_core/_06828_                                             0.0069
 chip_core/housekeeping/net1148                                0.0069
 chip_core/_02362_                                             0.0069
 chip_core/net4590                                             0.0069
 chip_core/_08425_                                             0.0069
 chip_core/_06962_                                             0.0069
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][6]   0.0069
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][3]   0.0069
 chip_core/soc.core.dbg_uart_address[19]                       0.0069
 chip_core/_02153_                                             0.0069
 chip_core/soc.core.gpioin5_gpioin5_edge_storage               0.0069
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][21]     0.0069
 chip_core/net4914                                             0.0069
 chip_core/housekeeping/_0782_                                 0.0068
 chip_core/housekeeping/net2697                                0.0068
 chip_core/gpio_control_in_1[0].shift_register[10]             0.0068
 chip_core/mgmt_buffers.mprj_adr_o_core[6]                     0.0068
 chip_core/net7004                                             0.0068
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[31].X          0.0068
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[31].X   0.0068
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[31].X   0.0068
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[10]   0.0068
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[10]   0.0068
 chip_core/mgmt_buffers.mprj_adr_o_core[31]                    0.0068
 chip_core/housekeeping/net498                                 0.0068
 chip_core/_10354_                                             0.0068
 chip_core/mprj/mprj/net963                                    0.0068
 chip_core/housekeeping/_0501_                                 0.0068
 chip_core/_01747_                                             0.0068
 chip_core/net693                                              0.0068
 chip_core/_10689_                                             0.0068
 chip_core/soc.core.mgmtsoc_value_status[31]                   0.0068
 chip_core/_00877_                                             0.0068
 chip_core/_00193_                                             0.0068
 chip_core/_10179_                                             0.0068
 chip_core/soc.core.storage_1[7][4]                            0.0068
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0068
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0068
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0068
 chip_core/_12215_                                             0.0068
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][27]     0.0068
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0068
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0068
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0068
 chip_core/_08070_                                             0.0068
 chip_core/_01854_                                             0.0068
 chip_core/gpio_control_in_2[13].shift_register[0]             0.0068
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][25]      0.0068
 chip_core/soc.core.multiregimpl76_regs1                       0.0068
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][2]       0.0068
 chip_core/_07412_                                             0.0068
 chip_core/mprj/mprj/net918                                    0.0068
 chip_core/mprj/mprj/net584                                    0.0068
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0068
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0068
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0068
 chip_core/mprj/mprj/net751                                    0.0068
 chip_core/_05113_                                             0.0068
 chip_core/_04062_                                             0.0068
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][14]     0.0068
 chip_core/soc.core.VexRiscv._zz_memory_ENV_CTRL[0]            0.0068
 chip_core/net9127                                             0.0068
 chip_core/housekeeping/net1717                                0.0068
 chip_core/soc.core.VexRiscv.CsrPlugin_mstatus_MPP[1]          0.0068
 chip_core/_07439_                                             0.0068
 chip_core/housekeeping/net1756                                0.0068
 chip_core/_08720_                                             0.0068
 chip_core/housekeeping/_2822_                                 0.0068
 chip_core/housekeeping/net3185                                0.0068
 chip_core/_13190_                                             0.0068
 chip_core/_09346_                                             0.0068
 chip_core/_09203_                                             0.0068
 chip_core/mprj/mprj/net1002                                   0.0068
 chip_core/housekeeping/_1417_                                 0.0068
 chip_core/_10760_                                             0.0068
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][7]      0.0068
 chip_core/_00661_                                             0.0068
 chip_core/_03079_                                             0.0068
 chip_core/_09416_                                             0.0068
 chip_core/_01626_                                             0.0068
 chip_core/_13695_                                             0.0068
 chip_core/_09606_                                             0.0068
 chip_core/housekeeping/_0239_                                 0.0068
 chip_core/_02942_                                             0.0068
 chip_core/housekeeping/net3144                                0.0068
 chip_core/_13425_                                             0.0068
 chip_core/housekeeping/net1678                                0.0068
 chip_core/_07088_                                             0.0068
 chip_core/_03369_                                             0.0068
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[17]         0.0068
 chip_core/net1502                                             0.0068
 chip_core/soc.core.interface3_bank_bus_dat_r[8]               0.0068
 chip_core/_09934_                                             0.0068
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[18]   0.0068
 chip_core/_00039_                                             0.0068
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][23]     0.0068
 chip_core/_03883_                                             0.0068
 chip_core/_06886_                                             0.0068
 chip_core/_14121_                                             0.0068
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[11].X          0.0068
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[11].X   0.0068
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[11].X   0.0068
 chip_core/_14005_                                             0.0068
 chip_core/_14608_                                             0.0068
 chip_core/_10500_                                             0.0068
 chip_core/_10670_                                             0.0068
 chip_core/_06733_                                             0.0068
 chip_core/_10163_                                             0.0068
 chip_core/_00353_                                             0.0068
 chip_core/mprj/mprj/net1014                                   0.0068
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[18]          0.0068
 chip_core/net3450                                             0.0068
 chip_core/_09979_                                             0.0068
 chip_core/_08025_                                             0.0068
 chip_core/_10825_                                             0.0068
 chip_core/housekeeping/_0184_                                 0.0068
 chip_core/_10440_                                             0.0068
 chip_core/mprj/mprj/net846                                    0.0067
 chip_core/_01518_                                             0.0067
 chip_core/_10369_                                             0.0067
 chip_core/housekeeping/net2369                                0.0067
 chip_core/gpio_control_in_2[10].shift_register[1]             0.0067
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[8]        0.0067
 chip_core/mprj/mprj/net373                                    0.0067
 chip_core/_10672_                                             0.0067
 chip_core/_10562_                                             0.0067
 chip_core/_02430_                                             0.0067
 chip_core/soc.core.VexRiscv.DebugPlugin_godmode               0.0067
 chip_core/housekeeping/_2099_                                 0.0067
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0067
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0067
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0067
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[29]          0.0067
 chip_core/housekeeping/net1760                                0.0067
 chip_core/_12273_                                             0.0067
 chip_core/net8927                                             0.0067
 chip_core/net7330                                             0.0067
 chip_core/_07293_                                             0.0067
 chip_core/_09564_                                             0.0067
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[7]                 0.0067
 chip_core/housekeeping/net2049                                0.0067
 chip_core/_08434_                                             0.0067
 chip_core/_08096_                                             0.0067
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[19]    0.0067
 chip_core/_03843_                                             0.0067
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][10]      0.0067
 chip_core/_10000_                                             0.0067
 chip_core/_01179_                                             0.0067
 chip_core/housekeeping/net278                                 0.0067
 chip_core/_07848_                                             0.0067
 chip_core/_02055_                                             0.0067
 chip_core/_05078_                                             0.0067
 chip_core/_07318_                                             0.0067
 chip_core/housekeeping/net1965                                0.0067
 chip_core/soc.core.la_oe_storage[26]                          0.0067
 chip_core/net7259                                             0.0067
 chip_core/housekeeping/_0642_                                 0.0067
 chip_core/_10690_                                             0.0067
 chip_core/soc.core.mgmtsoc_value_status[15]                   0.0067
 chip_core/_10039_                                             0.0067
 chip_core/_00209_                                             0.0067
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0067
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0067
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0067
 chip_core/net4838                                             0.0067
 chip_core/_02797_                                             0.0067
 chip_core/housekeeping/net3340                                0.0067
 chip_core/gpio_control_bidir_1[1].shift_register[0]           0.0067
 chip_core/housekeeping/net2495                                0.0067
 chip_core/_07313_                                             0.0067
 chip_core/_08026_                                             0.0067
 chip_core/_11721_                                             0.0067
 chip_core/_07902_                                             0.0067
 chip_core/_07275_                                             0.0067
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[13].A   0.0067
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[13].A   0.0067
 chip_core/_06676_                                             0.0067
 chip_core/net804                                              0.0067
 chip_core/net4679                                             0.0067
 chip_core/housekeeping/_0322_                                 0.0067
 chip_core/_09038_                                             0.0067
 chip_core/_14440_                                             0.0067
 chip_core/_08468_                                             0.0067
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0067
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0067
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0067
 chip_core/mprj/mprj/net42                                     0.0067
 chip_core/_09766_                                             0.0067
 chip_core/mprj/mprj/net338                                    0.0067
 chip_core/_10563_                                             0.0067
 chip_core/housekeeping/net850                                 0.0067
 chip_core/_08301_                                             0.0067
 chip_core/soc.core.storage[5][1]                              0.0067
 chip_core/_12633_                                             0.0067
 chip_core/soc.core.la_out_storage[98]                         0.0067
 chip_core/_08496_                                             0.0067
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][12]     0.0067
 chip_core/_12114_                                             0.0067
 chip_core/housekeeping/gpio_configure[27][12]                 0.0067
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0067
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0067
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0067
 chip_core/housekeeping/_2413_                                 0.0066
 chip_core/housekeeping/net1994                                0.0066
 chip_core/_10427_                                             0.0066
 chip_core/_06781_                                             0.0066
 chip_core/net4186                                             0.0066
 chip_core/_09994_                                             0.0066
 chip_core/housekeeping/_1310_                                 0.0066
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][13]   0.0066
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.A0BUF[2].X   0.0066
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.A0BUF[2].X   0.0066
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.A0BUF[2].X   0.0066
 chip_core/housekeeping/gpio_configure[22][9]                  0.0066
 chip_core/mgmt_buffers.la_oenb_core[41]                       0.0066
 chip_core/_01194_                                             0.0066
 chip_core/_04294_                                             0.0066
 chip_core/net8150                                             0.0066
 chip_core/_15395_                                             0.0066
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0066
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0066
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0066
 chip_core/_08341_                                             0.0066
 chip_core/_08791_                                             0.0066
 chip_core/_03172_                                             0.0066
 chip_core/_10129_                                             0.0066
 chip_core/_00187_                                             0.0066
 chip_core/housekeeping/net1962                                0.0066
 chip_core/net6607                                             0.0066
 chip_core/_10778_                                             0.0066
 chip_core/_14982_                                             0.0066
 chip_core/_03725_                                             0.0066
 chip_core/housekeeping/_0613_                                 0.0066
 chip_core/housekeeping/_0340_                                 0.0066
 chip_core/soc.core.VexRiscv.lastStagePc[27]                   0.0066
 chip_core/housekeeping/net147                                 0.0066
 chip_core/mprj/mprj/net596                                    0.0066
 chip_core/housekeeping/gpio_configure[20][0]                  0.0066
 chip_core/net2237                                             0.0066
 chip_core/housekeeping/net2795                                0.0066
 chip_core/net2495                                             0.0066
 chip_core/_14870_                                             0.0066
 chip_core/housekeeping/net1875                                0.0066
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0066
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0066
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0066
 chip_core/net6639                                             0.0066
 chip_core/_00509_                                             0.0066
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[24].X          0.0066
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[24].X   0.0066
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[24].X   0.0066
 chip_core/_08460_                                             0.0066
 chip_core/housekeeping/net2823                                0.0066
 chip_core/_12570_                                             0.0066
 chip_core/mgmt_buffers.la_data_in_enable[14]                  0.0066
 chip_core/net1564                                             0.0066
 chip_core/housekeeping/irq_spi                                0.0066
 chip_core/housekeeping/net1448                                0.0066
 chip_core/_01724_                                             0.0066
 chip_core/housekeeping/net2092                                0.0066
 chip_core/_00839_                                             0.0066
 chip_core/soc.core.mgmtsoc_value_status[5]                    0.0066
 chip_core/_04370_                                             0.0066
 chip_core/mgmt_buffers.la_data_in_core[47]                    0.0066
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[5]   0.0066
 chip_core/soc.core.la_oe_storage[57]                          0.0066
 chip_core/net9281                                             0.0066
 chip_core/_01469_                                             0.0066
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0066
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0066
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0066
 chip_core/housekeeping/net2473                                0.0066
 chip_core/_10212_                                             0.0066
 chip_core/_14566_                                             0.0066
 chip_core/_04161_                                             0.0066
 chip_core/_13084_                                             0.0066
 chip_core/net9262                                             0.0066
 chip_core/net12648                                            0.0066
 chip_core/net665                                              0.0066
 chip_core/_08215_                                             0.0066
 chip_core/mprj/mprj/net618                                    0.0066
 chip_core/_07968_                                             0.0066
 chip_core/_06688_                                             0.0066
 chip_core/soc.core.mgmtsoc_litespisdrphycore_storage[2]       0.0066
 chip_core/_07229_                                             0.0066
 chip_core/housekeeping/_1970_                                 0.0066
 chip_core/soc.core.dbg_uart_address[15]                       0.0066
 chip_core/soc.core.uart_tx_fifo_level0[4]                     0.0066
 chip_core/soc.core.multiregimpl78_regs1                       0.0066
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][28]      0.0066
 chip_core/_08386_                                             0.0066
 chip_core/housekeeping/_0630_                                 0.0066
 chip_core/_06778_                                             0.0066
 chip_core/housekeeping/gpio_configure[7][2]                   0.0066
 chip_core/housekeeping/net735                                 0.0066
 chip_core/housekeeping/gpio_configure[6][0]                   0.0065
 chip_core/mprj/mprj/net998                                    0.0065
 chip_core/housekeeping/gpio_configure[7][6]                   0.0065
 chip_core/net6787                                             0.0065
 chip_core/_07300_                                             0.0065
 chip_core/_09791_                                             0.0065
 chip_core/_10284_                                             0.0065
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]   0.0065
 chip_core/_08459_                                             0.0065
 chip_core/_09713_                                             0.0065
 chip_core/_08586_                                             0.0065
 chip_core/net4073                                             0.0065
 chip_core/_11368_                                             0.0065
 chip_core/_10378_                                             0.0065
 chip_core/_02259_                                             0.0065
 chip_core/mprj/mprj/net862                                    0.0065
 chip_core/housekeeping/net1523                                0.0065
 chip_core/housekeeping/gpio_configure[4][2]                   0.0065
 chip_core/mprj/mprj/net745                                    0.0065
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN   0.0065
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN   0.0065
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN   0.0065
 chip_core/_10189_                                             0.0065
 chip_core/_06992_                                             0.0065
 chip_core/net3612                                             0.0065
 chip_core/soc.core.interface4_bank_bus_dat_r[5]               0.0065
 chip_core/net8396                                             0.0065
 chip_core/_04249_                                             0.0065
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][16]      0.0065
 chip_core/_11272_                                             0.0065
 chip_core/housekeeping/net2114                                0.0065
 chip_core/_14570_                                             0.0065
 chip_core/_10005_                                             0.0065
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][27]     0.0065
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][30]   0.0065
 chip_core/housekeeping/net2617                                0.0065
 chip_core/net5611                                             0.0065
 chip_core/mprj/mprj/net777                                    0.0065
 chip_core/_14606_                                             0.0065
 chip_core/housekeeping/_3005_                                 0.0065
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0065
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0065
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0065
 chip_core/_11883_                                             0.0065
 chip_core/housekeeping/net2211                                0.0065
 chip_core/_08335_                                             0.0065
 chip_core/housekeeping/_0503_                                 0.0065
 chip_core/_03058_                                             0.0065
 chip_core/_11531_                                             0.0065
 chip_core/housekeeping/net2468                                0.0065
 chip_core/housekeeping/_0293_                                 0.0065
 chip_core/_03373_                                             0.0065
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0065
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0065
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0065
 chip_core/housekeeping/_1553_                                 0.0065
 chip_core/housekeeping/_0481_                                 0.0065
 chip_core/_14505_                                             0.0065
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0065
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0065
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0065
 chip_core/_02633_                                             0.0065
 chip_core/net8732                                             0.0065
 chip_core/mprj/mprj/net50                                     0.0065
 chip_core/housekeeping/net2438                                0.0065
 chip_core/net4691                                             0.0065
 chip_core/_13901_                                             0.0065
 chip_core/net54                                               0.0065
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0065
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0065
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0065
 chip_core/soc.core.la_out_storage[56]                         0.0065
 chip_core/housekeeping/_0574_                                 0.0065
 chip_core/_13581_                                             0.0065
 chip_core/soc.core.multiregimpl93_regs1                       0.0065
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]   0.0065
 chip_core/_02706_                                             0.0065
 chip_core/_07094_                                             0.0065
 chip_core/_01417_                                             0.0065
 chip_core/_12030_                                             0.0065
 chip_core/net8492                                             0.0065
 chip_core/_10732_                                             0.0065
 chip_core/_08407_                                             0.0065
 chip_core/_07362_                                             0.0065
 chip_core/_09121_                                             0.0065
 chip_core/_08854_                                             0.0065
 chip_core/net4567                                             0.0065
 chip_core/_04245_                                             0.0065
 chip_core/_13756_                                             0.0065
 chip_core/net7663                                             0.0064
 chip_core/housekeeping/net103                                 0.0064
 chip_core/_08185_                                             0.0064
 chip_core/_14463_                                             0.0064
 chip_core/soc.core.slave_sel_r[4]                             0.0064
 chip_core/_08239_                                             0.0064
 chip_core/_08166_                                             0.0064
 chip_core/net4576                                             0.0064
 chip_core/_03326_                                             0.0064
 chip_core/_01295_                                             0.0064
 chip_core/_10815_                                             0.0064
 chip_core/_11632_                                             0.0064
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[13].A          0.0064
 chip_core/_06984_                                             0.0064
 chip_core/housekeeping/_0121_                                 0.0064
 chip_core/_13194_                                             0.0064
 chip_core/_08145_                                             0.0064
 chip_core/_07431_                                             0.0064
 chip_core/net8240                                             0.0064
 chip_core/housekeeping/_2727_                                 0.0064
 chip_core/_07223_                                             0.0064
 chip_core/net864                                              0.0064
 chip_core/housekeeping/net2463                                0.0064
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0064
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0064
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0064
 chip_core/_06873_                                             0.0064
 chip_core/housekeeping/net282                                 0.0064
 chip_core/housekeeping/net3223                                0.0064
 chip_core/soc.core.interface3_bank_bus_dat_r[27]              0.0064
 chip_core/_07938_                                             0.0064
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0064
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0064
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0064
 chip_core/_03948_                                             0.0064
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.SEL[0]   0.0064
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.SEL[0]   0.0064
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.SEL[0]        0.0064
 chip_core/_04069_                                             0.0064
 chip_core/_13910_                                             0.0064
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0064
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0064
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0064
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[2]   0.0064
 chip_core/_03303_                                             0.0064
 chip_core/mprj/mprj/net920                                    0.0064
 chip_core/housekeeping/_0948_                                 0.0064
 chip_core/soc.core.multiregimpl12_regs0                       0.0064
 chip_core/_12635_                                             0.0064
 chip_core/_14285_                                             0.0064
 chip_core/_11899_                                             0.0064
 chip_core/soc.core.VexRiscv.lastStagePc[7]                    0.0064
 chip_core/_07027_                                             0.0064
 chip_core/housekeeping/_0248_                                 0.0064
 chip_core/_02162_                                             0.0064
 chip_core/_03708_                                             0.0064
 chip_core/_02226_                                             0.0064
 chip_core/soc.core.la_oe_storage[27]                          0.0064
 chip_core/housekeeping/_0436_                                 0.0064
 chip_core/_08472_                                             0.0064
 chip_core/net4588                                             0.0064
 chip_core/net1658                                             0.0064
 chip_core/_07962_                                             0.0064
 chip_core/_04070_                                             0.0064
 chip_core/_03459_                                             0.0064
 chip_core/housekeeping/_0168_                                 0.0064
 chip_core/_09298_                                             0.0064
 chip_core/net8123                                             0.0064
 chip_core/housekeeping/net789                                 0.0064
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[11]   0.0064
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[11]        0.0064
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[11]   0.0064
 chip_core/housekeeping/gpio_configure[34][9]                  0.0064
 chip_core/soc.core.gpio_ien_storage                           0.0064
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][13]      0.0064
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[5]                 0.0064
 chip_core/net643                                              0.0064
 chip_core/housekeeping/net3363                                0.0064
 chip_core/_02357_                                             0.0064
 chip_core/_01763_                                             0.0064
 chip_core/_08489_                                             0.0064
 chip_core/housekeeping/_0230_                                 0.0064
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][11]     0.0064
 chip_core/_09874_                                             0.0064
 chip_core/net12434                                            0.0064
 chip_core/_09434_                                             0.0064
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0064
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0064
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0064
 chip_core/_10488_                                             0.0064
 chip_core/_01715_                                             0.0064
 chip_core/_08157_                                             0.0064
 chip_core/_08208_                                             0.0064
 chip_core/net755                                              0.0064
 chip_core/_10608_                                             0.0064
 chip_core/_06691_                                             0.0064
 chip_core/_01522_                                             0.0064
 chip_core/soc.core.debug_in                                   0.0064
 chip_core/_01920_                                             0.0064
 chip_core/_07859_                                             0.0064
 chip_core/_13615_                                             0.0064
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[13]         0.0064
 chip_core/_02195_                                             0.0064
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][8]      0.0064
 chip_core/net7673                                             0.0064
 chip_core/net3557                                             0.0064
 chip_core/soc.core.la_oe_storage[14]                          0.0064
 chip_core/_10167_                                             0.0064
 chip_core/_00732_                                             0.0064
 chip_core/housekeeping/net1168                                0.0064
 chip_core/housekeeping/gpio_configure[6][4]                   0.0064
 chip_core/_08465_                                             0.0064
 chip_core/mgmt_buffers.la_oenb_core[39]                       0.0063
 chip_core/_04145_                                             0.0063
 chip_core/housekeeping/net2003                                0.0063
 chip_core/_01803_                                             0.0063
 chip_core/_08098_                                             0.0063
 chip_core/_13824_                                             0.0063
 chip_core/soc.core.la_oe_storage[83]                          0.0063
 chip_core/mprj/mprj/net1076                                   0.0063
 chip_core/_02097_                                             0.0063
 chip_core/housekeeping/net1492                                0.0063
 chip_core/housekeeping/net1557                                0.0063
 chip_core/net806                                              0.0063
 chip_core/net4794                                             0.0063
 chip_core/_08860_                                             0.0063
 chip_core/mprj/mprj/net1056                                   0.0063
 chip_core/net14758                                            0.0063
 chip_core/net8670                                             0.0063
 chip_core/_07972_                                             0.0063
 chip_core/_05065_                                             0.0063
 chip_core/housekeeping/_0254_                                 0.0063
 chip_core/_01345_                                             0.0063
 chip_core/_06898_                                             0.0063
 chip_core/soc.core.la_oe_storage[21]                          0.0063
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[28]          0.0063
 chip_core/_08606_                                             0.0063
 chip_core/_09124_                                             0.0063
 chip_core/housekeeping/_2437_                                 0.0063
 chip_core/soc.core.mgmtsoc_reload_storage[2]                  0.0063
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][19]     0.0063
 chip_core/_01744_                                             0.0063
 chip_core/net1790                                             0.0063
 chip_core/housekeeping/net3299                                0.0063
 chip_core/_00233_                                             0.0063
 chip_core/_01935_                                             0.0063
 chip_core/housekeeping/net2853                                0.0063
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0063
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0063
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0063
 chip_core/net692                                              0.0063
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0   0.0063
 chip_core/_15468_                                             0.0063
 chip_core/soc.core.multiregimpl100_regs0                      0.0063
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][1]      0.0063
 chip_core/_06791_                                             0.0063
 chip_core/_02852_                                             0.0063
 chip_core/mprj/mprj/_087_                                     0.0063
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[31]   0.0063
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0063
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0063
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0063
 chip_core/soc.core.mgmtsoc_vexriscv_transfer_in_progress      0.0063
 chip_core/_10301_                                             0.0063
 chip_core/net4455                                             0.0063
 chip_core/net9806                                             0.0063
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0063
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0063
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0063
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0063
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0063
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN_buf   0.0063
 chip_core/_14222_                                             0.0063
 chip_core/housekeeping/gpio_configure[18][10]                 0.0063
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[20]       0.0063
 chip_core/_00923_                                             0.0063
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0   0.0063
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0   0.0063
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0   0.0063
 chip_core/_08443_                                             0.0063
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[22]   0.0063
 chip_core/housekeeping/_0705_                                 0.0063
 chip_core/soc.core.multiregimpl95_regs1                       0.0063
 chip_core/housekeeping/net1276                                0.0063
 chip_core/net14803                                            0.0063
 chip_core/_04260_                                             0.0063
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][14]     0.0063
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[19]                0.0063
 chip_core/_11287_                                             0.0063
 chip_core/_11935_                                             0.0063
 chip_core/_14583_                                             0.0063
 chip_core/_12598_                                             0.0063
 chip_core/_11454_                                             0.0063
 chip_core/_14947_                                             0.0063
 chip_core/soc.core.multiregimpl92_regs1                       0.0063
 chip_core/_01199_                                             0.0063
 chip_core/housekeeping/net2800                                0.0063
 chip_core/housekeeping/_3143_                                 0.0063
 chip_core/_01340_                                             0.0063
 chip_core/net6070                                             0.0063
 chip_core/_02842_                                             0.0063
 chip_core/_10978_                                             0.0063
 chip_core/housekeeping/net2662                                0.0063
 chip_core/housekeeping/gpio_configure[10][2]                  0.0063
 chip_core/_08019_                                             0.0063
 chip_core/_08279_                                             0.0063
 chip_core/housekeeping/net1779                                0.0063
 chip_core/_05022_                                             0.0063
 chip_core/_12870_                                             0.0063
 chip_core/_00036_                                             0.0063
 chip_core/housekeeping/gpio_configure[17][2]                  0.0063
 chip_core/housekeeping/net3341                                0.0063
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0063
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0063
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0063
 chip_core/_01031_                                             0.0063
 chip_core/_07009_                                             0.0063
 chip_core/_06988_                                             0.0063
 chip_core/_07253_                                             0.0063
 chip_core/housekeeping/_0493_                                 0.0062
 chip_core/_02304_                                             0.0062
 chip_core/_15529_                                             0.0062
 chip_core/soc.core.count[18]                                  0.0062
 chip_core/soc.core.multiregimpl64_regs1                       0.0062
 chip_core/housekeeping/net2378                                0.0062
 chip_core/housekeeping/net843                                 0.0062
 chip_core/_08888_                                             0.0062
 chip_core/housekeeping/net304                                 0.0062
 chip_core/_08487_                                             0.0062
 chip_core/_08382_                                             0.0062
 chip_core/_10811_                                             0.0062
 chip_core/net8452                                             0.0062
 chip_core/_08011_                                             0.0062
 chip_core/_08152_                                             0.0062
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][1]      0.0062
 chip_core/net8845                                             0.0062
 chip_core/net4737                                             0.0062
 chip_core/_10748_                                             0.0062
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0062
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0062
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[2]   0.0062
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0062
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0062
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0062
 chip_core/_10165_                                             0.0062
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[2]                0.0062
 chip_core/housekeeping/_0194_                                 0.0062
 chip_core/net8578                                             0.0062
 chip_core/net604                                              0.0062
 chip_core/housekeeping/net3131                                0.0062
 chip_core/net612                                              0.0062
 chip_core/soc.core.mgmtsoc_reset_storage[0]                   0.0062
 chip_core/soc.core.VexRiscv.CsrPlugin_interrupt_code[3]       0.0062
 chip_core/housekeeping/net3239                                0.0062
 chip_core/net8225                                             0.0062
 chip_core/soc.core.interface6_bank_bus_dat_r[13]              0.0062
 chip_core/soc.core.VexRiscv.lastStagePc[25]                   0.0062
 chip_core/_08223_                                             0.0062
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0062
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0062
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0062
 chip_core/housekeeping/net2532                                0.0062
 chip_core/soc.core.multiregimpl40_regs0                       0.0062
 chip_core/_09638_                                             0.0062
 chip_core/housekeeping/_1257_                                 0.0062
 chip_core/_08309_                                             0.0062
 chip_core/housekeeping/_1498_                                 0.0062
 chip_core/mprj/mprj/_006_                                     0.0062
 chip_core/mprj/mprj/_062_                                     0.0062
 chip_core/_08535_                                             0.0062
 chip_core/_00175_                                             0.0062
 chip_core/_15109_                                             0.0062
 chip_core/mprj/mprj/net1085                                   0.0062
 chip_core/_03904_                                             0.0062
 chip_core/_10566_                                             0.0062
 chip_core/soc.core.multiregimpl26_regs0                       0.0062
 chip_core/net8567                                             0.0062
 chip_core/housekeeping/net1165                                0.0062
 chip_core/_08311_                                             0.0062
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][5]      0.0062
 chip_core/housekeeping/_0572_                                 0.0062
 chip_core/housekeeping/net709                                 0.0062
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[19]         0.0062
 chip_core/mprj/mprj/net1132                                   0.0062
 chip_core/_03135_                                             0.0062
 chip_core/_08172_                                             0.0062
 chip_core/_12451_                                             0.0062
 chip_core/_01309_                                             0.0062
 chip_core/_04220_                                             0.0062
 chip_core/_07001_                                             0.0062
 chip_core/housekeeping/net1969                                0.0062
 chip_core/_00173_                                             0.0062
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[9]               0.0062
 chip_core/soc.core.multiregimpl83_regs1                       0.0062
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0062
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0062
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0062
 chip_core/housekeeping/gpio_configure[15][12]                 0.0062
 chip_core/_03486_                                             0.0062
 chip_core/housekeeping/_0411_                                 0.0062
 chip_core/_05085_                                             0.0062
 chip_core/_07068_                                             0.0062
 chip_core/net2241                                             0.0062
 chip_core/net6068                                             0.0062
 chip_core/_00592_                                             0.0062
 chip_core/_08053_                                             0.0062
 chip_core/net5734                                             0.0062
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[6]   0.0062
 chip_core/_10590_                                             0.0062
 chip_core/_04244_                                             0.0062
 chip_core/_08728_                                             0.0062
 chip_core/_10094_                                             0.0062
 chip_core/_10659_                                             0.0062
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][30]     0.0062
 chip_core/housekeeping/net1854                                0.0062
 chip_core/_02933_                                             0.0062
 chip_core/net11958                                            0.0062
 chip_core/soc.core.user_irq_ena_storage[2]                    0.0062
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[5]           0.0062
 chip_core/net56                                               0.0062
 chip_core/soc.core.la_out_storage[87]                         0.0062
 chip_core/housekeeping/net2600                                0.0062
 chip_core/housekeeping/net2170                                0.0062
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[26]   0.0061
 chip_core/_07846_                                             0.0061
 chip_core/net14625                                            0.0061
 chip_core/_09794_                                             0.0061
 chip_core/net12310                                            0.0061
 chip_core/housekeeping/gpio_configure[23][4]                  0.0061
 chip_core/net7469                                             0.0061
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[30]   0.0061
 chip_core/_04422_                                             0.0061
 chip_core/net14612                                            0.0061
 chip_core/_04077_                                             0.0061
 chip_core/soc.core.mgmtsoc_litespisdrphycore_storage[7]       0.0061
 chip_core/housekeeping/net1147                                0.0061
 chip_core/_06802_                                             0.0061
 chip_core/soc.core.storage_1[7][6]                            0.0061
 chip_core/housekeeping/net3108                                0.0061
 chip_core/_02654_                                             0.0061
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][13]     0.0061
 chip_core/_04351_                                             0.0061
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[12]   0.0061
 chip_core/_13076_                                             0.0061
 chip_core/_10844_                                             0.0061
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.SEL[1]        0.0061
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.SEL[1]   0.0061
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.SEL[1]   0.0061
 chip_core/_05020_                                             0.0061
 chip_core/soc.core.mgmtsoc_value_status[0]                    0.0061
 chip_core/housekeeping/net1816                                0.0061
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][6]      0.0061
 chip_core/_10144_                                             0.0061
 chip_core/_10481_                                             0.0061
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][7]      0.0061
 chip_core/net3409                                             0.0061
 chip_core/soc.core.la_ien_storage[121]                        0.0061
 chip_core/net3118                                             0.0061
 chip_core/_10958_                                             0.0061
 chip_core/net11457                                            0.0061
 chip_core/housekeeping/net853                                 0.0061
 chip_core/_01628_                                             0.0061
 chip_core/_10060_                                             0.0061
 chip_core/soc.core.la_ien_storage[57]                         0.0061
 chip_core/_09226_                                             0.0061
 chip_core/_07299_                                             0.0061
 chip_core/_04100_                                             0.0061
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0061
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0061
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0061
 chip_core/_10854_                                             0.0061
 chip_core/_02750_                                             0.0061
 chip_core/housekeeping/net2386                                0.0061
 chip_core/housekeeping/_2457_                                 0.0061
 chip_core/_09660_                                             0.0061
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][17]      0.0061
 chip_core/net5964                                             0.0061
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][16]      0.0061
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][28]     0.0061
 chip_core/_00255_                                             0.0061
 chip_core/_00391_                                             0.0061
 chip_core/net6120                                             0.0061
 chip_core/mprj/mprj/net1169                                   0.0061
 chip_core/net2496                                             0.0061
 chip_core/housekeeping/_0946_                                 0.0061
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0061
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0061
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0061
 chip_core/housekeeping/net722                                 0.0061
 chip_core/_03712_                                             0.0061
 chip_core/housekeeping/_1097_                                 0.0061
 chip_core/_03554_                                             0.0061
 chip_core/soc.core.spi_master_mosi_storage[5]                 0.0061
 chip_core/gpio_control_in_2[4].shift_register[8]              0.0061
 chip_core/_08502_                                             0.0061
 chip_core/_03402_                                             0.0061
 chip_core/_07182_                                             0.0061
 chip_core/net8195                                             0.0061
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][5]      0.0061
 chip_core/_03190_                                             0.0061
 chip_core/net11102                                            0.0061
 chip_core/_02213_                                             0.0061
 chip_core/_13604_                                             0.0061
 chip_core/_04219_                                             0.0061
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][15]      0.0061
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0[14]              0.0061
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][29]      0.0061
 chip_core/housekeeping/gpio_configure[0][5]                   0.0061
 chip_core/_04841_                                             0.0061
 chip_core/_10077_                                             0.0061
 chip_core/_10259_                                             0.0061
 chip_core/net8035                                             0.0061
 chip_core/_07218_                                             0.0061
 chip_core/_09511_                                             0.0061
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][15]     0.0061
 chip_core/housekeeping/_0636_                                 0.0061
 chip_core/_07606_                                             0.0061
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[19]   0.0061
 chip_core/net1844                                             0.0061
 chip_core/housekeeping/gpio_configure[19][8]                  0.0061
 chip_core/_11982_                                             0.0061
 chip_core/_12143_                                             0.0061
 chip_core/_05031_                                             0.0061
 chip_core/_10600_                                             0.0061
 chip_core/net1067                                             0.0061
 chip_core/housekeeping/net2705                                0.0061
 chip_core/housekeeping/net1477                                0.0061
 chip_core/soc.core.multiregimpl74_regs1                       0.0061
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][0]       0.0061
 chip_core/housekeeping/net2668                                0.0061
 chip_core/_15128_                                             0.0061
 chip_core/_08411_                                             0.0061
 chip_core/housekeeping/gpio_configure[22][2]                  0.0061
 chip_core/housekeeping/wbbd_data[3]                           0.0061
 chip_core/_01393_                                             0.0061
 chip_core/_04271_                                             0.0061
 chip_core/_00285_                                             0.0061
 chip_core/net3663                                             0.0061
 chip_core/housekeeping/net1898                                0.0061
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][24]      0.0061
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0060
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0060
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0060
 chip_core/_10041_                                             0.0060
 chip_core/housekeeping/gpio_configure[31][11]                 0.0060
 chip_core/net2452                                             0.0060
 chip_core/soc.core.la_out_storage[126]                        0.0060
 chip_core/housekeeping/net3097                                0.0060
 chip_core/_13200_                                             0.0060
 chip_core/_09704_                                             0.0060
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[3]        0.0060
 chip_core/_11569_                                             0.0060
 chip_core/net725                                              0.0060
 chip_core/_06977_                                             0.0060
 chip_core/_10782_                                             0.0060
 chip_core/_07231_                                             0.0060
 chip_core/soc.core.storage[7][0]                              0.0060
 chip_core/net4968                                             0.0060
 chip_core/mprj/mprj/net574                                    0.0060
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][6]      0.0060
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[13]         0.0060
 chip_core/_10112_                                             0.0060
 chip_core/_11010_                                             0.0060
 chip_core/housekeeping/_1963_                                 0.0060
 chip_core/_09633_                                             0.0060
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][15]     0.0060
 chip_core/_10942_                                             0.0060
 chip_core/soc.core.storage_1[2][1]                            0.0060
 chip_core/_08218_                                             0.0060
 chip_core/_09334_                                             0.0060
 chip_core/_09702_                                             0.0060
 chip_core/housekeeping/gpio_configure[16][5]                  0.0060
 chip_core/_05068_                                             0.0060
 chip_core/soc.core.interface16_bank_bus_dat_r[0]              0.0060
 chip_core/mprj/mprj/net921                                    0.0060
 chip_core/_07805_                                             0.0060
 chip_core/housekeeping/net2938                                0.0060
 chip_core/mprj/mprj/net764                                    0.0060
 chip_core/_08104_                                             0.0060
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0060
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0060
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0060
 chip_core/_04277_                                             0.0060
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][4]      0.0060
 chip_core/mprj/mprj/net1037                                   0.0060
 chip_core/_01812_                                             0.0060
 chip_core/_09586_                                             0.0060
 chip_core/housekeeping/_0685_                                 0.0060
 chip_core/_04201_                                             0.0060
 chip_core/mgmt_buffers.la_oenb_core[44]                       0.0060
 chip_core/_10734_                                             0.0060
 chip_core/gpio_control_bidir_2[2].shift_register[10]          0.0060
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[21]        0.0060
 chip_core/net591                                              0.0060
 chip_core/net2335                                             0.0060
 chip_core/_15272_                                             0.0060
 chip_core/_08398_                                             0.0060
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0060
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0060
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0060
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[29].X          0.0060
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[29].X   0.0060
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[29].X   0.0060
 chip_core/mprj/mprj/net146                                    0.0060
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0060
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0060
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0060
 chip_core/_10199_                                             0.0060
 chip_core/net8731                                             0.0060
 chip_core/_01634_                                             0.0060
 chip_core/_02926_                                             0.0060
 chip_core/housekeeping/net333                                 0.0060
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[31]   0.0060
 chip_core/net7511                                             0.0060
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][0]       0.0060
 chip_core/net4796                                             0.0060
 chip_core/net8299                                             0.0060
 chip_core/_11015_                                             0.0060
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0060
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0060
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0060
 chip_core/_09604_                                             0.0060
 chip_core/net749                                              0.0060
 chip_core/_08270_                                             0.0060
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[16]   0.0060
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[8]     0.0060
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[15]       0.0060
 chip_core/_07358_                                             0.0060
 chip_core/_04829_                                             0.0060
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0060
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0060
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0060
 chip_core/_03673_                                             0.0060
 chip_core/_11584_                                             0.0060
 chip_core/_07408_                                             0.0060
 chip_core/mprj/mprj/net410                                    0.0060
 chip_core/housekeeping/net2472                                0.0060
 chip_core/soc.core.VexRiscv.CsrPlugin_mstatus_MIE             0.0060
 chip_core/_01591_                                             0.0060
 chip_core/soc.core.multiregimpl115_regs1                      0.0060
 chip_core/soc.core.spimaster_storage[5]                       0.0060
 chip_core/net7662                                             0.0060
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][10]      0.0060
 chip_core/_06856_                                             0.0060
 chip_core/net11067                                            0.0060
 chip_core/net8964                                             0.0060
 chip_core/net1358                                             0.0060
 chip_core/housekeeping/gpio_configure[6][1]                   0.0060
 chip_core/_13196_                                             0.0060
 chip_core/housekeeping/net1606                                0.0060
 chip_core/_07763_                                             0.0060
 chip_core/housekeeping/net1747                                0.0060
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]   0.0060
 chip_core/soc.core.multiregimpl9_regs0                        0.0060
 chip_core/_10596_                                             0.0060
 chip_core/_03380_                                             0.0059
 chip_core/housekeeping/_0268_                                 0.0059
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0059
 chip_core/_10178_                                             0.0059
 chip_core/housekeeping/net521                                 0.0059
 chip_core/_10755_                                             0.0059
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0059
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][21]     0.0059
 chip_core/housekeeping/gpio_configure[5][7]                   0.0059
 chip_core/_08269_                                             0.0059
 chip_core/_10402_                                             0.0059
 chip_core/housekeeping/_0127_                                 0.0059
 chip_core/_06957_                                             0.0059
 chip_core/housekeeping/gpio_configure[28][4]                  0.0059
 chip_core/_07496_                                             0.0059
 chip_core/_07220_                                             0.0059
 chip_core/soc.core.gpioin5_gpioin5_pending                    0.0059
 chip_core/mprj/mprj/_041_                                     0.0059
 chip_core/_13362_                                             0.0059
 chip_core/soc.core.la_ien_storage[120]                        0.0059
 chip_core/soc.core.multiregimpl130_regs1                      0.0059
 chip_core/_06847_                                             0.0059
 chip_core/_11965_                                             0.0059
 chip_core/_10589_                                             0.0059
 chip_core/housekeeping/net2937                                0.0059
 chip_core/_10578_                                             0.0059
 chip_core/_00668_                                             0.0059
 chip_core/_08667_                                             0.0059
 chip_core/housekeeping/net1386                                0.0059
 chip_core/_04098_                                             0.0059
 chip_core/_09259_                                             0.0059
 chip_core/_03144_                                             0.0059
 chip_core/soc.core.multiregimpl133_regs1                      0.0059
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][12]     0.0059
 chip_core/_03869_                                             0.0059
 chip_core/soc.core.la_out_storage[104]                        0.0059
 chip_core/soc.core.uart_phy_tx_data_rs232phy_rs232phytx_next_value2[2]   0.0059
 chip_core/_14289_                                             0.0059
 chip_core/housekeeping/_0259_                                 0.0059
 chip_core/_07926_                                             0.0059
 chip_core/mgmt_buffers.mprj_adr_o_core[16]                    0.0059
 chip_core/_00334_                                             0.0059
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0059
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][4]      0.0059
 chip_core/housekeeping/net3453                                0.0059
 chip_core/soc.core.mgmtsoc_bus_errors[30]                     0.0059
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][9]      0.0059
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][3]      0.0059
 chip_core/net998                                              0.0059
 chip_core/_08475_                                             0.0059
 chip_core/_01794_                                             0.0059
 chip_core/_02542_                                             0.0059
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[26]   0.0059
 chip_core/_09337_                                             0.0059
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0059
 chip_core/_07528_                                             0.0059
 chip_core/_08247_                                             0.0059
 chip_core/_02955_                                             0.0059
 chip_core/net9143                                             0.0059
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0059
 chip_core/_01222_                                             0.0059
 chip_core/soc.core.interface6_bank_bus_dat_r[8]               0.0059
 chip_core/housekeeping/_1467_                                 0.0059
 chip_core/housekeeping/net1947                                0.0059
 chip_core/_07909_                                             0.0059
 chip_core/_09210_                                             0.0059
 chip_core/_04894_                                             0.0059
 chip_core/_10598_                                             0.0059
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][18]     0.0059
 chip_core/soc.core.la_oe_storage[76]                          0.0059
 chip_core/housekeeping/net3044                                0.0059
 chip_core/_09299_                                             0.0059
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0059
 chip_core/housekeeping/net1727                                0.0059
 chip_core/_00190_                                             0.0059
 chip_core/_10357_                                             0.0059
 chip_core/net811                                              0.0059
 chip_core/_08442_                                             0.0059
 chip_core/housekeeping/_2323_                                 0.0059
 chip_core/_06763_                                             0.0059
 chip_core/_07895_                                             0.0059
 chip_core/_07102_                                             0.0059
 chip_core/_13754_                                             0.0059
 chip_core/_07777_                                             0.0059
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][6]      0.0059
 chip_core/_10504_                                             0.0059
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0059
 chip_core/net7223                                             0.0059
 chip_core/_15506_                                             0.0059
 chip_core/_06881_                                             0.0059
 chip_core/_10784_                                             0.0059
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0059
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0059
 chip_core/net5859                                             0.0059
 chip_core/_04797_                                             0.0059
 chip_core/housekeeping/net2725                                0.0059
 chip_core/_07429_                                             0.0059
 chip_core/net3579                                             0.0059
 chip_core/housekeeping/serial_data_staging_2[7]               0.0059
 chip_core/housekeeping/net2929                                0.0059
 chip_core/housekeeping/net1767                                0.0059
 chip_core/mprj/mprj/net361                                    0.0059
 chip_core/housekeeping/_1202_                                 0.0059
 chip_core/housekeeping/net1752                                0.0058
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0058
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0058
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0   0.0058
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][18]     0.0058
 chip_core/_01474_                                             0.0058
 chip_core/net14818                                            0.0058
 chip_core/_08102_                                             0.0058
 chip_core/_02945_                                             0.0058
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][27]     0.0058
 chip_core/_02864_                                             0.0058
 chip_core/_08323_                                             0.0058
 chip_core/_10810_                                             0.0058
 chip_core/_08039_                                             0.0058
 chip_core/housekeeping/net1449                                0.0058
 chip_core/_13077_                                             0.0058
 chip_core/_11698_                                             0.0058
 chip_core/housekeeping/_0332_                                 0.0058
 chip_core/soc.core.mgmtsoc_reload_storage[11]                 0.0058
 chip_core/_04533_                                             0.0058
 chip_core/housekeeping/_0128_                                 0.0058
 chip_core/_00673_                                             0.0058
 chip_core/mprj/mprj/net652                                    0.0058
 chip_core/_02938_                                             0.0058
 chip_core/housekeeping/_0533_                                 0.0058
 chip_core/_13387_                                             0.0058
 chip_core/housekeeping/net1763                                0.0058
 chip_core/mprj/mprj/net856                                    0.0058
 chip_core/_09443_                                             0.0058
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0058
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0058
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0058
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][30]     0.0058
 chip_core/housekeeping/_0433_                                 0.0058
 chip_core/_11669_                                             0.0058
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][11]     0.0058
 chip_core/housekeeping/gpio_configure[23][6]                  0.0058
 chip_core/housekeeping/net1549                                0.0058
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][15]     0.0058
 chip_core/soc.core.interface10_bank_bus_dat_r[24]             0.0058
 chip_core/_01705_                                             0.0058
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[24]          0.0058
 chip_core/housekeeping/gpio_configure[36][9]                  0.0058
 chip_core/_06926_                                             0.0058
 chip_core/_01916_                                             0.0058
 chip_core/_10613_                                             0.0058
 chip_core/housekeeping/_0696_                                 0.0058
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[8]   0.0058
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0058
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0058
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0058
 chip_core/_09518_                                             0.0058
 chip_core/housekeeping/_2958_                                 0.0058
 chip_core/_06914_                                             0.0058
 chip_core/_14027_                                             0.0058
 chip_core/_13966_                                             0.0058
 chip_core/_01974_                                             0.0058
 chip_core/_10185_                                             0.0058
 chip_core/_07036_                                             0.0058
 chip_core/_08592_                                             0.0058
 chip_core/soc.core.spi_master_cs_storage[9]                   0.0058
 chip_core/net3170                                             0.0058
 chip_core/_08608_                                             0.0058
 chip_core/housekeeping/net2702                                0.0058
 chip_core/_09818_                                             0.0058
 chip_core/housekeeping/gpio_configure[37][2]                  0.0058
 chip_core/_09782_                                             0.0058
 chip_core/mgmt_buffers.mprj_dat_o_core[5]                     0.0058
 chip_core/_07222_                                             0.0058
 chip_core/housekeeping/net2110                                0.0058
 chip_core/_12456_                                             0.0058
 chip_core/gpio_control_in_2[8].shift_register[9]              0.0058
 chip_core/_10145_                                             0.0058
 chip_core/net14752                                            0.0058
 chip_core/_00152_                                             0.0058
 chip_core/housekeeping/_0432_                                 0.0058
 chip_core/_06703_                                             0.0058
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]   0.0058
 chip_core/housekeeping/_0199_                                 0.0058
 chip_core/_11914_                                             0.0058
 chip_core/housekeeping/_0105_                                 0.0058
 chip_core/_08406_                                             0.0058
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][17]      0.0058
 chip_core/housekeeping/net3126                                0.0058
 chip_core/_06764_                                             0.0058
 chip_core/_08103_                                             0.0058
 chip_core/_06681_                                             0.0058
 chip_core/_14275_                                             0.0058
 chip_core/net8306                                             0.0058
 chip_core/housekeeping/net1699                                0.0058
 chip_core/net3746                                             0.0058
 chip_core/_08030_                                             0.0058
 chip_core/housekeeping/_0430_                                 0.0058
 chip_core/_00250_                                             0.0058
 chip_core/housekeeping/_0750_                                 0.0058
 chip_core/_06892_                                             0.0058
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][27]     0.0058
 chip_core/_08589_                                             0.0058
 chip_core/soc.core.VexRiscv.lastStagePc[13]                   0.0058
 chip_core/mgmt_buffers.la_oenb_core[37]                       0.0058
 chip_core/_02310_                                             0.0058
 chip_core/mprj/mprj/net912                                    0.0058
 chip_core/_00288_                                             0.0058
 chip_core/_07374_                                             0.0058
 chip_core/net1500                                             0.0058
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0058
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0058
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0058
 chip_core/net788                                              0.0058
 chip_core/housekeeping/_1104_                                 0.0058
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent   0.0058
 chip_core/_13699_                                             0.0057
 chip_core/soc.core.la_ien_storage[94]                         0.0057
 chip_core/_11794_                                             0.0057
 chip_core/_10749_                                             0.0057
 chip_core/_10379_                                             0.0057
 chip_core/_01583_                                             0.0057
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[2]   0.0057
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[2]   0.0057
 chip_core/housekeeping/net273                                 0.0057
 chip_core/_10181_                                             0.0057
 chip_core/_08141_                                             0.0057
 chip_core/_00144_                                             0.0057
 chip_core/net641                                              0.0057
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/net594                                              0.0057
 chip_core/housekeeping/gpio_configure[10][8]                  0.0057
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[21]          0.0057
 chip_core/housekeeping/gpio_configure[2][6]                   0.0057
 chip_core/_02037_                                             0.0057
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][15]     0.0057
 chip_core/_07265_                                             0.0057
 chip_core/housekeeping/_0453_                                 0.0057
 chip_core/housekeeping/net1618                                0.0057
 chip_core/net5986                                             0.0057
 chip_core/housekeeping/net3427                                0.0057
 chip_core/housekeeping/net1394                                0.0057
 chip_core/housekeeping/net636                                 0.0057
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][10]   0.0057
 chip_core/mgmt_buffers.la_data_in_mprj[15]                    0.0057
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0057
 chip_core/_08342_                                             0.0057
 chip_core/mprj/mprj/_031_                                     0.0057
 chip_core/net868                                              0.0057
 chip_core/housekeeping/_0701_                                 0.0057
 chip_core/_07470_                                             0.0057
 chip_core/_07932_                                             0.0057
 chip_core/housekeeping/_0267_                                 0.0057
 chip_core/_08224_                                             0.0057
 chip_core/net11456                                            0.0057
 chip_core/housekeeping/gpio_configure[34][11]                 0.0057
 chip_core/net854                                              0.0057
 chip_core/_01373_                                             0.0057
 chip_core/_01727_                                             0.0057
 chip_core/soc.core.VexRiscv.lastStagePc[23]                   0.0057
 chip_core/housekeeping/net2024                                0.0057
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][6]       0.0057
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[8]   0.0057
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[8]         0.0057
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[8]   0.0057
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0057
 chip_core/_08143_                                             0.0057
 chip_core/_02987_                                             0.0057
 chip_core/_07186_                                             0.0057
 chip_core/_01793_                                             0.0057
 chip_core/housekeeping/net1041                                0.0057
 chip_core/housekeeping/_1361_                                 0.0057
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/_03662_                                             0.0057
 chip_core/_13679_                                             0.0057
 chip_core/soc.core.VexRiscv._zz_execute_ENV_CTRL[0]           0.0057
 chip_core/housekeeping/net1554                                0.0057
 chip_core/_06793_                                             0.0057
 chip_core/housekeeping/_0107_                                 0.0057
 chip_core/housekeeping/gpio_configure[9][12]                  0.0057
 chip_core/_11616_                                             0.0057
 chip_core/_03761_                                             0.0057
 chip_core/housekeeping/_1545_                                 0.0057
 chip_core/soc.core.dbg_uart_tx_count[3]                       0.0057
 chip_core/soc.core.dbg_uart_data[13]                          0.0057
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[18]       0.0057
 chip_core/housekeeping/net2377                                0.0057
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/_12985_                                             0.0057
 chip_core/soc.core.VexRiscv.when_DebugPlugin_l264             0.0057
 chip_core/_07379_                                             0.0057
 chip_core/_07352_                                             0.0057
 chip_core/_07075_                                             0.0057
 chip_core/mprj/mprj/net1179                                   0.0057
 chip_core/_14210_                                             0.0057
 chip_core/_12851_                                             0.0057
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[18]   0.0057
 chip_core/_01582_                                             0.0057
 chip_core/_01579_                                             0.0057
 chip_core/housekeeping/net1237                                0.0057
 chip_core/net12581                                            0.0057
 chip_core/_00956_                                             0.0057
 chip_core/housekeeping/_2396_                                 0.0057
 chip_core/soc.core.storage_1[3][5]                            0.0057
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][21]      0.0057
 chip_core/_13542_                                             0.0057
 chip_core/_15106_                                             0.0057
 chip_core/net3941                                             0.0057
 chip_core/housekeeping/net1942                                0.0057
 chip_core/_06966_                                             0.0057
 chip_core/housekeeping/serial_busy                            0.0057
 chip_core/_03022_                                             0.0057
 chip_core/net4247                                             0.0057
 chip_core/net4984                                             0.0057
 chip_core/housekeeping/gpio_configure[18][4]                  0.0057
 chip_core/_08076_                                             0.0057
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/_07483_                                             0.0057
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][18]     0.0057
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0057
 chip_core/net2077                                             0.0057
 chip_core/_11788_                                             0.0057
 chip_core/net746                                              0.0057
 chip_core/_08003_                                             0.0057
 chip_core/_10053_                                             0.0057
 chip_core/_01497_                                             0.0057
 chip_core/_03404_                                             0.0057
 chip_core/housekeeping/net2835                                0.0057
 chip_core/net3160                                             0.0057
 chip_core/net7046                                             0.0057
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[6]   0.0057
 chip_core/_04017_                                             0.0057
 chip_core/mprj/mprj/_043_                                     0.0057
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0057
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[20]               0.0057
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[0]   0.0057
 chip_core/_14333_                                             0.0057
 chip_core/_10110_                                             0.0057
 chip_core/housekeeping/net1621                                0.0056
 chip_core/_07357_                                             0.0056
 chip_core/_02077_                                             0.0056
 chip_core/_06930_                                             0.0056
 chip_core/_07425_                                             0.0056
 chip_core/housekeeping/net293                                 0.0056
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[4]   0.0056
 chip_core/_02862_                                             0.0056
 chip_core/net1209                                             0.0056
 chip_core/_10460_                                             0.0056
 chip_core/_03724_                                             0.0056
 chip_core/_12147_                                             0.0056
 chip_core/_09659_                                             0.0056
 chip_core/_01774_                                             0.0056
 chip_core/housekeeping/net2914                                0.0056
 chip_core/net5932                                             0.0056
 chip_core/_12772_                                             0.0056
 chip_core/_01274_                                             0.0056
 chip_core/_13321_                                             0.0056
 chip_core/housekeeping/net3454                                0.0056
 chip_core/housekeeping/net280                                 0.0056
 chip_core/housekeeping/net639                                 0.0056
 chip_core/_03070_                                             0.0056
 chip_core/mprj/mprj/net546                                    0.0056
 chip_core/_07872_                                             0.0056
 chip_core/housekeeping/gpio_configure[20][11]                 0.0056
 chip_core/_01783_                                             0.0056
 chip_core/_04479_                                             0.0056
 chip_core/_03719_                                             0.0056
 chip_core/_13596_                                             0.0056
 chip_core/_13785_                                             0.0056
 chip_core/_08682_                                             0.0056
 chip_core/_01541_                                             0.0056
 chip_core/housekeeping/net1512                                0.0056
 chip_core/housekeeping/net1932                                0.0056
 chip_core/housekeeping/_0608_                                 0.0056
 chip_core/_10042_                                             0.0056
 chip_core/net5320                                             0.0056
 chip_core/_08795_                                             0.0056
 chip_core/_01720_                                             0.0056
 chip_core/_07863_                                             0.0056
 chip_core/_03420_                                             0.0056
 chip_core/_10347_                                             0.0056
 chip_core/_10842_                                             0.0056
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN   0.0056
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN   0.0056
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN   0.0056
 chip_core/net7396                                             0.0056
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0056
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0056
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0056
 chip_core/soc.core.multiregimpl126_regs1                      0.0056
 chip_core/net3561                                             0.0056
 chip_core/net2597                                             0.0056
 chip_core/housekeeping/net2821                                0.0056
 chip_core/_10752_                                             0.0056
 chip_core/_02925_                                             0.0056
 chip_core/housekeeping/_0365_                                 0.0056
 chip_core/net11138                                            0.0056
 chip_core/housekeeping/_0499_                                 0.0056
 chip_core/_07959_                                             0.0056
 chip_core/housekeeping/net3236                                0.0056
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][25]     0.0056
 chip_core/_06694_                                             0.0056
 chip_core/mprj/mprj/_035_                                     0.0056
 chip_core/housekeeping/_0257_                                 0.0056
 chip_core/_14816_                                             0.0056
 chip_core/_11431_                                             0.0056
 chip_core/_05066_                                             0.0056
 chip_core/housekeeping/net2881                                0.0056
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0   0.0056
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0   0.0056
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0   0.0056
 chip_core/net5492                                             0.0056
 chip_core/housekeeping/net3291                                0.0056
 chip_core/housekeeping/net2620                                0.0056
 chip_core/_00142_                                             0.0056
 chip_core/net2206                                             0.0056
 chip_core/housekeeping/_3078_                                 0.0056
 chip_core/housekeeping/net2146                                0.0056
 chip_core/net3710                                             0.0056
 chip_core/_06923_                                             0.0056
 chip_core/housekeeping/_2506_                                 0.0056
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[21]   0.0056
 chip_core/_06896_                                             0.0056
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.A0BUF[0].X           0.0056
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.A0BUF[0].X   0.0056
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.A0BUF[0].X   0.0056
 chip_core/_02070_                                             0.0056
 chip_core/_08449_                                             0.0056
 chip_core/_10345_                                             0.0056
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][19]      0.0056
 chip_core/_14216_                                             0.0056
 chip_core/_12813_                                             0.0056
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][19]     0.0056
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN   0.0056
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN   0.0056
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN   0.0056
 chip_core/housekeeping/_0353_                                 0.0056
 chip_core/_08818_                                             0.0056
 chip_core/mgmt_buffers.la_data_in_core[35]                    0.0056
 chip_core/net865                                              0.0056
 chip_core/housekeeping/_0714_                                 0.0056
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][22]      0.0056
 chip_core/housekeeping/net3186                                0.0056
 chip_core/_11343_                                             0.0056
 chip_core/housekeeping/_0486_                                 0.0056
 chip_core/_10154_                                             0.0056
 chip_core/_07453_                                             0.0056
 chip_core/_00162_                                             0.0056
 chip_core/_02723_                                             0.0056
 chip_core/_09113_                                             0.0056
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[11].X          0.0056
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[11].X   0.0056
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[11].X   0.0056
 chip_core/soc.core.multiregimpl54_regs1                       0.0056
 chip_core/_01535_                                             0.0056
 chip_core/housekeeping/net1655                                0.0056
 chip_core/_10827_                                             0.0056
 chip_core/_01012_                                             0.0056
 chip_core/net3429                                             0.0056
 chip_core/_09925_                                             0.0056
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0056
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0056
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0056
 chip_core/_09894_                                             0.0056
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0056
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0056
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0056
 chip_core/net3866                                             0.0056
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0056
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0056
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].A   0.0056
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0056
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0056
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0056
 chip_core/net9671                                             0.0056
 chip_core/_07447_                                             0.0056
 chip_core/_08156_                                             0.0056
 chip_core/net3455                                             0.0056
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0056
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0056
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0056
 chip_core/_07062_                                             0.0056
 chip_core/mprj/mprj/net589                                    0.0056
 chip_core/net8989                                             0.0055
 chip_core/net11136                                            0.0055
 chip_core/housekeeping/_0290_                                 0.0055
 chip_core/_03309_                                             0.0055
 chip_core/_14323_                                             0.0055
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][13]      0.0055
 chip_core/_10271_                                             0.0055
 chip_core/net700                                              0.0055
 chip_core/_04318_                                             0.0055
 chip_core/_07015_                                             0.0055
 chip_core/_07900_                                             0.0055
 chip_core/net1085                                             0.0055
 chip_core/_02468_                                             0.0055
 chip_core/net6941                                             0.0055
 chip_core/soc.core.la_oe_storage[1]                           0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/_04259_                                             0.0055
 chip_core/soc.core.VexRiscv.execute_CsrPlugin_csr_3008        0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/soc.core.uart_phy_tx_data_rs232phy_rs232phytx_next_value2[3]   0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/_04427_                                             0.0055
 chip_core/_08165_                                             0.0055
 chip_core/housekeeping/_0000_                                 0.0055
 chip_core/_00211_                                             0.0055
 chip_core/housekeeping/net300                                 0.0055
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]   0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/housekeeping/_0418_                                 0.0055
 chip_core/housekeeping/net2311                                0.0055
 chip_core/net2222                                             0.0055
 chip_core/_07351_                                             0.0055
 chip_core/_11483_                                             0.0055
 chip_core/_07956_                                             0.0055
 chip_core/_14435_                                             0.0055
 chip_core/net8874                                             0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/_03161_                                             0.0055
 chip_core/_06943_                                             0.0055
 chip_core/_08599_                                             0.0055
 chip_core/_14847_                                             0.0055
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][30]      0.0055
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][12]      0.0055
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][27]     0.0055
 chip_core/_08212_                                             0.0055
 chip_core/_15030_                                             0.0055
 chip_core/mprj/mprj/net324                                    0.0055
 chip_core/housekeeping/net1778                                0.0055
 chip_core/_07333_                                             0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0055
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0055
 chip_core/soc.core.mgmtsoc_litespimmap_storage[0]             0.0055
 chip_core/_07295_                                             0.0055
 chip_core/housekeeping/net2623                                0.0055
 chip_core/_10783_                                             0.0055
 chip_core/housekeeping/net140                                 0.0055
 chip_core/housekeeping/net2069                                0.0055
 chip_core/housekeeping/net2928                                0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][31]     0.0055
 chip_core/_13072_                                             0.0055
 chip_core/_06947_                                             0.0055
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]   0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/_11209_                                             0.0055
 chip_core/soc.core.VexRiscv.CsrPlugin_mstatus_MPP[0]          0.0055
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][29]      0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/housekeeping/net2550                                0.0055
 chip_core/_14405_                                             0.0055
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[5]       0.0055
 chip_core/_07169_                                             0.0055
 chip_core/net7255                                             0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/mprj/mprj/net793                                    0.0055
 chip_core/housekeeping/_2864_                                 0.0055
 chip_core/_08205_                                             0.0055
 chip_core/_08566_                                             0.0055
 chip_core/_08273_                                             0.0055
 chip_core/housekeeping/net1976                                0.0055
 chip_core/_04347_                                             0.0055
 chip_core/housekeeping/gpio_configure[28][5]                  0.0055
 chip_core/_08024_                                             0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/_07011_                                             0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/housekeeping/_0829_                                 0.0055
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][13]      0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/_08017_                                             0.0055
 chip_core/_09127_                                             0.0055
 chip_core/net680                                              0.0055
 chip_core/housekeeping/net2566                                0.0055
 chip_core/_10503_                                             0.0055
 chip_core/_12685_                                             0.0055
 chip_core/_11219_                                             0.0055
 chip_core/_09983_                                             0.0055
 chip_core/net8865                                             0.0055
 chip_core/_05111_                                             0.0055
 chip_core/_02866_                                             0.0055
 chip_core/_07404_                                             0.0055
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][5]       0.0055
 chip_core/housekeeping/net1614                                0.0055
 chip_core/mprj/mprj/net628                                    0.0055
 chip_core/_07340_                                             0.0055
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[2]          0.0055
 chip_core/_07020_                                             0.0055
 chip_core/housekeeping/net577                                 0.0055
 chip_core/housekeeping/net2105                                0.0055
 chip_core/soc.core.interface3_bank_bus_dat_r[12]              0.0055
 chip_core/_15444_                                             0.0055
 chip_core/housekeeping/_0635_                                 0.0055
 chip_core/_14083_                                             0.0055
 chip_core/_01802_                                             0.0055
 chip_core/_07208_                                             0.0055
 chip_core/_02923_                                             0.0055
 chip_core/housekeeping/_0612_                                 0.0055
 chip_core/_10046_                                             0.0055
 chip_core/_00385_                                             0.0055
 chip_core/soc.core.interface3_bank_bus_dat_r[2]               0.0055
 chip_core/_10661_                                             0.0055
 chip_core/housekeeping/net1975                                0.0055
 chip_core/_09952_                                             0.0055
 chip_core/_03336_                                             0.0055
 chip_core/_04258_                                             0.0055
 chip_core/_07048_                                             0.0055
 chip_core/_09929_                                             0.0055
 chip_core/housekeeping/net2696                                0.0055
 chip_core/_03341_                                             0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/_03403_                                             0.0055
 chip_core/housekeeping/net1299                                0.0055
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0055
 chip_core/net7981                                             0.0055
 chip_core/_10400_                                             0.0055
 chip_core/_10294_                                             0.0055
 chip_core/_10666_                                             0.0055
 chip_core/_10553_                                             0.0054
 chip_core/_10468_                                             0.0054
 chip_core/soc.core.multiregimpl75_regs1                       0.0054
 chip_core/housekeeping/gpio_configure[33][8]                  0.0054
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[14]   0.0054
 chip_core/_10045_                                             0.0054
 chip_core/housekeeping/_1169_                                 0.0054
 chip_core/_03896_                                             0.0054
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[21]   0.0054
 chip_core/_03908_                                             0.0054
 chip_core/gpio_control_in_2[10].shift_register[10]            0.0054
 chip_core/_06997_                                             0.0054
 chip_core/_07529_                                             0.0054
 chip_core/_02887_                                             0.0054
 chip_core/net12694                                            0.0054
 chip_core/_08743_                                             0.0054
 chip_core/_07519_                                             0.0054
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][7]      0.0054
 chip_core/_01762_                                             0.0054
 chip_core/soc.core.la_out_storage[122]                        0.0054
 chip_core/_10858_                                             0.0054
 chip_core/_08200_                                             0.0054
 chip_core/_03129_                                             0.0054
 chip_core/housekeeping/net3129                                0.0054
 chip_core/_07365_                                             0.0054
 chip_core/_04041_                                             0.0054
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0054
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0054
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0054
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][24]      0.0054
 chip_core/_08284_                                             0.0054
 chip_core/housekeeping/net2007                                0.0054
 chip_core/_12716_                                             0.0054
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[6]   0.0054
 chip_core/net644                                              0.0054
 chip_core/_11641_                                             0.0054
 chip_core/housekeeping/net2838                                0.0054
 chip_core/_10559_                                             0.0054
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][19]     0.0054
 chip_core/_00652_                                             0.0054
 chip_core/gpio_control_in_2[3].shift_register[11]             0.0054
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][25]     0.0054
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][12]     0.0054
 chip_core/_01459_                                             0.0054
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][2]      0.0054
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][1]       0.0054
 chip_core/_10220_                                             0.0054
 chip_core/housekeeping/gpio_configure[11][10]                 0.0054
 chip_core/housekeeping/gpio_configure[14][7]                  0.0054
 chip_core/_11770_                                             0.0054
 chip_core/_01195_                                             0.0054
 chip_core/soc.core.multiregimpl48_regs0                       0.0054
 chip_core/housekeeping/net2371                                0.0054
 chip_core/housekeeping/_0245_                                 0.0054
 chip_core/_12694_                                             0.0054
 chip_core/_10054_                                             0.0054
 chip_core/housekeeping/_3156_                                 0.0054
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_wr          0.0054
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0054
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0054
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0054
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0054
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0054
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0054
 chip_core/_13519_                                             0.0054
 chip_core/_04447_                                             0.0054
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][28]   0.0054
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[3]   0.0054
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][3]      0.0054
 chip_core/_03798_                                             0.0054
 chip_core/housekeeping/net1928                                0.0054
 chip_core/_04472_                                             0.0054
 chip_core/net4351                                             0.0054
 chip_core/housekeeping/gpio_configure[34][2]                  0.0054
 chip_core/gpio_control_in_2[12].shift_register[3]             0.0054
 chip_core/_08038_                                             0.0054
 chip_core/net664                                              0.0054
 chip_core/housekeeping/gpio_configure[14][9]                  0.0054
 chip_core/_08173_                                             0.0054
 chip_core/mprj/mprj/net839                                    0.0054
 chip_core/_06779_                                             0.0054
 chip_core/_02833_                                             0.0054
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][8]      0.0054
 chip_core/_09072_                                             0.0054
 chip_core/net8247                                             0.0054
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[29]    0.0054
 chip_core/_07930_                                             0.0054
 chip_core/housekeeping/_2500_                                 0.0054
 chip_core/soc.core.interface10_bank_bus_dat_r[12]             0.0054
 chip_core/_01600_                                             0.0054
 chip_core/net4429                                             0.0054
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][29]      0.0054
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][21]     0.0054
 chip_core/soc.core.multiregimpl109_regs0                      0.0054
 chip_core/_00174_                                             0.0054
 chip_core/net12425                                            0.0054
 chip_core/housekeeping/net2108                                0.0054
 chip_core/_04371_                                             0.0054
 chip_core/_10582_                                             0.0054
 chip_core/soc.core.spi_master_control_re                      0.0054
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][18]     0.0054
 chip_core/soc.core.interface3_bank_bus_dat_r[25]              0.0054
 chip_core/_10156_                                             0.0054
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][5]      0.0054
 chip_core/_10433_                                             0.0054
 chip_core/_09047_                                             0.0054
 chip_core/net12616                                            0.0054
 chip_core/_10567_                                             0.0054
 chip_core/_05110_                                             0.0054
 chip_core/_02597_                                             0.0054
 chip_core/_10102_                                             0.0054
 chip_core/net6544                                             0.0054
 chip_core/_10725_                                             0.0054
 chip_core/_09431_                                             0.0054
 chip_core/_08601_                                             0.0054
 chip_core/_06999_                                             0.0054
 chip_core/gpio_control_in_2[13].shift_register[9]             0.0054
 chip_core/housekeeping/net1668                                0.0054
 chip_core/housekeeping/_3139_                                 0.0054
 chip_core/net4860                                             0.0054
 chip_core/soc.core.dff2_bus_ack                               0.0054
 chip_core/_04434_                                             0.0054
 chip_core/_07077_                                             0.0054
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0054
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0054
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0054
 chip_core/housekeeping/net3244                                0.0054
 chip_core/_09372_                                             0.0054
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[8]          0.0054
 chip_core/_01738_                                             0.0054
 chip_core/housekeeping/net3267                                0.0054
 chip_core/housekeeping/net2899                                0.0054
 chip_core/housekeeping/net1734                                0.0053
 chip_core/net3586                                             0.0053
 chip_core/_04886_                                             0.0053
 chip_core/housekeeping/net2533                                0.0053
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[19]         0.0053
 chip_core/housekeeping/net1766                                0.0053
 chip_core/_06960_                                             0.0053
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[28]   0.0053
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPendings_1     0.0053
 chip_core/net7685                                             0.0053
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[1]                 0.0053
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]   0.0053
 chip_core/_02123_                                             0.0053
 chip_core/_01482_                                             0.0053
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][30]     0.0053
 chip_core/_07014_                                             0.0053
 chip_core/net3829                                             0.0053
 chip_core/_02798_                                             0.0053
 chip_core/housekeeping/gpio_configure[32][12]                 0.0053
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0053
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[30]               0.0053
 chip_core/_09490_                                             0.0053
 chip_core/soc.core.mgmtsoc_value[5]                           0.0053
 chip_core/_02878_                                             0.0053
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][13]     0.0053
 chip_core/_06695_                                             0.0053
 chip_core/housekeeping/net3261                                0.0053
 chip_core/_08028_                                             0.0053
 chip_core/_04099_                                             0.0053
 chip_core/_00168_                                             0.0053
 chip_core/housekeeping/_0744_                                 0.0053
 chip_core/_07950_                                             0.0053
 chip_core/_08565_                                             0.0053
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][10]     0.0053
 chip_core/_02946_                                             0.0053
 chip_core/_08513_                                             0.0053
 chip_core/mprj/mprj/net406                                    0.0053
 chip_core/net11187                                            0.0053
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[7]   0.0053
 chip_core/_05072_                                             0.0053
 chip_core/soc.core.mgmtsoc_cpu_rst                            0.0053
 chip_core/mprj/mprj/net802                                    0.0053
 chip_core/_07123_                                             0.0053
 chip_core/soc.core.interface4_bank_bus_dat_r[6]               0.0053
 chip_core/_12144_                                             0.0053
 chip_core/soc.core.multiregimpl19_regs1                       0.0053
 chip_core/net12699                                            0.0053
 chip_core/housekeeping/net2331                                0.0053
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0053
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0053
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.A_buf[0]   0.0053
 chip_core/housekeeping/_3021_                                 0.0053
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/_07951_                                             0.0053
 chip_core/_03285_                                             0.0053
 chip_core/_07918_                                             0.0053
 chip_core/_09598_                                             0.0053
 chip_core/soc.core.multiregimpl111_regs0                      0.0053
 chip_core/net786                                              0.0053
 chip_core/_00130_                                             0.0053
 chip_core/_13491_                                             0.0053
 chip_core/_00581_                                             0.0053
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0053
 chip_core/_01154_                                             0.0053
 chip_core/housekeeping/net1738                                0.0053
 chip_core/net8324                                             0.0053
 chip_core/net9746                                             0.0053
 chip_core/housekeeping/_0244_                                 0.0053
 chip_core/_04491_                                             0.0053
 chip_core/_07126_                                             0.0053
 chip_core/_08522_                                             0.0053
 chip_core/_12909_                                             0.0053
 chip_core/_07050_                                             0.0053
 chip_core/housekeeping/gpio_configure[35][8]                  0.0053
 chip_core/_13205_                                             0.0053
 chip_core/_10807_                                             0.0053
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[27]   0.0053
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/housekeeping/net2392                                0.0053
 chip_core/_07076_                                             0.0053
 chip_core/_02884_                                             0.0053
 chip_core/net8562                                             0.0053
 chip_core/_06865_                                             0.0053
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][27]      0.0053
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][13]      0.0053
 chip_core/_00226_                                             0.0053
 chip_core/housekeeping/net3255                                0.0053
 chip_core/_07965_                                             0.0053
 chip_core/_08162_                                             0.0053
 chip_core/housekeeping/net2314                                0.0053
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][9]       0.0053
 chip_core/housekeeping/net2618                                0.0053
 chip_core/_07178_                                             0.0053
 chip_core/net9528                                             0.0053
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0053
 chip_core/net6859                                             0.0053
 chip_core/net7030                                             0.0053
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]   0.0053
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/_02114_                                             0.0053
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/mprj/mprj/_032_                                     0.0053
 chip_core/housekeeping/wbbd_data[5]                           0.0053
 chip_core/net2432                                             0.0053
 chip_core/housekeeping/net651                                 0.0053
 chip_core/mprj/mprj/net102                                    0.0053
 chip_core/_13440_                                             0.0053
 chip_core/_13591_                                             0.0053
 chip_core/soc.core.spi_master_miso[5]                         0.0053
 chip_core/_14516_                                             0.0053
 chip_core/_03101_                                             0.0053
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[2]   0.0053
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[2]         0.0053
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[2]   0.0053
 chip_core/_02990_                                             0.0053
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][8]      0.0053
 chip_core/housekeeping/gpio_configure[29][1]                  0.0053
 chip_core/_11585_                                             0.0053
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0053
 chip_core/_00840_                                             0.0053
 chip_core/housekeeping/_1207_                                 0.0053
 chip_core/_00125_                                             0.0053
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][22]     0.0053
 chip_core/soc.core.mgmtsoc_litespisdrphycore_cnt[0]           0.0053
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[20].X          0.0053
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[20].X   0.0053
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[20].X   0.0053
 chip_core/mgmt_buffers.la_data_in_core[39]                    0.0053
 chip_core/housekeeping/gpio_configure[22][4]                  0.0053
 chip_core/_03688_                                             0.0053
 chip_core/gpio_control_in_2[2].shift_register[9]              0.0053
 chip_core/_01707_                                             0.0053
 chip_core/net6804                                             0.0053
 chip_core/_08207_                                             0.0053
 chip_core/housekeeping/net2445                                0.0053
 chip_core/soc.core.interface6_bank_bus_dat_r[29]              0.0053
 chip_core/housekeeping/net2640                                0.0053
 chip_core/net752                                              0.0053
 chip_core/mprj/mprj/net929                                    0.0053
 chip_core/_01704_                                             0.0052
 chip_core/_07029_                                             0.0052
 chip_core/housekeeping/_2823_                                 0.0052
 chip_core/net617                                              0.0052
 chip_core/mprj/mprj/net326                                    0.0052
 chip_core/_10028_                                             0.0052
 chip_core/mprj/mprj/net847                                    0.0052
 chip_core/_03646_                                             0.0052
 chip_core/_08536_                                             0.0052
 chip_core/housekeeping/_1559_                                 0.0052
 chip_core/soc.core.mgmtsoc_reload_storage[15]                 0.0052
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[31]         0.0052
 chip_core/_08241_                                             0.0052
 chip_core/_04507_                                             0.0052
 chip_core/_00995_                                             0.0052
 chip_core/_03276_                                             0.0052
 chip_core/housekeeping/_2092_                                 0.0052
 chip_core/_09986_                                             0.0052
 chip_core/soc.core.spi_master_mosi_storage[3]                 0.0052
 chip_core/soc.core.la_oe_storage[42]                          0.0052
 chip_core/_08501_                                             0.0052
 chip_core/net11642                                            0.0052
 chip_core/net3462                                             0.0052
 chip_core/housekeeping/_1337_                                 0.0052
 chip_core/housekeeping/_0383_                                 0.0052
 chip_core/_06936_                                             0.0052
 chip_core/_10048_                                             0.0052
 chip_core/_12766_                                             0.0052
 chip_core/_11887_                                             0.0052
 chip_core/net1381                                             0.0052
 chip_core/net4758                                             0.0052
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[14]      0.0052
 chip_core/_02929_                                             0.0052
 chip_core/_07443_                                             0.0052
 chip_core/_11422_                                             0.0052
 chip_core/soc.core.dbg_uart_address[14]                       0.0052
 chip_core/net3798                                             0.0052
 chip_core/_13630_                                             0.0052
 chip_core/mprj/mprj/net1016                                   0.0052
 chip_core/net8305                                             0.0052
 chip_core/_03223_                                             0.0052
 chip_core/_03684_                                             0.0052
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[10]   0.0052
 chip_core/net4226                                             0.0052
 chip_core/_01523_                                             0.0052
 chip_core/_10183_                                             0.0052
 chip_core/net3326                                             0.0052
 chip_core/_03026_                                             0.0052
 chip_core/housekeeping/net1468                                0.0052
 chip_core/net2410                                             0.0052
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][30]      0.0052
 chip_core/_08373_                                             0.0052
 chip_core/net3184                                             0.0052
 chip_core/_01706_                                             0.0052
 chip_core/_09628_                                             0.0052
 chip_core/housekeeping/gpio_configure[10][9]                  0.0052
 chip_core/_04217_                                             0.0052
 chip_core/_07038_                                             0.0052
 chip_core/mprj/mprj/net1070                                   0.0052
 chip_core/housekeeping/net162                                 0.0052
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][29]     0.0052
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][19]     0.0052
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[13]      0.0052
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0052
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0052
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0052
 chip_core/housekeeping/_1173_                                 0.0052
 chip_core/_12479_                                             0.0052
 chip_core/_08417_                                             0.0052
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[5]               0.0052
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[5]   0.0052
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[5]   0.0052
 chip_core/_09013_                                             0.0052
 chip_core/mprj/mprj/net1118                                   0.0052
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][30]      0.0052
 chip_core/_03754_                                             0.0052
 chip_core/_14653_                                             0.0052
 chip_core/soc.core.uart_rx_pending                            0.0052
 chip_core/_13661_                                             0.0052
 chip_core/_13861_                                             0.0052
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[21]        0.0052
 chip_core/_03286_                                             0.0052
 chip_core/_07116_                                             0.0052
 chip_core/net4582                                             0.0052
 chip_core/_06768_                                             0.0052
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0052
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0052
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.A_buf[0]   0.0052
 chip_core/_08337_                                             0.0052
 chip_core/_09572_                                             0.0052
 chip_core/_01047_                                             0.0052
 chip_core/gpio_control_in_2[10].shift_register[7]             0.0052
 chip_core/net8708                                             0.0052
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0052
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0052
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0052
 chip_core/mprj/mprj/net378                                    0.0052
 chip_core/_09387_                                             0.0052
 chip_core/_03413_                                             0.0052
 chip_core/net3394                                             0.0052
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[14]   0.0052
 chip_core/housekeeping/_0586_                                 0.0052
 chip_core/_02690_                                             0.0052
 chip_core/_10105_                                             0.0052
 chip_core/net8950                                             0.0052
 chip_core/_04236_                                             0.0052
 chip_core/housekeeping/net1452                                0.0052
 chip_core/housekeeping/net2885                                0.0052
 chip_core/housekeeping/net2968                                0.0052
 chip_core/_10058_                                             0.0052
 chip_core/_07957_                                             0.0052
 chip_core/housekeeping/_0154_                                 0.0052
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0052
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0052
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0052
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][12]     0.0052
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][23]     0.0052
 chip_core/_09022_                                             0.0052
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN   0.0052
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN   0.0052
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN   0.0052
 chip_core/net3181                                             0.0052
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][12]     0.0052
 chip_core/_08989_                                             0.0052
 chip_core/_06835_                                             0.0052
 chip_core/_06983_                                             0.0052
 chip_core/_10957_                                             0.0052
 chip_core/_04877_                                             0.0052
 chip_core/housekeeping/_0634_                                 0.0052
 chip_core/housekeeping/_1526_                                 0.0052
 chip_core/_09883_                                             0.0052
 chip_core/housekeeping/net343                                 0.0052
 chip_core/soc.core.multiregimpl10_regs0                       0.0052
 chip_core/_09266_                                             0.0052
 chip_core/housekeeping/net2040                                0.0052
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][29]   0.0052
 chip_core/_08199_                                             0.0052
 chip_core/_08151_                                             0.0052
 chip_core/_01719_                                             0.0052
 chip_core/_08480_                                             0.0052
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[26]   0.0052
 chip_core/housekeeping/gpio_configure[33][5]                  0.0052
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0052
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0052
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0052
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][10]     0.0052
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[14].X          0.0052
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[14].X   0.0052
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[14].X   0.0052
 chip_core/housekeeping/net2192                                0.0052
 chip_core/_04207_                                             0.0052
 chip_core/_07187_                                             0.0052
 chip_core/_07023_                                             0.0052
 chip_core/housekeeping/_2721_                                 0.0052
 chip_core/net8161                                             0.0052
 chip_core/mprj/mprj/net841                                    0.0052
 chip_core/_07942_                                             0.0052
 chip_core/mprj/mprj/net627                                    0.0052
 chip_core/soc.core.mgmtsoc_load_storage[19]                   0.0052
 chip_core/_08101_                                             0.0052
 chip_core/net769                                              0.0052
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[16]   0.0052
 chip_core/_10843_                                             0.0051
 chip_core/_03770_                                             0.0051
 chip_core/housekeeping/net1542                                0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.multiregimpl105_regs0                      0.0051
 chip_core/housekeeping/serial_bb_clock                        0.0051
 chip_core/_07851_                                             0.0051
 chip_core/housekeeping/net2051                                0.0051
 chip_core/soc.core.uart_tx_pending                            0.0051
 chip_core/_11504_                                             0.0051
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][1]       0.0051
 chip_core/housekeeping/gpio_configure[33][11]                 0.0051
 chip_core/soc.core.multiregimpl108_regs1                      0.0051
 chip_core/_07867_                                             0.0051
 chip_core/housekeeping/gpio_configure[12][3]                  0.0051
 chip_core/_01067_                                             0.0051
 chip_core/housekeeping/_2886_                                 0.0051
 chip_core/_02951_                                             0.0051
 chip_core/net9195                                             0.0051
 chip_core/_15513_                                             0.0051
 chip_core/_08571_                                             0.0051
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][26]     0.0051
 chip_core/_13639_                                             0.0051
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_len[1]   0.0051
 chip_core/housekeeping/net2176                                0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/_15383_                                             0.0051
 chip_core/_13211_                                             0.0051
 chip_core/net8988                                             0.0051
 chip_core/net768                                              0.0051
 chip_core/_04216_                                             0.0051
 chip_core/housekeeping/gpio_configure[6][6]                   0.0051
 chip_core/net7160                                             0.0051
 chip_core/_08072_                                             0.0051
 chip_core/_13139_                                             0.0051
 chip_core/_09017_                                             0.0051
 chip_core/housekeeping/net3184                                0.0051
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][0]   0.0051
 chip_core/_08298_                                             0.0051
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][22]     0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/housekeeping/_0497_                                 0.0051
 chip_core/net6724                                             0.0051
 chip_core/_03274_                                             0.0051
 chip_core/net7350                                             0.0051
 chip_core/_08397_                                             0.0051
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][30]     0.0051
 chip_core/soc.core.la_oe_storage[4]                           0.0051
 chip_core/net624                                              0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[16]   0.0051
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[16]        0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[16]   0.0051
 chip_core/housekeeping/net2079                                0.0051
 chip_core/_06995_                                             0.0051
 chip_core/mprj/mprj/net1034                                   0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][22]     0.0051
 chip_core/_01712_                                             0.0051
 chip_core/_10757_                                             0.0051
 chip_core/_04215_                                             0.0051
 chip_core/_13875_                                             0.0051
 chip_core/housekeeping/net3004                                0.0051
 chip_core/soc.core.interface3_bank_bus_dat_r[29]              0.0051
 chip_core/_06874_                                             0.0051
 chip_core/_07445_                                             0.0051
 chip_core/_04510_                                             0.0051
 chip_core/_07934_                                             0.0051
 chip_core/_06843_                                             0.0051
 chip_core/housekeeping/_0557_                                 0.0051
 chip_core/_10915_                                             0.0051
 chip_core/_06848_                                             0.0051
 chip_core/soc.core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2   0.0051
 chip_core/_07145_                                             0.0051
 chip_core/_03814_                                             0.0051
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][1]       0.0051
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[16]         0.0051
 chip_core/net11129                                            0.0051
 chip_core/soc.core.multiregimpl48_regs1                       0.0051
 chip_core/mprj/mprj/net1113                                   0.0051
 chip_core/_13696_                                             0.0051
 chip_core/soc.core.interface3_bank_bus_dat_r[21]              0.0051
 chip_core/net1973                                             0.0051
 chip_core/_08426_                                             0.0051
 chip_core/_05070_                                             0.0051
 chip_core/net5941                                             0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/_04781_                                             0.0051
 chip_core/net3619                                             0.0051
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][25]     0.0051
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][4]      0.0051
 chip_core/_12924_                                             0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/housekeeping/net2710                                0.0051
 chip_core/housekeeping/net2462                                0.0051
 chip_core/_12990_                                             0.0051
 chip_core/housekeeping/gpio_configure[32][2]                  0.0051
 chip_core/housekeeping/net1802                                0.0051
 chip_core/_10787_                                             0.0051
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][10]      0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0051
 chip_core/_01280_                                             0.0051
 chip_core/_10585_                                             0.0051
 chip_core/_07367_                                             0.0051
 chip_core/housekeeping/gpio_configure[29][12]                 0.0051
 chip_core/mprj/mprj/net849                                    0.0051
 chip_core/net658                                              0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/_03589_                                             0.0051
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[14].X          0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[14].X   0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[14].X   0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.spi_master_cs_storage[5]                   0.0051
 chip_core/_03975_                                             0.0051
 chip_core/soc.core.la_out_storage[46]                         0.0051
 chip_core/_08108_                                             0.0051
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[14]       0.0051
 chip_core/mprj/mprj/net897                                    0.0051
 chip_core/soc.core.interface0_bank_bus_dat_r[29]              0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0051
 chip_core/housekeeping/net2426                                0.0051
 chip_core/_10069_                                             0.0051
 chip_core/_02967_                                             0.0051
 chip_core/net3224                                             0.0051
 chip_core/_06934_                                             0.0051
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[12]   0.0051
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[12]        0.0051
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[12]   0.0051
 chip_core/_06864_                                             0.0051
 chip_core/_01830_                                             0.0051
 chip_core/_01670_                                             0.0051
 chip_core/mgmt_buffers.la_data_in_core[46]                    0.0051
 chip_core/_03683_                                             0.0051
 chip_core/net4549                                             0.0051
 chip_core/_12827_                                             0.0051
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[27]   0.0051
 chip_core/_00246_                                             0.0051
 chip_core/_03271_                                             0.0051
 chip_core/mprj/mprj/net1049                                   0.0051
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][10]      0.0051
 chip_core/_13627_                                             0.0051
 chip_core/net14697                                            0.0050
 chip_core/net1025                                             0.0050
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][11]     0.0050
 chip_core/_07842_                                             0.0050
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][18]     0.0050
 chip_core/housekeeping/net2312                                0.0050
 chip_core/_11930_                                             0.0050
 chip_core/housekeeping/gpio_configure[1][4]                   0.0050
 chip_core/net2230                                             0.0050
 chip_core/housekeeping/net3060                                0.0050
 chip_core/_04482_                                             0.0050
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[24]         0.0050
 chip_core/housekeeping/_0631_                                 0.0050
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][6]      0.0050
 chip_core/_07958_                                             0.0050
 chip_core/_12295_                                             0.0050
 chip_core/_07041_                                             0.0050
 chip_core/net6205                                             0.0050
 chip_core/net6025                                             0.0050
 chip_core/net4223                                             0.0050
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][20]     0.0050
 chip_core/housekeeping/gpio_configure[25][8]                  0.0050
 chip_core/_08069_                                             0.0050
 chip_core/_09964_                                             0.0050
 chip_core/soc.core.storage[14][3]                             0.0050
 chip_core/_03148_                                             0.0050
 chip_core/_06743_                                             0.0050
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/_13634_                                             0.0050
 chip_core/housekeeping/_2740_                                 0.0050
 chip_core/housekeeping/net1902                                0.0050
 chip_core/net9074                                             0.0050
 chip_core/_10098_                                             0.0050
 chip_core/_04556_                                             0.0050
 chip_core/_00043_                                             0.0050
 chip_core/soc.core.uart_phy_tx_data[3]                        0.0050
 chip_core/housekeeping/net2200                                0.0050
 chip_core/_07468_                                             0.0050
 chip_core/_09921_                                             0.0050
 chip_core/_10190_                                             0.0050
 chip_core/_08918_                                             0.0050
 chip_core/housekeeping/net2513                                0.0050
 chip_core/_04508_                                             0.0050
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/_06918_                                             0.0050
 chip_core/_08175_                                             0.0050
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/net742                                              0.0050
 chip_core/_07396_                                             0.0050
 chip_core/net12018                                            0.0050
 chip_core/_09188_                                             0.0050
 chip_core/_06940_                                             0.0050
 chip_core/_12258_                                             0.0050
 chip_core/housekeeping/net1518                                0.0050
 chip_core/soc.core.multiregimpl8_regs1                        0.0050
 chip_core/housekeeping/net2807                                0.0050
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/_10063_                                             0.0050
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[26]      0.0050
 chip_core/_08605_                                             0.0050
 chip_core/_10251_                                             0.0050
 chip_core/_09077_                                             0.0050
 chip_core/net1557                                             0.0050
 chip_core/_08265_                                             0.0050
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][17]     0.0050
 chip_core/_10459_                                             0.0050
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/_08020_                                             0.0050
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[19]       0.0050
 chip_core/_12678_                                             0.0050
 chip_core/_10330_                                             0.0050
 chip_core/net9124                                             0.0050
 chip_core/gpio_control_in_2[7].shift_register[11]             0.0050
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[7]   0.0050
 chip_core/_01525_                                             0.0050
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][1]       0.0050
 chip_core/_07854_                                             0.0050
 chip_core/_01608_                                             0.0050
 chip_core/housekeeping/net3024                                0.0050
 chip_core/_10023_                                             0.0050
 chip_core/housekeeping/_1671_                                 0.0050
 chip_core/_01666_                                             0.0050
 chip_core/_02232_                                             0.0050
 chip_core/net3107                                             0.0050
 chip_core/net8489                                             0.0050
 chip_core/_09984_                                             0.0050
 chip_core/_08400_                                             0.0050
 chip_core/_01941_                                             0.0050
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[24]   0.0050
 chip_core/_08324_                                             0.0050
 chip_core/_10310_                                             0.0050
 chip_core/housekeeping/_1059_                                 0.0050
 chip_core/soc.core.la_oe_storage[120]                         0.0050
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[27]          0.0050
 chip_core/mprj/mprj/net826                                    0.0050
 chip_core/_04016_                                             0.0050
 chip_core/_12599_                                             0.0050
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[3]   0.0050
 chip_core/_04519_                                             0.0050
 chip_core/net11287                                            0.0050
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][0]       0.0050
 chip_core/housekeeping/mgmt_gpio_data[19]                     0.0050
 chip_core/housekeeping/_0715_                                 0.0050
 chip_core/_03854_                                             0.0050
 chip_core/net3352                                             0.0050
 chip_core/housekeeping/gpio_configure[0][3]                   0.0050
 chip_core/soc.core.mgmtsoc_value[27]                          0.0050
 chip_core/housekeeping/net1629                                0.0050
 chip_core/soc.core.VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]   0.0050
 chip_core/_05094_                                             0.0050
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][29]      0.0050
 chip_core/_03868_                                             0.0050
 chip_core/housekeeping/net262                                 0.0050
 chip_core/soc.core.la_ien_storage[69]                         0.0050
 chip_core/housekeeping/net2442                                0.0050
 chip_core/net11125                                            0.0050
 chip_core/housekeeping/_0605_                                 0.0050
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][7]       0.0050
 chip_core/_12214_                                             0.0050
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0050
 chip_core/_03704_                                             0.0050
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[11].X          0.0050
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[11].X   0.0050
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[11].X   0.0050
 chip_core/_15314_                                             0.0050
 chip_core/_00552_                                             0.0050
 chip_core/housekeeping/_1252_                                 0.0050
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0050
 chip_core/_03298_                                             0.0050
 chip_core/housekeeping/wbbd_addr[6]                           0.0050
 chip_core/housekeeping/net2776                                0.0050
 chip_core/_12445_                                             0.0050
 chip_core/_08543_                                             0.0050
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][29]     0.0050
 chip_core/housekeeping/net260                                 0.0050
 chip_core/soc.core.multiregimpl86_regs1                       0.0050
 chip_core/net3432                                             0.0050
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][12]     0.0050
 chip_core/housekeeping/net2457                                0.0050
 chip_core/soc.core.spi_master_miso[6]                         0.0050
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][26]     0.0050
 chip_core/net3669                                             0.0050
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0050
 chip_core/housekeeping/_0624_                                 0.0050
 chip_core/_07146_                                             0.0050
 chip_core/soc.core.interface0_bank_bus_dat_r[17]              0.0050
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][18]     0.0050
 chip_core/_08078_                                             0.0049
 chip_core/housekeeping/_2893_                                 0.0049
 chip_core/_01416_                                             0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/_05052_                                             0.0049
 chip_core/housekeeping/net3102                                0.0049
 chip_core/net8821                                             0.0049
 chip_core/housekeeping/gpio_configure[32][5]                  0.0049
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][28]   0.0049
 chip_core/_03642_                                             0.0049
 chip_core/_07892_                                             0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/_06868_                                             0.0049
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][26]     0.0049
 chip_core/_08593_                                             0.0049
 chip_core/mprj/mprj/net565                                    0.0049
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0049
 chip_core/_08485_                                             0.0049
 chip_core/_01837_                                             0.0049
 chip_core/soc.core.multiregimpl33_regs0                       0.0049
 chip_core/_07964_                                             0.0049
 chip_core/housekeeping/_0871_                                 0.0049
 chip_core/_12681_                                             0.0049
 chip_core/housekeeping/_0667_                                 0.0049
 chip_core/_09999_                                             0.0049
 chip_core/_07118_                                             0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.A0BUF[1].X   0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.A0BUF[1].X   0.0049
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.A0BUF[1].X   0.0049
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][15]   0.0049
 chip_core/net5082                                             0.0049
 chip_core/housekeeping/_0125_                                 0.0049
 chip_core/net1932                                             0.0049
 chip_core/net8280                                             0.0049
 chip_core/housekeeping/net2372                                0.0049
 chip_core/housekeeping/net2582                                0.0049
 chip_core/_14628_                                             0.0049
 chip_core/_08346_                                             0.0049
 chip_core/housekeeping/net3088                                0.0049
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][0]       0.0049
 chip_core/net772                                              0.0049
 chip_core/_04451_                                             0.0049
 chip_core/_09897_                                             0.0049
 chip_core/_14892_                                             0.0049
 chip_core/housekeeping/net3058                                0.0049
 chip_core/gpio_control_in_2[4].shift_register[2]              0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/net5816                                             0.0049
 chip_core/housekeeping/net289                                 0.0049
 chip_core/housekeeping/net1232                                0.0049
 chip_core/_14055_                                             0.0049
 chip_core/soc.core.multiregimpl68_regs0                       0.0049
 chip_core/_03794_                                             0.0049
 chip_core/soc.core.multiregimpl122_regs0                      0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0049
 chip_core/_08395_                                             0.0049
 chip_core/_03543_                                             0.0049
 chip_core/housekeeping/net1771                                0.0049
 chip_core/housekeeping/net1791                                0.0049
 chip_core/net12235                                            0.0049
 chip_core/soc.core.la_ien_storage[52]                         0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0049
 chip_core/housekeeping/_0674_                                 0.0049
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0049
 chip_core/_01391_                                             0.0049
 chip_core/housekeeping/net698                                 0.0049
 chip_core/_15026_                                             0.0049
 chip_core/_08136_                                             0.0049
 chip_core/housekeeping/net1545                                0.0049
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][3]      0.0049
 chip_core/_07898_                                             0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0049
 chip_core/_10654_                                             0.0049
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][19]      0.0049
 chip_core/soc.core.interface10_bank_bus_dat_r[4]              0.0049
 chip_core/_09191_                                             0.0049
 chip_core/_14896_                                             0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/net609                                              0.0049
 chip_core/net12076                                            0.0049
 chip_core/mprj/mprj/net956                                    0.0049
 chip_core/_04504_                                             0.0049
 chip_core/_10066_                                             0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[19]   0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0049
 chip_core/net8167                                             0.0049
 chip_core/housekeeping/_2184_                                 0.0049
 chip_core/housekeeping/_0174_                                 0.0049
 chip_core/_07530_                                             0.0049
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][17]     0.0049
 chip_core/_06806_                                             0.0049
 chip_core/net608                                              0.0049
 chip_core/housekeeping/net2043                                0.0049
 chip_core/_01829_                                             0.0049
 chip_core/_14822_                                             0.0049
 chip_core/_06925_                                             0.0049
 chip_core/soc.core.spi_master_cs_storage[15]                  0.0049
 chip_core/_03716_                                             0.0049
 chip_core/housekeeping/net3116                                0.0049
 chip_core/net1109                                             0.0049
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[10]         0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0049
 chip_core/housekeeping/net1020                                0.0049
 chip_core/housekeeping/_0562_                                 0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/net3522                                             0.0049
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0049
 chip_core/net8048                                             0.0049
 chip_core/_02972_                                             0.0049
 chip_core/soc.core.storage[6][0]                              0.0049
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0049
 chip_core/net1438                                             0.0049
 chip_core/_01598_                                             0.0049
 chip_core/net3985                                             0.0049
 chip_core/_01566_                                             0.0049
 chip_core/net8450                                             0.0049
 chip_core/soc.core.mgmtsoc_reload_storage[9]                  0.0049
 chip_core/housekeeping/_1508_                                 0.0049
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][14]      0.0049
 chip_core/_01527_                                             0.0049
 chip_core/_07236_                                             0.0049
 chip_core/_02803_                                             0.0049
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][5]       0.0049
 chip_core/soc.core.la_ien_storage[106]                        0.0049
 chip_core/_03174_                                             0.0049
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]   0.0049
 chip_core/_00421_                                             0.0049
 chip_core/_02974_                                             0.0049
 chip_core/_04460_                                             0.0049
 chip_core/gpio_control_in_2[0].shift_register[10]             0.0049
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][31]      0.0049
 chip_core/_14167_                                             0.0049
 chip_core/_11279_                                             0.0049
 chip_core/_01483_                                             0.0049
 chip_core/net3872                                             0.0048
 chip_core/_07035_                                             0.0048
 chip_core/_13891_                                             0.0048
 chip_core/_09448_                                             0.0048
 chip_core/net1293                                             0.0048
 chip_core/mprj/mprj/net753                                    0.0048
 chip_core/_01788_                                             0.0048
 chip_core/gpio_control_bidir_1[0].shift_register[0]           0.0048
 chip_core/_02625_                                             0.0048
 chip_core/net8226                                             0.0048
 chip_core/_06998_                                             0.0048
 chip_core/housekeeping/net2436                                0.0048
 chip_core/_13446_                                             0.0048
 chip_core/_10391_                                             0.0048
 chip_core/net4239                                             0.0048
 chip_core/housekeeping/_0462_                                 0.0048
 chip_core/_15277_                                             0.0048
 chip_core/_00214_                                             0.0048
 chip_core/_08262_                                             0.0048
 chip_core/_04127_                                             0.0048
 chip_core/_03205_                                             0.0048
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[17]               0.0048
 chip_core/soc.core.multiregimpl89_regs1                       0.0048
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][25]     0.0048
 chip_core/net8095                                             0.0048
 chip_core/soc.core.rs232phy_rs232phyrx_state                  0.0048
 chip_core/soc.core.interface10_bank_bus_dat_r[26]             0.0048
 chip_core/_04234_                                             0.0048
 chip_core/_08533_                                             0.0048
 chip_core/_09260_                                             0.0048
 chip_core/_13166_                                             0.0048
 chip_core/net6295                                             0.0048
 chip_core/_10775_                                             0.0048
 chip_core/housekeeping/_0369_                                 0.0048
 chip_core/_09783_                                             0.0048
 chip_core/_08759_                                             0.0048
 chip_core/_02765_                                             0.0048
 chip_core/soc.core.gpioin2_gpioin2_edge_storage               0.0048
 chip_core/housekeeping/gpio_configure[28][3]                  0.0048
 chip_core/_06795_                                             0.0048
 chip_core/_08481_                                             0.0048
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0048
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0048
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0048
 chip_core/_04191_                                             0.0048
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[4]           0.0048
 chip_core/_13110_                                             0.0048
 chip_core/net3344                                             0.0048
 chip_core/_15127_                                             0.0048
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][8]      0.0048
 chip_core/_04231_                                             0.0048
 chip_core/housekeeping/_1484_                                 0.0048
 chip_core/net5532                                             0.0048
 chip_core/net3149                                             0.0048
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[7]   0.0048
 chip_core/net8544                                             0.0048
 chip_core/_12053_                                             0.0048
 chip_core/net11660                                            0.0048
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][15]     0.0048
 chip_core/_15307_                                             0.0048
 chip_core/housekeeping/_2497_                                 0.0048
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[11].X          0.0048
 chip_core/_10583_                                             0.0048
 chip_core/soc.core.interface9_bank_bus_dat_r[0]               0.0048
 chip_core/housekeeping/net3109                                0.0048
 chip_core/_12311_                                             0.0048
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[11].X   0.0048
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[11].X   0.0048
 chip_core/_01426_                                             0.0048
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][17]      0.0048
 chip_core/net8806                                             0.0048
 chip_core/net4771                                             0.0048
 chip_core/_08022_                                             0.0048
 chip_core/mprj/mprj/_046_                                     0.0048
 chip_core/_03386_                                             0.0048
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][6]      0.0048
 chip_core/soc.core.multiregimpl93_regs0                       0.0048
 chip_core/_07171_                                             0.0048
 chip_core/_01065_                                             0.0048
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[19]   0.0048
 chip_core/net4048                                             0.0048
 chip_core/_07307_                                             0.0048
 chip_core/net8412                                             0.0048
 chip_core/_07158_                                             0.0048
 chip_core/_07294_                                             0.0048
 chip_core/_09520_                                             0.0048
 chip_core/_09255_                                             0.0048
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0048
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0048
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0048
 chip_core/housekeeping/net3376                                0.0048
 chip_core/_06682_                                             0.0048
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[21]   0.0048
 chip_core/_07475_                                             0.0048
 chip_core/_12196_                                             0.0048
 chip_core/housekeeping/_1502_                                 0.0048
 chip_core/housekeeping/net1616                                0.0048
 chip_core/housekeeping/net2085                                0.0048
 chip_core/_01384_                                             0.0048
 chip_core/net9160                                             0.0048
 chip_core/housekeeping/net1731                                0.0048
 chip_core/_03007_                                             0.0048
 chip_core/net2491                                             0.0048
 chip_core/housekeeping/net483                                 0.0048
 chip_core/_08045_                                             0.0048
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0048
 chip_core/_09164_                                             0.0048
 chip_core/_12345_                                             0.0048
 chip_core/_08555_                                             0.0048
 chip_core/housekeeping/_1561_                                 0.0048
 chip_core/net8930                                             0.0048
 chip_core/gpio_control_in_2[0].shift_register[3]              0.0048
 chip_core/_07228_                                             0.0048
 chip_core/_09823_                                             0.0048
 chip_core/housekeeping/net2624                                0.0048
 chip_core/housekeeping/net292                                 0.0048
 chip_core/_09123_                                             0.0048
 chip_core/_08182_                                             0.0048
 chip_core/mprj/mprj/net999                                    0.0048
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][6]       0.0048
 chip_core/net731                                              0.0048
 chip_core/_07046_                                             0.0048
 chip_core/housekeeping/net803                                 0.0048
 chip_core/_08573_                                             0.0048
 chip_core/housekeeping/_0179_                                 0.0048
 chip_core/_07059_                                             0.0048
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][4]   0.0048
 chip_core/gpio_control_in_2[4].shift_register[3]              0.0048
 chip_core/_10581_                                             0.0048
 chip_core/housekeeping/_0560_                                 0.0048
 chip_core/_10113_                                             0.0048
 chip_core/_04478_                                             0.0048
 chip_core/_11566_                                             0.0048
 chip_core/_06684_                                             0.0048
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0048
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0048
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0048
 chip_core/net3439                                             0.0048
 chip_core/net3609                                             0.0048
 chip_core/_04454_                                             0.0048
 chip_core/_10820_                                             0.0048
 chip_core/_02056_                                             0.0048
 chip_core/_08253_                                             0.0048
 chip_core/housekeeping/_1401_                                 0.0048
 chip_core/_07380_                                             0.0048
 chip_core/_07230_                                             0.0048
 chip_core/housekeeping/net2201                                0.0048
 chip_core/housekeeping/net723                                 0.0048
 chip_core/housekeeping/_0277_                                 0.0048
 chip_core/soc.core.dbg_uart_rx_tick                           0.0048
 chip_core/_13074_                                             0.0048
 chip_core/housekeeping/net2663                                0.0048
 chip_core/net6288                                             0.0048
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][18]   0.0048
 chip_core/_06981_                                             0.0048
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][14]      0.0047
 chip_core/_03696_                                             0.0047
 chip_core/housekeeping/_1344_                                 0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][29]      0.0047
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[6]        0.0047
 chip_core/mprj/mprj/net602                                    0.0047
 chip_core/_02626_                                             0.0047
 chip_core/_09729_                                             0.0047
 chip_core/net4751                                             0.0047
 chip_core/_02802_                                             0.0047
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][8]   0.0047
 chip_core/mprj/mprj/net1144                                   0.0047
 chip_core/mprj/mprj/net1092                                   0.0047
 chip_core/net3718                                             0.0047
 chip_core/net8283                                             0.0047
 chip_core/_06775_                                             0.0047
 chip_core/soc.core.dbg_uart_address[29]                       0.0047
 chip_core/housekeeping/net2728                                0.0047
 chip_core/_10744_                                             0.0047
 chip_core/_15508_                                             0.0047
 chip_core/_06727_                                             0.0047
 chip_core/housekeeping/net2441                                0.0047
 chip_core/_10417_                                             0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][1]      0.0047
 chip_core/_01749_                                             0.0047
 chip_core/_04433_                                             0.0047
 chip_core/_11281_                                             0.0047
 chip_core/housekeeping/gpio_configure[2][9]                   0.0047
 chip_core/gpio_control_in_2[10].shift_register[6]             0.0047
 chip_core/housekeeping/net342                                 0.0047
 chip_core/_03666_                                             0.0047
 chip_core/housekeeping/_0260_                                 0.0047
 chip_core/soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]   0.0047
 chip_core/housekeeping/net2439                                0.0047
 chip_core/net12111                                            0.0047
 chip_core/housekeeping/_0482_                                 0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][13]     0.0047
 chip_core/_06804_                                             0.0047
 chip_core/housekeeping/net2395                                0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][14]      0.0047
 chip_core/mprj/mprj/net982                                    0.0047
 chip_core/_03763_                                             0.0047
 chip_core/_02874_                                             0.0047
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[11]              0.0047
 chip_core/mprj/mprj/net623                                    0.0047
 chip_core/_12126_                                             0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][6]      0.0047
 chip_core/_07016_                                             0.0047
 chip_core/net9132                                             0.0047
 chip_core/_12869_                                             0.0047
 chip_core/_13944_                                             0.0047
 chip_core/soc.core.mgmtsoc_litespimmap_storage[2]             0.0047
 chip_core/mprj/mprj/net995                                    0.0047
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]   0.0047
 chip_core/_01325_                                             0.0047
 chip_core/_08092_                                             0.0047
 chip_core/_09310_                                             0.0047
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_width[2]   0.0047
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]   0.0047
 chip_core/_06871_                                             0.0047
 chip_core/_07941_                                             0.0047
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][3]   0.0047
 chip_core/housekeeping/net2790                                0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][20]     0.0047
 chip_core/net11411                                            0.0047
 chip_core/soc.core.multiregimpl77_regs0                       0.0047
 chip_core/_10184_                                             0.0047
 chip_core/_08328_                                             0.0047
 chip_core/_06862_                                             0.0047
 chip_core/housekeeping/net2545                                0.0047
 chip_core/housekeeping/net672                                 0.0047
 chip_core/housekeeping/_1541_                                 0.0047
 chip_core/housekeeping/gpio_configure[35][5]                  0.0047
 chip_core/soc.core.la_out_storage[67]                         0.0047
 chip_core/_03108_                                             0.0047
 chip_core/_00234_                                             0.0047
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0047
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0047
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][6]      0.0047
 chip_core/housekeeping/net2452                                0.0047
 chip_core/_03082_                                             0.0047
 chip_core/_08572_                                             0.0047
 chip_core/_07196_                                             0.0047
 chip_core/housekeeping/net294                                 0.0047
 chip_core/net1023                                             0.0047
 chip_core/net853                                              0.0047
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[16]   0.0047
 chip_core/soc.core.la_out_storage[27]                         0.0047
 chip_core/_03973_                                             0.0047
 chip_core/_08921_                                             0.0047
 chip_core/soc.core.mgmtsoc_litespisdrphycore_storage[6]       0.0047
 chip_core/soc.core.mgmtsoc_load_storage[22]                   0.0047
 chip_core/soc.core.interface3_bank_bus_dat_r[20]              0.0047
 chip_core/net6981                                             0.0047
 chip_core/housekeeping/net3101                                0.0047
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0047
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0047
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0047
 chip_core/net4951                                             0.0047
 chip_core/_00126_                                             0.0047
 chip_core/_11391_                                             0.0047
 chip_core/_09301_                                             0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][27]      0.0047
 chip_core/_04082_                                             0.0047
 chip_core/soc.core.mgmtsoc_reload_storage[3]                  0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][7]      0.0047
 chip_core/housekeeping/net2579                                0.0047
 chip_core/_01680_                                             0.0047
 chip_core/net3216                                             0.0047
 chip_core/_07948_                                             0.0047
 chip_core/_08081_                                             0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][13]     0.0047
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][11]   0.0047
 chip_core/_07060_                                             0.0047
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0047
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0047
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0047
 chip_core/_11357_                                             0.0047
 chip_core/_02957_                                             0.0047
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][6]   0.0047
 chip_core/gpio_control_in_2[14].shift_register[2]             0.0047
 chip_core/housekeeping/gpio_configure[19][3]                  0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][17]     0.0047
 chip_core/net11903                                            0.0047
 chip_core/net774                                              0.0047
 chip_core/housekeeping/net2803                                0.0047
 chip_core/housekeeping/net2500                                0.0047
 chip_core/mprj/mprj/net619                                    0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][6]       0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][24]      0.0047
 chip_core/net10386                                            0.0047
 chip_core/housekeeping/_0567_                                 0.0047
 chip_core/housekeeping/net1995                                0.0047
 chip_core/housekeeping/_1299_                                 0.0047
 chip_core/_07674_                                             0.0047
 chip_core/gpio_control_in_2[9].shift_register[0]              0.0047
 chip_core/housekeeping/_0452_                                 0.0047
 chip_core/soc.core.spi_master_miso_data[3]                    0.0047
 chip_core/net7371                                             0.0047
 chip_core/housekeeping/hkspi.odata[6]                         0.0047
 chip_core/_04275_                                             0.0047
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0047
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0047
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0047
 chip_core/soc.core.interface6_bank_bus_dat_r[19]              0.0047
 chip_core/_03254_                                             0.0047
 chip_core/housekeeping/gpio_configure[32][0]                  0.0047
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][18]     0.0047
 chip_core/_08271_                                             0.0047
 chip_core/mprj/mprj/net1163                                   0.0047
 chip_core/_05079_                                             0.0047
 chip_core/_04335_                                             0.0047
 chip_core/housekeeping/net3410                                0.0047
 chip_core/_07266_                                             0.0046
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[14].X          0.0046
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[14].X   0.0046
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[14].X   0.0046
 chip_core/_04320_                                             0.0046
 chip_core/net7885                                             0.0046
 chip_core/_04203_                                             0.0046
 chip_core/net8139                                             0.0046
 chip_core/_01676_                                             0.0046
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][24]      0.0046
 chip_core/_04297_                                             0.0046
 chip_core/_00223_                                             0.0046
 chip_core/soc.core.interface10_bank_bus_dat_r[6]              0.0046
 chip_core/housekeeping/net1053                                0.0046
 chip_core/housekeeping/net2738                                0.0046
 chip_core/_13629_                                             0.0046
 chip_core/_01984_                                             0.0046
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[23]     0.0046
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][0]      0.0046
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[16].X          0.0046
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[16].X   0.0046
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[16].X   0.0046
 chip_core/housekeeping/_1628_                                 0.0046
 chip_core/_10169_                                             0.0046
 chip_core/housekeeping/_0108_                                 0.0046
 chip_core/net14740                                            0.0046
 chip_core/net9695                                             0.0046
 chip_core/housekeeping/net3344                                0.0046
 chip_core/housekeeping/_0468_                                 0.0046
 chip_core/net8030                                             0.0046
 chip_core/housekeeping/gpio_configure[5][9]                   0.0046
 chip_core/housekeeping/_1275_                                 0.0046
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[4]   0.0046
 chip_core/_07244_                                             0.0046
 chip_core/_03789_                                             0.0046
 chip_core/_07315_                                             0.0046
 chip_core/housekeeping/net274                                 0.0046
 chip_core/housekeeping/net2305                                0.0046
 chip_core/net8408                                             0.0046
 chip_core/net4388                                             0.0046
 chip_core/housekeeping/net1527                                0.0046
 chip_core/_08445_                                             0.0046
 chip_core/_01761_                                             0.0046
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.EN0   0.0046
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.EN0   0.0046
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.EN0   0.0046
 chip_core/net1068                                             0.0046
 chip_core/net718                                              0.0046
 chip_core/_07174_                                             0.0046
 chip_core/_10108_                                             0.0046
 chip_core/_09662_                                             0.0046
 chip_core/mprj/mprj/net438                                    0.0046
 chip_core/housekeeping/_0592_                                 0.0046
 chip_core/soc.core.la_oe_storage[9]                           0.0046
 chip_core/_03818_                                             0.0046
 chip_core/_08304_                                             0.0046
 chip_core/_00243_                                             0.0046
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][20]     0.0046
 chip_core/mprj/mprj/net733                                    0.0046
 chip_core/housekeeping/_0577_                                 0.0046
 chip_core/housekeeping/net3166                                0.0046
 chip_core/_03764_                                             0.0046
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][15]      0.0046
 chip_core/net12106                                            0.0046
 chip_core/net8522                                             0.0046
 chip_core/housekeeping/_2377_                                 0.0046
 chip_core/_10050_                                             0.0046
 chip_core/housekeeping/net1701                                0.0046
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][6]      0.0046
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][20]     0.0046
 chip_core/_02836_                                             0.0046
 chip_core/_14189_                                             0.0046
 chip_core/soc.core.dbg_uart_rx_phase[26]                      0.0046
 chip_core/housekeeping/wbbd_state[9]                          0.0046
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][11]     0.0046
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[31].X          0.0046
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[31].X   0.0046
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[31].X   0.0046
 chip_core/soc.core.mgmtsoc_bus_errors[4]                      0.0046
 chip_core/net5552                                             0.0046
 chip_core/soc.core.spimaster_storage[11]                      0.0046
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][3]       0.0046
 chip_core/soc.core.uart_phy_rx_count[1]                       0.0046
 chip_core/_13157_                                             0.0046
 chip_core/net7542                                             0.0046
 chip_core/_13422_                                             0.0046
 chip_core/housekeeping/net2734                                0.0046
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[6]   0.0046
 chip_core/_11264_                                             0.0046
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0046
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0046
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0046
 chip_core/_08186_                                             0.0046
 chip_core/housekeeping/gpio_configure[12][9]                  0.0046
 chip_core/_08049_                                             0.0046
 chip_core/_07355_                                             0.0046
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][7]      0.0046
 chip_core/_10043_                                             0.0046
 chip_core/housekeeping/net1661                                0.0046
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[27]       0.0046
 chip_core/soc.core.mgmtsoc_scratch_storage[10]                0.0046
 chip_core/soc.core.gpioin2_gpioin2_mode_storage               0.0046
 chip_core/_07967_                                             0.0046
 chip_core/housekeeping/net1830                                0.0046
 chip_core/_09869_                                             0.0046
 chip_core/soc.core.VexRiscv.DebugPlugin_resetIt_regNext       0.0046
 chip_core/_07081_                                             0.0046
 chip_core/soc.core.la_ien_storage[44]                         0.0046
 chip_core/net4026                                             0.0046
 chip_core/soc.core.interface6_bank_bus_dat_r[20]              0.0046
 chip_core/housekeeping/net2548                                0.0046
 chip_core/_00335_                                             0.0046
 chip_core/housekeeping/_0162_                                 0.0046
 chip_core/net5548                                             0.0046
 chip_core/_00289_                                             0.0046
 chip_core/_09998_                                             0.0046
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][14]      0.0046
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[14]   0.0046
 chip_core/_10047_                                             0.0046
 chip_core/housekeeping/gpio_configure[25][7]                  0.0046
 chip_core/_14000_                                             0.0046
 chip_core/_14532_                                             0.0046
 chip_core/soc.core.multiregimpl96_regs1                       0.0046
 chip_core/_10274_                                             0.0046
 chip_core/housekeeping/_0987_                                 0.0046
 chip_core/_07955_                                             0.0046
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][0]       0.0046
 chip_core/housekeeping/mgmt_gpio_data[5]                      0.0046
 chip_core/_09126_                                             0.0046
 chip_core/soc.core.la_out_storage[4]                          0.0046
 chip_core/mprj/mprj/net362                                    0.0046
 chip_core/_10012_                                             0.0046
 chip_core/_07428_                                             0.0046
 chip_core/housekeeping/net2409                                0.0046
 chip_core/_03356_                                             0.0046
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]   0.0046
 chip_core/soc.core.mgmtsoc_value_status[9]                    0.0046
 chip_core/housekeeping/net2719                                0.0046
 chip_core/gpio_control_in_2[2].shift_register[10]             0.0046
 chip_core/_02870_                                             0.0046
 chip_core/housekeeping/_2660_                                 0.0046
 chip_core/mprj/mprj/net832                                    0.0046
 chip_core/_02826_                                             0.0046
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][6]      0.0046
 chip_core/mprj/mprj/net730                                    0.0046
 chip_core/net13676                                            0.0046
 chip_core/_07571_                                             0.0046
 chip_core/_01577_                                             0.0046
 chip_core/_06815_                                             0.0046
 chip_core/housekeeping/net2906                                0.0046
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][12]      0.0046
 chip_core/housekeeping/_0177_                                 0.0046
 chip_core/_09190_                                             0.0046
 chip_core/_00569_                                             0.0046
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][10]   0.0046
 chip_core/housekeeping/_2859_                                 0.0046
 chip_core/soc.core.uart_phy_tx_data[6]                        0.0046
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[31]   0.0046
 chip_core/_12287_                                             0.0046
 chip_core/net4248                                             0.0046
 chip_core/housekeeping/_0417_                                 0.0046
 chip_core/_08376_                                             0.0045
 chip_core/net9051                                             0.0045
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0045
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0045
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0045
 chip_core/_03511_                                             0.0045
 chip_core/mprj/mprj/net659                                    0.0045
 chip_core/_10036_                                             0.0045
 chip_core/_10886_                                             0.0045
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[20]    0.0045
 chip_core/_10236_                                             0.0045
 chip_core/net1499                                             0.0045
 chip_core/gpio_control_in_2[11].shift_register[5]             0.0045
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][12]      0.0045
 chip_core/_04425_                                             0.0045
 chip_core/housekeeping/net2737                                0.0045
 chip_core/_08946_                                             0.0045
 chip_core/_10520_                                             0.0045
 chip_core/soc.core.storage_1[13][5]                           0.0045
 chip_core/housekeeping/_3102_                                 0.0045
 chip_core/_07263_                                             0.0045
 chip_core/_12290_                                             0.0045
 chip_core/mprj/mprj/net367                                    0.0045
 chip_core/soc.core.mgmtsoc_value_status[24]                   0.0045
 chip_core/_01528_                                             0.0045
 chip_core/housekeeping/_0733_                                 0.0045
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[10]        0.0045
 chip_core/_10191_                                             0.0045
 chip_core/_13224_                                             0.0045
 chip_core/net14946                                            0.0045
 chip_core/_03306_                                             0.0045
 chip_core/housekeeping/net1720                                0.0045
 chip_core/_01395_                                             0.0045
 chip_core/mprj/mprj/net381                                    0.0045
 chip_core/mprj/mprj/net318                                    0.0045
 chip_core/mprj/mprj/net162                                    0.0045
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][6]      0.0045
 chip_core/housekeeping/net3342                                0.0045
 chip_core/housekeeping/gpio_configure[20][5]                  0.0045
 chip_core/_07067_                                             0.0045
 chip_core/_14125_                                             0.0045
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[30]   0.0045
 chip_core/housekeeping/_1840_                                 0.0045
 chip_core/gpio_control_in_2[3].shift_register[0]              0.0045
 chip_core/_04416_                                             0.0045
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][25]     0.0045
 chip_core/housekeeping/net2594                                0.0045
 chip_core/_03893_                                             0.0045
 chip_core/net11460                                            0.0045
 chip_core/mprj/mprj/net555                                    0.0045
 chip_core/net8016                                             0.0045
 chip_core/net671                                              0.0045
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][14]     0.0045
 chip_core/soc.core.multiregimpl68_regs1                       0.0045
 chip_core/_14939_                                             0.0045
 chip_core/housekeeping/gpio_configure[26][5]                  0.0045
 chip_core/soc.core.storage[1][7]                              0.0045
 chip_core/_01363_                                             0.0045
 chip_core/_10406_                                             0.0045
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0045
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0045
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0045
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][30]     0.0045
 chip_core/housekeeping/gpio_configure[12][8]                  0.0045
 chip_core/mgmt_buffers.la_oenb_core[40]                       0.0045
 chip_core/housekeeping/_0287_                                 0.0045
 chip_core/_13713_                                             0.0045
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][8]   0.0045
 chip_core/_08061_                                             0.0045
 chip_core/_11423_                                             0.0045
 chip_core/housekeeping/_1058_                                 0.0045
 chip_core/net4981                                             0.0045
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][30]      0.0045
 chip_core/_08134_                                             0.0045
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][6]      0.0045
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[27]              0.0045
 chip_core/_08087_                                             0.0045
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][5]       0.0045
 chip_core/_15238_                                             0.0045
 chip_core/_05082_                                             0.0045
 chip_core/housekeeping/net3210                                0.0045
 chip_core/housekeeping/gpio_configure[26][7]                  0.0045
 chip_core/_02931_                                             0.0045
 chip_core/_10153_                                             0.0045
 chip_core/_08452_                                             0.0045
 chip_core/_15036_                                             0.0045
 chip_core/_11280_                                             0.0045
 chip_core/_09751_                                             0.0045
 chip_core/net1295                                             0.0045
 chip_core/net8769                                             0.0045
 chip_core/housekeeping/net2878                                0.0045
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][11]      0.0045
 chip_core/_06915_                                             0.0045
 chip_core/housekeeping/_0563_                                 0.0045
 chip_core/_00127_                                             0.0045
 chip_core/_13911_                                             0.0045
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0045
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0045
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0045
 chip_core/_07274_                                             0.0045
 chip_core/_08670_                                             0.0045
 chip_core/net8479                                             0.0045
 chip_core/_03216_                                             0.0045
 chip_core/_12535_                                             0.0045
 chip_core/mprj/mprj/net1149                                   0.0045
 chip_core/_14768_                                             0.0045
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0045
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0045
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0045
 chip_core/_07391_                                             0.0045
 chip_core/gpio_control_in_2[13].shift_register[10]            0.0045
 chip_core/_08138_                                             0.0045
 chip_core/net8662                                             0.0045
 chip_core/soc.core.la_out_storage[100]                        0.0045
 chip_core/housekeeping/_0509_                                 0.0045
 chip_core/soc.core.dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[5]   0.0045
 chip_core/_08993_                                             0.0045
 chip_core/net5144                                             0.0045
 chip_core/soc.core.VexRiscv.lastStagePc[12]                   0.0045
 chip_core/_10565_                                             0.0045
 chip_core/housekeeping/net1697                                0.0045
 chip_core/_14765_                                             0.0045
 chip_core/_07770_                                             0.0045
 chip_core/_15311_                                             0.0045
 chip_core/housekeeping/_0428_                                 0.0045
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][26]      0.0045
 chip_core/mprj/mprj/net610                                    0.0045
 chip_core/net659                                              0.0045
 chip_core/soc.core.la_ien_storage[14]                         0.0045
 chip_core/housekeeping/_0971_                                 0.0045
 chip_core/_10660_                                             0.0045
 chip_core/soc.core.la_ien_storage[72]                         0.0045
 chip_core/housekeeping/net2387                                0.0045
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][25]   0.0045
 chip_core/net3066                                             0.0045
 chip_core/net4259                                             0.0045
 chip_core/housekeeping/net1797                                0.0045
 chip_core/_02196_                                             0.0045
 chip_core/_09712_                                             0.0045
 chip_core/_01543_                                             0.0045
 chip_core/_13330_                                             0.0045
 chip_core/housekeeping/net2364                                0.0045
 chip_core/net3761                                             0.0045
 chip_core/net2509                                             0.0045
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][10]     0.0045
 chip_core/_00996_                                             0.0045
 chip_core/_06825_                                             0.0045
 chip_core/soc.core.la_ien_storage[6]                          0.0045
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][19]     0.0045
 chip_core/_01514_                                             0.0045
 chip_core/housekeeping/net1792                                0.0045
 chip_core/_06699_                                             0.0045
 chip_core/_11466_                                             0.0044
 chip_core/_06991_                                             0.0044
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0044
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0044
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0044
 chip_core/net4027                                             0.0044
 chip_core/housekeeping/_0301_                                 0.0044
 chip_core/housekeeping/irq_2_inputsrc                         0.0044
 chip_core/_10865_                                             0.0044
 chip_core/soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]   0.0044
 chip_core/net11921                                            0.0044
 chip_core/_06822_                                             0.0044
 chip_core/_09081_                                             0.0044
 chip_core/net6960                                             0.0044
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][25]      0.0044
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][6]       0.0044
 chip_core/_08278_                                             0.0044
 chip_core/_15305_                                             0.0044
 chip_core/_08473_                                             0.0044
 chip_core/soc.core.la_out_storage[88]                         0.0044
 chip_core/_02401_                                             0.0044
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][6]      0.0044
 chip_core/_11411_                                             0.0044
 chip_core/housekeeping/net3306                                0.0044
 chip_core/_12953_                                             0.0044
 chip_core/_13948_                                             0.0044
 chip_core/housekeeping/net685                                 0.0044
 chip_core/_03319_                                             0.0044
 chip_core/_03641_                                             0.0044
 chip_core/housekeeping/_1019_                                 0.0044
 chip_core/_07920_                                             0.0044
 chip_core/net8060                                             0.0044
 chip_core/net8308                                             0.0044
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0044
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0044
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0044
 chip_core/gpio_control_in_2[10].shift_register[9]             0.0044
 chip_core/housekeeping/net2701                                0.0044
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][20]      0.0044
 chip_core/net7695                                             0.0044
 chip_core/mprj/mprj/net1062                                   0.0044
 chip_core/housekeeping/_0139_                                 0.0044
 chip_core/_01371_                                             0.0044
 chip_core/_04241_                                             0.0044
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[27]   0.0044
 chip_core/_12603_                                             0.0044
 chip_core/_04893_                                             0.0044
 chip_core/_01825_                                             0.0044
 chip_core/housekeeping/_2439_                                 0.0044
 chip_core/housekeeping/gpio_configure[14][4]                  0.0044
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[13]   0.0044
 chip_core/net4544                                             0.0044
 chip_core/net8750                                             0.0044
 chip_core/housekeeping/_0947_                                 0.0044
 chip_core/_09887_                                             0.0044
 chip_core/_10017_                                             0.0044
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][13]      0.0044
 chip_core/net14914                                            0.0044
 chip_core/_07448_                                             0.0044
 chip_core/gpio_control_in_2[4].shift_register[4]              0.0044
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0044
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0044
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][15]      0.0044
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[21]              0.0044
 chip_core/_12261_                                             0.0044
 chip_core/mgmt_buffers.la_data_in_enable[11]                  0.0044
 chip_core/_03720_                                             0.0044
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][13]      0.0044
 chip_core/_09125_                                             0.0044
 chip_core/_08734_                                             0.0044
 chip_core/_01479_                                             0.0044
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[24]              0.0044
 chip_core/mprj/mprj/net1055                                   0.0044
 chip_core/housekeeping/_1027_                                 0.0044
 chip_core/housekeeping/_2424_                                 0.0044
 chip_core/_03317_                                             0.0044
 chip_core/_07271_                                             0.0044
 chip_core/_08960_                                             0.0044
 chip_core/_07310_                                             0.0044
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[0]   0.0044
 chip_core/net1739                                             0.0044
 chip_core/housekeeping/net1904                                0.0044
 chip_core/net10359                                            0.0044
 chip_core/net4420                                             0.0044
 chip_core/net4185                                             0.0044
 chip_core/_08119_                                             0.0044
 chip_core/soc.core.multiregimpl124_regs0                      0.0044
 chip_core/housekeeping/_2998_                                 0.0044
 chip_core/_03604_                                             0.0044
 chip_core/_07489_                                             0.0044
 chip_core/soc.core.count[5]                                   0.0044
 chip_core/_11950_                                             0.0044
 chip_core/housekeeping/_2061_                                 0.0044
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[5]   0.0044
 chip_core/_01021_                                             0.0044
 chip_core/_07282_                                             0.0044
 chip_core/housekeeping/net1968                                0.0044
 chip_core/soc.core.la_out_storage[49]                         0.0044
 chip_core/housekeeping/_0953_                                 0.0044
 chip_core/soc.core.VexRiscv.execute_CsrPlugin_csr_773         0.0044
 chip_core/housekeeping/_0718_                                 0.0044
 chip_core/mprj/mprj/net1058                                   0.0044
 chip_core/_01531_                                             0.0044
 chip_core/_01899_                                             0.0044
 chip_core/housekeeping/_0443_                                 0.0044
 chip_core/_03533_                                             0.0044
 chip_core/net8621                                             0.0044
 chip_core/_04515_                                             0.0044
 chip_core/_06939_                                             0.0044
 chip_core/housekeeping/gpio_configure[20][9]                  0.0044
 chip_core/housekeeping/_0283_                                 0.0044
 chip_core/housekeeping/_2849_                                 0.0044
 chip_core/net1855                                             0.0044
 chip_core/_09789_                                             0.0044
 chip_core/housekeeping/_0726_                                 0.0044
 chip_core/soc.core.uart_pending_r[0]                          0.0044
 chip_core/housekeeping/net3046                                0.0044
 chip_core/net4917                                             0.0044
 chip_core/housekeeping/_1589_                                 0.0044
 chip_core/_08112_                                             0.0044
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[17]   0.0044
 chip_core/_00462_                                             0.0044
 chip_core/housekeeping/net1654                                0.0044
 chip_core/housekeeping/_1497_                                 0.0044
 chip_core/housekeeping/gpio_configure[20][4]                  0.0044
 chip_core/_03338_                                             0.0044
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][3]      0.0044
 chip_core/mprj/mprj/net1081                                   0.0044
 chip_core/_04949_                                             0.0044
 chip_core/net8563                                             0.0044
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][19]     0.0044
 chip_core/housekeeping/net2689                                0.0044
 chip_core/soc.core.multiregimpl18_regs1                       0.0044
 chip_core/soc.core.multiregimpl130_regs0                      0.0044
 chip_core/housekeeping/gpio_configure[21][0]                  0.0044
 chip_core/mprj/mprj/net1035                                   0.0044
 chip_core/housekeeping/net305                                 0.0044
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][6]   0.0044
 chip_core/housekeeping/_1926_                                 0.0044
 chip_core/_09283_                                             0.0044
 chip_core/net5791                                             0.0044
 chip_core/_03036_                                             0.0044
 chip_core/net9054                                             0.0044
 chip_core/housekeeping/_0525_                                 0.0044
 chip_core/net8990                                             0.0044
 chip_core/mprj/mprj/net400                                    0.0044
 chip_core/_08251_                                             0.0044
 chip_core/housekeeping/net576                                 0.0044
 chip_core/_02638_                                             0.0044
 chip_core/housekeeping/_1480_                                 0.0044
 chip_core/soc.core.uart_phy_rx_count[2]                       0.0044
 chip_core/housekeeping/_0912_                                 0.0044
 chip_core/mprj/mprj/net874                                    0.0044
 chip_core/net10366                                            0.0044
 chip_core/_03588_                                             0.0044
 chip_core/housekeeping/gpio_configure[4][4]                   0.0044
 chip_core/_03152_                                             0.0044
 chip_core/soc.core.mgmtsoc_value_status[4]                    0.0044
 chip_core/_07082_                                             0.0044
 chip_core/net8926                                             0.0044
 chip_core/net4763                                             0.0044
 chip_core/net2328                                             0.0044
 chip_core/soc.core.multiregimpl15_regs0                       0.0044
 chip_core/housekeeping/net2459                                0.0044
 chip_core/_15050_                                             0.0044
 chip_core/housekeeping/net2059                                0.0044
 chip_core/_06968_                                             0.0044
 chip_core/_13995_                                             0.0044
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][16]     0.0044
 chip_core/_03592_                                             0.0044
 chip_core/housekeeping/net271                                 0.0043
 chip_core/_00224_                                             0.0043
 chip_core/_07906_                                             0.0043
 chip_core/soc.core.mgmtsoc_load_storage[20]                   0.0043
 chip_core/_14899_                                             0.0043
 chip_core/net3497                                             0.0043
 chip_core/soc.core.storage[10][6]                             0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][17]      0.0043
 chip_core/soc.core.multiregimpl53_regs0                       0.0043
 chip_core/_13718_                                             0.0043
 chip_core/net8357                                             0.0043
 chip_core/_05129_                                             0.0043
 chip_core/housekeeping/_0311_                                 0.0043
 chip_core/_07559_                                             0.0043
 chip_core/housekeeping/_0619_                                 0.0043
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[19].X          0.0043
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[19].X   0.0043
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[19].X   0.0043
 chip_core/_01842_                                             0.0043
 chip_core/net5809                                             0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][0]      0.0043
 chip_core/housekeeping/_2304_                                 0.0043
 chip_core/_12201_                                             0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][24]      0.0043
 chip_core/_03208_                                             0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][27]      0.0043
 chip_core/_00345_                                             0.0043
 chip_core/mprj/mprj/net936                                    0.0043
 chip_core/housekeeping/_1514_                                 0.0043
 chip_core/soc.core.dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[1]   0.0043
 chip_core/net8481                                             0.0043
 chip_core/_02982_                                             0.0043
 chip_core/_12181_                                             0.0043
 chip_core/soc.core.mgmtsoc_reload_storage[12]                 0.0043
 chip_core/net775                                              0.0043
 chip_core/_01521_                                             0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][12]      0.0043
 chip_core/housekeeping/_0390_                                 0.0043
 chip_core/_14150_                                             0.0043
 chip_core/housekeeping/_0925_                                 0.0043
 chip_core/_04042_                                             0.0043
 chip_core/_14026_                                             0.0043
 chip_core/housekeeping/gpio_configure[33][4]                  0.0043
 chip_core/net11113                                            0.0043
 chip_core/housekeeping/_2438_                                 0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][2]       0.0043
 chip_core/_12917_                                             0.0043
 chip_core/_06760_                                             0.0043
 chip_core/_00263_                                             0.0043
 chip_core/_07441_                                             0.0043
 chip_core/net8134                                             0.0043
 chip_core/_04545_                                             0.0043
 chip_core/gpio_control_bidir_1[0].shift_register[8]           0.0043
 chip_core/soc.core.mgmtsoc_value_status[18]                   0.0043
 chip_core/_04802_                                             0.0043
 chip_core/_14365_                                             0.0043
 chip_core/housekeeping/net299                                 0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][4]      0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][30]     0.0043
 chip_core/_13374_                                             0.0043
 chip_core/net11103                                            0.0043
 chip_core/_03394_                                             0.0043
 chip_core/_02856_                                             0.0043
 chip_core/_08943_                                             0.0043
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]   0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][20]     0.0043
 chip_core/net4589                                             0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][24]     0.0043
 chip_core/housekeeping/net3275                                0.0043
 chip_core/gpio_control_in_1[6].shift_register[8]              0.0043
 chip_core/_01431_                                             0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][29]      0.0043
 chip_core/_03089_                                             0.0043
 chip_core/_01846_                                             0.0043
 chip_core/_01790_                                             0.0043
 chip_core/housekeeping/net2353                                0.0043
 chip_core/_07166_                                             0.0043
 chip_core/_10188_                                             0.0043
 chip_core/housekeeping/net2758                                0.0043
 chip_core/housekeeping/net263                                 0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][28]     0.0043
 chip_core/housekeeping/net2585                                0.0043
 chip_core/gpio_control_bidir_1[1].shift_register[5]           0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][24]     0.0043
 chip_core/_11401_                                             0.0043
 chip_core/soc.core.mgmtsoc_value_status[11]                   0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][30]      0.0043
 chip_core/mprj/mprj/net647                                    0.0043
 chip_core/net8894                                             0.0043
 chip_core/housekeeping/_2637_                                 0.0043
 chip_core/housekeeping/net512                                 0.0043
 chip_core/housekeeping/gpio_configure[22][5]                  0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][6]      0.0043
 chip_core/net8255                                             0.0043
 chip_core/net9156                                             0.0043
 chip_core/net1184                                             0.0043
 chip_core/net7495                                             0.0043
 chip_core/_08231_                                             0.0043
 chip_core/_01798_                                             0.0043
 chip_core/_08455_                                             0.0043
 chip_core/housekeeping/_1870_                                 0.0043
 chip_core/housekeeping/_1285_                                 0.0043
 chip_core/housekeeping/_0598_                                 0.0043
 chip_core/housekeeping/_0317_                                 0.0043
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[12]   0.0043
 chip_core/housekeeping/net3022                                0.0043
 chip_core/net7872                                             0.0043
 chip_core/housekeeping/net3241                                0.0043
 chip_core/net11284                                            0.0043
 chip_core/net6873                                             0.0043
 chip_core/housekeeping/net3298                                0.0043
 chip_core/_06807_                                             0.0043
 chip_core/_02930_                                             0.0043
 chip_core/mgmt_buffers.la_oenb_core[53]                       0.0043
 chip_core/net9263                                             0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][1]      0.0043
 chip_core/_02559_                                             0.0043
 chip_core/net4066                                             0.0043
 chip_core/_03360_                                             0.0043
 chip_core/_08191_                                             0.0043
 chip_core/housekeeping/_0112_                                 0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][25]     0.0043
 chip_core/_07870_                                             0.0043
 chip_core/_07057_                                             0.0043
 chip_core/_00040_                                             0.0043
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[2]         0.0043
 chip_core/net6180                                             0.0043
 chip_core/gpio_control_in_2[12].shift_register[1]             0.0043
 chip_core/_03396_                                             0.0043
 chip_core/housekeeping/net3193                                0.0043
 chip_core/_14743_                                             0.0043
 chip_core/_00240_                                             0.0043
 chip_core/net3110                                             0.0043
 chip_core/_08919_                                             0.0043
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][16]   0.0043
 chip_core/_13197_                                             0.0043
 chip_core/_07099_                                             0.0043
 chip_core/housekeeping/_2132_                                 0.0043
 chip_core/_15004_                                             0.0043
 chip_core/housekeeping/_1150_                                 0.0043
 chip_core/_00906_                                             0.0043
 chip_core/net5961                                             0.0043
 chip_core/_07188_                                             0.0043
 chip_core/gpio_control_in_2[0].shift_register[5]              0.0043
 chip_core/housekeeping/_0266_                                 0.0043
 chip_core/housekeeping/net1818                                0.0043
 chip_core/housekeeping/_0226_                                 0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][16]      0.0043
 chip_core/_08984_                                             0.0043
 chip_core/net8977                                             0.0043
 chip_core/gpio_control_in_2[12].shift_register[0]             0.0043
 chip_core/_13546_                                             0.0043
 chip_core/net8617                                             0.0043
 chip_core/housekeeping/_1487_                                 0.0043
 chip_core/_13035_                                             0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][23]     0.0043
 chip_core/_03637_                                             0.0043
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_valid        0.0043
 chip_core/_03191_                                             0.0043
 chip_core/_12160_                                             0.0043
 chip_core/_13781_                                             0.0043
 chip_core/_14136_                                             0.0043
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][3]      0.0043
 chip_core/housekeeping/net3432                                0.0043
 chip_core/_08142_                                             0.0043
 chip_core/_11490_                                             0.0042
 chip_core/soc.core.uart_tx_fifo_consume[3]                    0.0042
 chip_core/housekeeping/_1338_                                 0.0042
 chip_core/housekeeping/net2009                                0.0042
 chip_core/housekeeping/wbbd_data[7]                           0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][1]      0.0042
 chip_core/_02846_                                             0.0042
 chip_core/_10993_                                             0.0042
 chip_core/net6080                                             0.0042
 chip_core/_02623_                                             0.0042
 chip_core/net2533                                             0.0042
 chip_core/net1461                                             0.0042
 chip_core/housekeeping/_0229_                                 0.0042
 chip_core/housekeeping/_0555_                                 0.0042
 chip_core/_10207_                                             0.0042
 chip_core/_11524_                                             0.0042
 chip_core/_08002_                                             0.0042
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0042
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0042
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.A_buf[2]   0.0042
 chip_core/housekeeping/_0806_                                 0.0042
 chip_core/_09411_                                             0.0042
 chip_core/mgmt_buffers.la_data_in_mprj[11]                    0.0042
 chip_core/_07402_                                             0.0042
 chip_core/_14564_                                             0.0042
 chip_core/_09717_                                             0.0042
 chip_core/housekeeping/gpio_configure[0][7]                   0.0042
 chip_core/net4800                                             0.0042
 chip_core/net6547                                             0.0042
 chip_core/net4596                                             0.0042
 chip_core/_10152_                                             0.0042
 chip_core/_03859_                                             0.0042
 chip_core/net3058                                             0.0042
 chip_core/_14631_                                             0.0042
 chip_core/soc.core.multiregimpl52_regs0                       0.0042
 chip_core/_08117_                                             0.0042
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_address[2]   0.0042
 chip_core/_10620_                                             0.0042
 chip_core/_03561_                                             0.0042
 chip_core/net2069                                             0.0042
 chip_core/_03266_                                             0.0042
 chip_core/gpio_control_in_2[0].shift_register[9]              0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][10]     0.0042
 chip_core/_08568_                                             0.0042
 chip_core/net2358                                             0.0042
 chip_core/_02339_                                             0.0042
 chip_core/soc.core.la_oe_storage[25]                          0.0042
 chip_core/net7486                                             0.0042
 chip_core/housekeeping/gpio_configure[37][11]                 0.0042
 chip_core/_10411_                                             0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][17]      0.0042
 chip_core/_09939_                                             0.0042
 chip_core/mprj/mprj/net825                                    0.0042
 chip_core/_06987_                                             0.0042
 chip_core/net4225                                             0.0042
 chip_core/_08637_                                             0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][31]     0.0042
 chip_core/_13426_                                             0.0042
 chip_core/net7755                                             0.0042
 chip_core/soc.core.multiregimpl27_regs0                       0.0042
 chip_core/_10350_                                             0.0042
 chip_core/_08528_                                             0.0042
 chip_core/housekeeping/net1828                                0.0042
 chip_core/net7545                                             0.0042
 chip_core/housekeeping/_0625_                                 0.0042
 chip_core/_12494_                                             0.0042
 chip_core/housekeeping/_1095_                                 0.0042
 chip_core/net8826                                             0.0042
 chip_core/net8145                                             0.0042
 chip_core/_12670_                                             0.0042
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0042
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0042
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0042
 chip_core/_12854_                                             0.0042
 chip_core/net8791                                             0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][4]       0.0042
 chip_core/soc.core.interface0_bank_bus_dat_r[22]              0.0042
 chip_core/housekeeping/_1649_                                 0.0042
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[5]               0.0042
 chip_core/_08600_                                             0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][26]      0.0042
 chip_core/housekeeping/gpio_configure[4][9]                   0.0042
 chip_core/housekeeping/net1066                                0.0042
 chip_core/_09937_                                             0.0042
 chip_core/housekeeping/gpio_configure[23][3]                  0.0042
 chip_core/_04176_                                             0.0042
 chip_core/housekeeping/_0425_                                 0.0042
 chip_core/_07239_                                             0.0042
 chip_core/housekeeping/net2900                                0.0042
 chip_core/soc.core.dbg_uart_rx_phase[20]                      0.0042
 chip_core/net7652                                             0.0042
 chip_core/net7733                                             0.0042
 chip_core/soc.core.mgmtsoc_load_storage[1]                    0.0042
 chip_core/net9340                                             0.0042
 chip_core/_08561_                                             0.0042
 chip_core/_09483_                                             0.0042
 chip_core/housekeeping/_0601_                                 0.0042
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[19].X          0.0042
 chip_core/net9469                                             0.0042
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[19].X   0.0042
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[19].X   0.0042
 chip_core/_03803_                                             0.0042
 chip_core/_12816_                                             0.0042
 chip_core/net3255                                             0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][3]      0.0042
 chip_core/gpio_control_in_2[1].shift_register[3]              0.0042
 chip_core/net14702                                            0.0042
 chip_core/mprj/mprj/net366                                    0.0042
 chip_core/housekeeping/net1064                                0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][8]      0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][19]      0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][24]     0.0042
 chip_core/_14837_                                             0.0042
 chip_core/housekeeping/_0607_                                 0.0042
 chip_core/housekeeping/_0117_                                 0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][25]     0.0042
 chip_core/housekeeping/gpio_configure[32][10]                 0.0042
 chip_core/net14695                                            0.0042
 chip_core/housekeeping/net1185                                0.0042
 chip_core/housekeeping/net2898                                0.0042
 chip_core/_08343_                                             0.0042
 chip_core/net9421                                             0.0042
 chip_core/net8601                                             0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][4]       0.0042
 chip_core/_13429_                                             0.0042
 chip_core/_01841_                                             0.0042
 chip_core/_07905_                                             0.0042
 chip_core/_11653_                                             0.0042
 chip_core/net3101                                             0.0042
 chip_core/_00245_                                             0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][21]     0.0042
 chip_core/_06907_                                             0.0042
 chip_core/_12271_                                             0.0042
 chip_core/housekeeping/net3136                                0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][8]       0.0042
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]   0.0042
 chip_core/_01776_                                             0.0042
 chip_core/housekeeping/_0523_                                 0.0042
 chip_core/net5220                                             0.0042
 chip_core/soc.core.storage[0][2]                              0.0042
 chip_core/_13717_                                             0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][25]      0.0042
 chip_core/_07912_                                             0.0042
 chip_core/net3337                                             0.0042
 chip_core/net7639                                             0.0042
 chip_core/_10034_                                             0.0042
 chip_core/net2685                                             0.0042
 chip_core/net8009                                             0.0042
 chip_core/soc.core.la_oe_storage[43]                          0.0042
 chip_core/net6994                                             0.0042
 chip_core/mprj/mprj/net605                                    0.0042
 chip_core/housekeeping/_0083_                                 0.0042
 chip_core/soc.core.storage[5][0]                              0.0042
 chip_core/housekeeping/_0155_                                 0.0042
 chip_core/_10198_                                             0.0042
 chip_core/_01710_                                             0.0042
 chip_core/net10403                                            0.0042
 chip_core/_01641_                                             0.0042
 chip_core/_10834_                                             0.0042
 chip_core/_05007_                                             0.0042
 chip_core/_07382_                                             0.0042
 chip_core/_03113_                                             0.0042
 chip_core/_01425_                                             0.0042
 chip_core/_12050_                                             0.0042
 chip_core/housekeeping/net1746                                0.0042
 chip_core/_14798_                                             0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][2]      0.0042
 chip_core/_07346_                                             0.0042
 chip_core/housekeeping/_1557_                                 0.0042
 chip_core/_11675_                                             0.0042
 chip_core/_01088_                                             0.0042
 chip_core/_06964_                                             0.0042
 chip_core/net3768                                             0.0042
 chip_core/_00585_                                             0.0042
 chip_core/housekeeping/net2841                                0.0042
 chip_core/_04503_                                             0.0042
 chip_core/housekeeping/net3201                                0.0042
 chip_core/housekeeping/gpio_configure[20][10]                 0.0042
 chip_core/_10187_                                             0.0042
 chip_core/net12749                                            0.0042
 chip_core/_08137_                                             0.0042
 chip_core/net669                                              0.0042
 chip_core/net11131                                            0.0042
 chip_core/housekeeping/_2946_                                 0.0042
 chip_core/net7943                                             0.0042
 chip_core/housekeeping/gpio_configure[10][11]                 0.0042
 chip_core/_04423_                                             0.0042
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][21]      0.0041
 chip_core/net8512                                             0.0041
 chip_core/_14671_                                             0.0041
 chip_core/_10499_                                             0.0041
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[21]         0.0041
 chip_core/_04871_                                             0.0041
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[5]   0.0041
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[5]         0.0041
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[5]   0.0041
 chip_core/_08330_                                             0.0041
 chip_core/net12469                                            0.0041
 chip_core/housekeeping/net1876                                0.0041
 chip_core/housekeeping/_0511_                                 0.0041
 chip_core/housekeeping/net733                                 0.0041
 chip_core/net6432                                             0.0041
 chip_core/housekeeping/_0970_                                 0.0041
 chip_core/_09993_                                             0.0041
 chip_core/_03710_                                             0.0041
 chip_core/net7612                                             0.0041
 chip_core/_10605_                                             0.0041
 chip_core/net7376                                             0.0041
 chip_core/housekeeping/net261                                 0.0041
 chip_core/_04800_                                             0.0041
 chip_core/_04815_                                             0.0041
 chip_core/_07835_                                             0.0041
 chip_core/_04495_                                             0.0041
 chip_core/_14127_                                             0.0041
 chip_core/net10380                                            0.0041
 chip_core/soc.core.multiregimpl46_regs1                       0.0041
 chip_core/net7892                                             0.0041
 chip_core/_04446_                                             0.0041
 chip_core/net7449                                             0.0041
 chip_core/housekeeping/_0747_                                 0.0041
 chip_core/soc.core.la_oe_storage[125]                         0.0041
 chip_core/housekeeping/net2679                                0.0041
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[26]       0.0041
 chip_core/net8250                                             0.0041
 chip_core/net3920                                             0.0041
 chip_core/_09292_                                             0.0041
 chip_core/housekeeping/_0440_                                 0.0041
 chip_core/_07865_                                             0.0041
 chip_core/net9050                                             0.0041
 chip_core/_04879_                                             0.0041
 chip_core/housekeeping/net1541                                0.0041
 chip_core/_06924_                                             0.0041
 chip_core/_08462_                                             0.0041
 chip_core/_11247_                                             0.0041
 chip_core/_06883_                                             0.0041
 chip_core/housekeeping/net1933                                0.0041
 chip_core/net7794                                             0.0041
 chip_core/_14670_                                             0.0041
 chip_core/_13346_                                             0.0041
 chip_core/_09786_                                             0.0041
 chip_core/housekeeping/_0243_                                 0.0041
 chip_core/net2213                                             0.0041
 chip_core/housekeeping/net2206                                0.0041
 chip_core/_07247_                                             0.0041
 chip_core/soc.core.storage[2][1]                              0.0041
 chip_core/_13039_                                             0.0041
 chip_core/housekeeping/net2075                                0.0041
 chip_core/housekeeping/gpio_configure[24][4]                  0.0041
 chip_core/housekeeping/_2458_                                 0.0041
 chip_core/_04232_                                             0.0041
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_len[5]   0.0041
 chip_core/_03393_                                             0.0041
 chip_core/_14851_                                             0.0041
 chip_core/housekeeping/_2372_                                 0.0041
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][22]      0.0041
 chip_core/net8453                                             0.0041
 chip_core/_07856_                                             0.0041
 chip_core/_12971_                                             0.0041
 chip_core/housekeeping/_1967_                                 0.0041
 chip_core/_12211_                                             0.0041
 chip_core/_04181_                                             0.0041
 chip_core/_10607_                                             0.0041
 chip_core/soc.core.VexRiscv.lastStagePc[14]                   0.0041
 chip_core/soc.core.mgmtsoc_bus_errors[28]                     0.0041
 chip_core/_10373_                                             0.0041
 chip_core/net2225                                             0.0041
 chip_core/_04114_                                             0.0041
 chip_core/soc.core.multiregimpl135_regs1                      0.0041
 chip_core/soc.core.mgmtsoc_value_status[13]                   0.0041
 chip_core/_10007_                                             0.0041
 chip_core/_09940_                                             0.0041
 chip_core/housekeeping/_2725_                                 0.0041
 chip_core/mprj/mprj/net560                                    0.0041
 chip_core/_13116_                                             0.0041
 chip_core/_07798_                                             0.0041
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0041
 chip_core/_12714_                                             0.0041
 chip_core/_01708_                                             0.0041
 chip_core/_07395_                                             0.0041
 chip_core/soc.core.VexRiscv.lastStagePc[28]                   0.0041
 chip_core/_13471_                                             0.0041
 chip_core/housekeeping/_2544_                                 0.0041
 chip_core/housekeeping/net1106                                0.0041
 chip_core/housekeeping/_2677_                                 0.0041
 chip_core/_08277_                                             0.0041
 chip_core/housekeeping/gpio_configure[19][10]                 0.0041
 chip_core/net6871                                             0.0041
 chip_core/_07416_                                             0.0041
 chip_core/housekeeping/_0600_                                 0.0041
 chip_core/_09635_                                             0.0041
 chip_core/housekeeping/_3042_                                 0.0041
 chip_core/soc.core.interface10_bank_bus_dat_r[11]             0.0041
 chip_core/_07277_                                             0.0041
 chip_core/mprj/mprj/net697                                    0.0041
 chip_core/soc.core.interface0_bank_bus_dat_r[23]              0.0041
 chip_core/_04865_                                             0.0041
 chip_core/_10117_                                             0.0041
 chip_core/housekeeping/net1790                                0.0041
 chip_core/net8138                                             0.0041
 chip_core/housekeeping/net3040                                0.0041
 chip_core/_08303_                                             0.0041
 chip_core/_13186_                                             0.0041
 chip_core/_13905_                                             0.0041
 chip_core/_06912_                                             0.0041
 chip_core/_13380_                                             0.0041
 chip_core/housekeeping/_0584_                                 0.0041
 chip_core/_12591_                                             0.0041
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[22]   0.0041
 chip_core/_14500_                                             0.0041
 chip_core/housekeeping/_2708_                                 0.0041
 chip_core/soc.core.storage_1[9][7]                            0.0041
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[3]   0.0041
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[3]         0.0041
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[3]   0.0041
 chip_core/_07260_                                             0.0041
 chip_core/net4078                                             0.0041
 chip_core/_09592_                                             0.0041
 chip_core/_07949_                                             0.0041
 chip_core/housekeeping/_0863_                                 0.0041
 chip_core/soc.core.mgmtsoc_reload_storage[21]                 0.0041
 chip_core/_09776_                                             0.0041
 chip_core/housekeeping/net696                                 0.0041
 chip_core/_08654_                                             0.0041
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[2].X           0.0041
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[2].X   0.0041
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[2].X   0.0041
 chip_core/_03128_                                             0.0041
 chip_core/housekeeping/_0534_                                 0.0041
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][3]      0.0041
 chip_core/net13677                                            0.0041
 chip_core/_07644_                                             0.0041
 chip_core/_03804_                                             0.0041
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][5]      0.0041
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][21]     0.0041
 chip_core/housekeeping/gpio_configure[33][2]                  0.0041
 chip_core/net4862                                             0.0041
 chip_core/soc.core.uart_rx_fifo_produce[0]                    0.0041
 chip_core/_13427_                                             0.0041
 chip_core/_08524_                                             0.0041
 chip_core/housekeeping/_2036_                                 0.0041
 chip_core/_02941_                                             0.0041
 chip_core/housekeeping/_0513_                                 0.0041
 chip_core/_12036_                                             0.0041
 chip_core/_10126_                                             0.0041
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0041
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0041
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0041
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][15]      0.0041
 chip_core/_01538_                                             0.0041
 chip_core/net5451                                             0.0041
 chip_core/housekeeping/gpio_configure[36][4]                  0.0041
 chip_core/_01580_                                             0.0041
 chip_core/housekeeping/net1649                                0.0041
 chip_core/_06692_                                             0.0041
 chip_core/net3692                                             0.0041
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][10]     0.0041
 chip_core/_10142_                                             0.0041
 chip_core/_08471_                                             0.0041
 chip_core/soc.core.multiregimpl41_regs0                       0.0041
 chip_core/_03272_                                             0.0041
 chip_core/net7604                                             0.0041
 chip_core/soc.core.VexRiscv.execute_to_memory_REGFILE_WRITE_VALID   0.0041
 chip_core/soc.core.multiregimpl80_regs0                       0.0041
 chip_core/_03021_                                             0.0041
 chip_core/housekeeping/gpio_configure[5][5]                   0.0041
 chip_core/housekeeping/net2160                                0.0041
 chip_core/_01377_                                             0.0041
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[17].X          0.0041
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[17].X   0.0041
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[17].X   0.0041
 chip_core/net12068                                            0.0041
 chip_core/_01458_                                             0.0041
 chip_core/soc.core.multiregimpl71_regs0                       0.0041
 chip_core/_02451_                                             0.0041
 chip_core/net4154                                             0.0041
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][16]      0.0041
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][8]   0.0041
 chip_core/housekeeping/_0585_                                 0.0041
 chip_core/soc.core.mgmtsoc_value_status[20]                   0.0041
 chip_core/housekeeping/_0343_                                 0.0040
 chip_core/housekeeping/net1295                                0.0040
 chip_core/_01358_                                             0.0040
 chip_core/_08169_                                             0.0040
 chip_core/_07437_                                             0.0040
 chip_core/_08596_                                             0.0040
 chip_core/_06932_                                             0.0040
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[22].X          0.0040
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[22].X   0.0040
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[22].X   0.0040
 chip_core/_04469_                                             0.0040
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0040
 chip_core/net5779                                             0.0040
 chip_core/_10121_                                             0.0040
 chip_core/soc.core.storage[11][3]                             0.0040
 chip_core/_01669_                                             0.0040
 chip_core/net7613                                             0.0040
 chip_core/housekeeping/gpio_configure[7][11]                  0.0040
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][20]      0.0040
 chip_core/_08009_                                             0.0040
 chip_core/mprj/mprj/net978                                    0.0040
 chip_core/housekeeping/net1596                                0.0040
 chip_core/housekeeping/_2933_                                 0.0040
 chip_core/housekeeping/net2475                                0.0040
 chip_core/_12157_                                             0.0040
 chip_core/housekeeping/net1682                                0.0040
 chip_core/soc.core.spi_master_count[2]                        0.0040
 chip_core/net3525                                             0.0040
 chip_core/housekeeping/net2362                                0.0040
 chip_core/housekeeping/net2717                                0.0040
 chip_core/housekeeping/_0209_                                 0.0040
 chip_core/_04862_                                             0.0040
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][17]     0.0040
 chip_core/_04844_                                             0.0040
 chip_core/soc.core.la_oe_storage[86]                          0.0040
 chip_core/housekeeping/net1983                                0.0040
 chip_core/_08542_                                             0.0040
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][20]     0.0040
 chip_core/housekeeping/net1776                                0.0040
 chip_core/net7997                                             0.0040
 chip_core/_09097_                                             0.0040
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[2]           0.0040
 chip_core/_12503_                                             0.0040
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[21]   0.0040
 chip_core/housekeeping/_0617_                                 0.0040
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][18]     0.0040
 chip_core/net7182                                             0.0040
 chip_core/_10025_                                             0.0040
 chip_core/housekeeping/_0623_                                 0.0040
 chip_core/net6882                                             0.0040
 chip_core/gpio_control_in_2[3].shift_register[10]             0.0040
 chip_core/_14546_                                             0.0040
 chip_core/_07207_                                             0.0040
 chip_core/soc.core.la_ien_storage[73]                         0.0040
 chip_core/_01760_                                             0.0040
 chip_core/housekeeping/_3035_                                 0.0040
 chip_core/_00229_                                             0.0040
 chip_core/_08456_                                             0.0040
 chip_core/_09105_                                             0.0040
 chip_core/_02940_                                             0.0040
 chip_core/_11811_                                             0.0040
 chip_core/_08264_                                             0.0040
 chip_core/_04915_                                             0.0040
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[30]   0.0040
 chip_core/housekeeping/net2700                                0.0040
 chip_core/net8815                                             0.0040
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][15]     0.0040
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][17]     0.0040
 chip_core/_10170_                                             0.0040
 chip_core/_12080_                                             0.0040
 chip_core/_08125_                                             0.0040
 chip_core/housekeeping/net2451                                0.0040
 chip_core/net3802                                             0.0040
 chip_core/_00247_                                             0.0040
 chip_core/housekeeping/net2739                                0.0040
 chip_core/_07894_                                             0.0040
 chip_core/_07193_                                             0.0040
 chip_core/housekeeping/net2748                                0.0040
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][4]      0.0040
 chip_core/mprj/mprj/net977                                    0.0040
 chip_core/housekeeping/_0090_                                 0.0040
 chip_core/gpio_control_in_2[14].shift_register[0]             0.0040
 chip_core/housekeeping/gpio_configure[0][10]                  0.0040
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][17]     0.0040
 chip_core/_10352_                                             0.0040
 chip_core/net4421                                             0.0040
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][1]      0.0040
 chip_core/housekeeping/net2253                                0.0040
 chip_core/_07255_                                             0.0040
 chip_core/_02939_                                             0.0040
 chip_core/housekeeping/net257                                 0.0040
 chip_core/net14679                                            0.0040
 chip_core/housekeeping/_1539_                                 0.0040
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][7]      0.0040
 chip_core/net9330                                             0.0040
 chip_core/housekeeping/net3070                                0.0040
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[30]   0.0040
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[30]   0.0040
 chip_core/housekeeping/net640                                 0.0040
 chip_core/net3307                                             0.0040
 chip_core/_11877_                                             0.0040
 chip_core/_00138_                                             0.0040
 chip_core/_10035_                                             0.0040
 chip_core/housekeeping/_0932_                                 0.0040
 chip_core/net12019                                            0.0040
 chip_core/soc.core.interface0_bank_bus_dat_r[19]              0.0040
 chip_core/soc.core.dbg_uart_rx_count[2]                       0.0040
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][29]      0.0040
 chip_core/housekeeping/net2476                                0.0040
 chip_core/_06801_                                             0.0040
 chip_core/net7256                                             0.0040
 chip_core/net4141                                             0.0040
 chip_core/net2234                                             0.0040
 chip_core/housekeeping/net2917                                0.0040
 chip_core/_07283_                                             0.0040
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][22]      0.0040
 chip_core/_13585_                                             0.0040
 chip_core/gpio_control_in_2[3].shift_register[2]              0.0040
 chip_core/_08213_                                             0.0040
 chip_core/_09918_                                             0.0040
 chip_core/_08012_                                             0.0040
 chip_core/housekeeping/net2260                                0.0040
 chip_core/_13475_                                             0.0040
 chip_core/_14320_                                             0.0040
 chip_core/soc.core.spi_master_miso[3]                         0.0040
 chip_core/net7974                                             0.0040
 chip_core/net3631                                             0.0040
 chip_core/_07385_                                             0.0040
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[31]   0.0040
 chip_core/soc.core.multiregimpl99_regs0                       0.0040
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[9]          0.0040
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][20]      0.0040
 chip_core/housekeeping/net2347                                0.0040
 chip_core/_14949_                                             0.0040
 chip_core/_00896_                                             0.0040
 chip_core/_13839_                                             0.0040
 chip_core/gpio_control_bidir_2[2].shift_register[7]           0.0040
 chip_core/housekeeping/net3179                                0.0040
 chip_core/_08031_                                             0.0040
 chip_core/housekeeping/_3001_                                 0.0040
 chip_core/_10177_                                             0.0040
 chip_core/_04481_                                             0.0040
 chip_core/_12329_                                             0.0040
 chip_core/_07344_                                             0.0040
 chip_core/net1327                                             0.0040
 chip_core/_10541_                                             0.0040
 chip_core/housekeeping/net3388                                0.0040
 chip_core/net4331                                             0.0040
 chip_core/housekeeping/net2740                                0.0040
 chip_core/_07197_                                             0.0040
 chip_core/_01550_                                             0.0040
 chip_core/net14630                                            0.0040
 chip_core/soc.core.VexRiscv.when_DebugPlugin_l260             0.0040
 chip_core/soc.core.storage[6][2]                              0.0040
 chip_core/_13711_                                             0.0040
 chip_core/_07911_                                             0.0040
 chip_core/_00340_                                             0.0040
 chip_core/mprj/mprj/net870                                    0.0040
 chip_core/housekeeping/net2202                                0.0040
 chip_core/net6854                                             0.0040
 chip_core/gpio_control_in_2[2].shift_register[8]              0.0039
 chip_core/net11329                                            0.0039
 chip_core/housekeeping/net295                                 0.0039
 chip_core/_11995_                                             0.0039
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0039
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0039
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN_buf   0.0039
 chip_core/_00241_                                             0.0039
 chip_core/housekeeping/wbbd_state[7]                          0.0039
 chip_core/soc.core.la_oe_storage[112]                         0.0039
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][21]      0.0039
 chip_core/_12780_                                             0.0039
 chip_core/net7075                                             0.0039
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[19].X          0.0039
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[19].X   0.0039
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[19].X   0.0039
 chip_core/net734                                              0.0039
 chip_core/housekeeping/gpio_configure[16][0]                  0.0039
 chip_core/_01361_                                             0.0039
 chip_core/net4352                                             0.0039
 chip_core/net8208                                             0.0039
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[18].A          0.0039
 chip_core/gpio_control_in_2[3].shift_register[1]              0.0039
 chip_core/net5160                                             0.0039
 chip_core/_15232_                                             0.0039
 chip_core/soc.core.mgmtsoc_value[13]                          0.0039
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[8]   0.0039
 chip_core/housekeeping/net2759                                0.0039
 chip_core/_08604_                                             0.0039
 chip_core/housekeeping/_0597_                                 0.0039
 chip_core/housekeeping/net2642                                0.0039
 chip_core/housekeeping/_0931_                                 0.0039
 chip_core/housekeeping/net2099                                0.0039
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.SEL[1]   0.0039
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0039
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0039
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0039
 chip_core/housekeeping/net2619                                0.0039
 chip_core/soc.core.storage[7][6]                              0.0039
 chip_core/_12292_                                             0.0039
 chip_core/housekeeping/_2393_                                 0.0039
 chip_core/soc.core.VexRiscv.lastStagePc[5]                    0.0039
 chip_core/soc.core.storage_1[1][7]                            0.0039
 chip_core/mprj/mprj/net353                                    0.0039
 chip_core/_07241_                                             0.0039
 chip_core/housekeeping/_1598_                                 0.0039
 chip_core/net4797                                             0.0039
 chip_core/housekeeping/net2424                                0.0039
 chip_core/net1216                                             0.0039
 chip_core/housekeeping/_1071_                                 0.0039
 chip_core/_10037_                                             0.0039
 chip_core/_10116_                                             0.0039
 chip_core/net1845                                             0.0039
 chip_core/housekeeping/_0646_                                 0.0039
 chip_core/_10370_                                             0.0039
 chip_core/soc.core.multiregimpl89_regs0                       0.0039
 chip_core/net3658                                             0.0039
 chip_core/_03250_                                             0.0039
 chip_core/_10849_                                             0.0039
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][15]     0.0039
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][21]      0.0039
 chip_core/net8106                                             0.0039
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][23]     0.0039
 chip_core/net10352                                            0.0039
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[13].X          0.0039
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[13].X   0.0039
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[13].X   0.0039
 chip_core/_05080_                                             0.0039
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][20]   0.0039
 chip_core/soc.core.uart_pending_re                            0.0039
 chip_core/_04293_                                             0.0039
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]   0.0039
 chip_core/net12595                                            0.0039
 chip_core/_09302_                                             0.0039
 chip_core/_10574_                                             0.0039
 chip_core/housekeeping/_1555_                                 0.0039
 chip_core/net3879                                             0.0039
 chip_core/housekeeping/pad_count_1[4]                         0.0039
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][22]     0.0039
 chip_core/soc.core.multiregimpl50_regs1                       0.0039
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][19]     0.0039
 chip_core/housekeeping/gpio_configure[5][4]                   0.0039
 chip_core/housekeeping/_0278_                                 0.0039
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][26]   0.0039
 chip_core/_15033_                                             0.0039
 chip_core/net8737                                             0.0039
 chip_core/net1215                                             0.0039
 chip_core/housekeeping/net702                                 0.0039
 chip_core/net7193                                             0.0039
 chip_core/net1459                                             0.0039
 chip_core/_11663_                                             0.0039
 chip_core/_01602_                                             0.0039
 chip_core/soc.core.uart_phy_tx_phase[19]                      0.0039
 chip_core/_13780_                                             0.0039
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0039
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0039
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0039
 chip_core/net11699                                            0.0039
 chip_core/housekeeping/_1479_                                 0.0039
 chip_core/_10821_                                             0.0039
 chip_core/soc.core.mgmtsoc_load_storage[3]                    0.0039
 chip_core/soc.core.la_out_storage[25]                         0.0039
 chip_core/_03207_                                             0.0039
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][25]     0.0039
 chip_core/housekeeping/_1562_                                 0.0039
 chip_core/_13085_                                             0.0039
 chip_core/_10571_                                             0.0039
 chip_core/housekeeping/_0132_                                 0.0039
 chip_core/_06859_                                             0.0039
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[5]         0.0039
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[5]   0.0039
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[5]   0.0039
 chip_core/soc.core.spi_master_mosi_storage[4]                 0.0039
 chip_core/_00002_                                             0.0039
 chip_core/_06736_                                             0.0039
 chip_core/_12247_                                             0.0039
 chip_core/_09944_                                             0.0039
 chip_core/_07430_                                             0.0039
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][29]      0.0039
 chip_core/net8423                                             0.0039
 chip_core/_03194_                                             0.0039
 chip_core/_13950_                                             0.0039
 chip_core/mgmt_buffers.la_data_in_mprj[12]                    0.0039
 chip_core/housekeeping/_2296_                                 0.0039
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][20]     0.0039
 chip_core/housekeeping/net2552                                0.0039
 chip_core/_10626_                                             0.0039
 chip_core/soc.core.uart_phy_tx_data_rs232phy_rs232phytx_next_value2[6]   0.0039
 chip_core/housekeeping/_0662_                                 0.0039
 chip_core/_02901_                                             0.0039
 chip_core/soc.core.la_out_storage[19]                         0.0039
 chip_core/_12995_                                             0.0039
 chip_core/soc.core.mgmtsoc_vexriscv_transfer_wait_for_ack     0.0039
 chip_core/net7477                                             0.0039
 chip_core/_04221_                                             0.0039
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]   0.0039
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][2]      0.0039
 chip_core/_07821_                                             0.0039
 chip_core/net7804                                             0.0039
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][5]      0.0039
 chip_core/_10195_                                             0.0039
 chip_core/_10055_                                             0.0039
 chip_core/housekeeping/net2214                                0.0039
 chip_core/net8584                                             0.0039
 chip_core/_01773_                                             0.0039
 chip_core/net7198                                             0.0039
 chip_core/housekeeping/net1831                                0.0039
 chip_core/_09447_                                             0.0039
 chip_core/soc.core.la_oe_storage[89]                          0.0039
 chip_core/housekeeping/net3440                                0.0039
 chip_core/housekeeping/_2910_                                 0.0039
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[10].X          0.0039
 chip_core/housekeeping/_1531_                                 0.0039
 chip_core/net2468                                             0.0039
 chip_core/_14115_                                             0.0039
 chip_core/housekeeping/net2731                                0.0039
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0039
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0039
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0039
 chip_core/net6404                                             0.0039
 chip_core/_07133_                                             0.0039
 chip_core/net4637                                             0.0039
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][8]      0.0039
 chip_core/net7191                                             0.0039
 chip_core/net13763                                            0.0039
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[10].X   0.0039
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[10].X   0.0039
 chip_core/soc.core.storage_1[4][1]                            0.0039
 chip_core/housekeeping/_1016_                                 0.0039
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][23]      0.0039
 chip_core/housekeeping/net852                                 0.0039
 chip_core/gpio_control_in_1a[2].shift_register[0]             0.0039
 chip_core/net7472                                             0.0039
 chip_core/_13347_                                             0.0039
 chip_core/_14576_                                             0.0039
 chip_core/housekeeping/_0702_                                 0.0039
 chip_core/housekeeping/net2187                                0.0039
 chip_core/net7959                                             0.0039
 chip_core/mprj/mprj/net1150                                   0.0039
 chip_core/net4292                                             0.0039
 chip_core/housekeeping/_0394_                                 0.0039
 chip_core/_12701_                                             0.0039
 chip_core/net5375                                             0.0039
 chip_core/net8527                                             0.0039
 chip_core/_08914_                                             0.0039
 chip_core/net8182                                             0.0039
 chip_core/_03687_                                             0.0039
 chip_core/_13301_                                             0.0039
 chip_core/net8683                                             0.0039
 chip_core/net6947                                             0.0039
 chip_core/_08266_                                             0.0039
 chip_core/_10599_                                             0.0039
 chip_core/net7707                                             0.0039
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[12]         0.0039
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.SEL[1]   0.0039
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[0]   0.0039
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[0]         0.0039
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[0]   0.0039
 chip_core/net15014                                            0.0039
 chip_core/soc.core.mgmtsoc_litespimmap_storage[7]             0.0039
 chip_core/net5860                                             0.0039
 chip_core/housekeeping/net1789                                0.0039
 chip_core/_08051_                                             0.0039
 chip_core/housekeeping/_0939_                                 0.0039
 chip_core/net6766                                             0.0039
 chip_core/soc.core.storage_1[6][6]                            0.0038
 chip_core/housekeeping/net1566                                0.0038
 chip_core/housekeeping/_0593_                                 0.0038
 chip_core/housekeeping/gpio_configure[30][12]                 0.0038
 chip_core/housekeeping/net3401                                0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][28]      0.0038
 chip_core/housekeeping/net3456                                0.0038
 chip_core/_06919_                                             0.0038
 chip_core/mprj/mprj/net809                                    0.0038
 chip_core/housekeeping/net537                                 0.0038
 chip_core/housekeeping/_3112_                                 0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][16]     0.0038
 chip_core/_00912_                                             0.0038
 chip_core/net4282                                             0.0038
 chip_core/housekeeping/_0543_                                 0.0038
 chip_core/housekeeping/_0241_                                 0.0038
 chip_core/_08423_                                             0.0038
 chip_core/housekeeping/_0928_                                 0.0038
 chip_core/_00215_                                             0.0038
 chip_core/net14833                                            0.0038
 chip_core/_14841_                                             0.0038
 chip_core/housekeeping/_0663_                                 0.0038
 chip_core/soc.core.la_ien_storage[84]                         0.0038
 chip_core/soc.core.storage_1[1][3]                            0.0038
 chip_core/net8217                                             0.0038
 chip_core/soc.core.la_oe_storage[84]                          0.0038
 chip_core/_07080_                                             0.0038
 chip_core/_02832_                                             0.0038
 chip_core/_03310_                                             0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][11]      0.0038
 chip_core/net7577                                             0.0038
 chip_core/_08168_                                             0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][12]     0.0038
 chip_core/gpio_control_in_2[9].shift_register[3]              0.0038
 chip_core/_06837_                                             0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][11]      0.0038
 chip_core/_13830_                                             0.0038
 chip_core/_11354_                                             0.0038
 chip_core/soc.core.spi_master_miso[7]                         0.0038
 chip_core/_04237_                                             0.0038
 chip_core/_01144_                                             0.0038
 chip_core/housekeeping/net2418                                0.0038
 chip_core/net6104                                             0.0038
 chip_core/_08393_                                             0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][31]     0.0038
 chip_core/housekeeping/gpio_configure[11][11]                 0.0038
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[4]         0.0038
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[4]   0.0038
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[4]   0.0038
 chip_core/_07973_                                             0.0038
 chip_core/net5457                                             0.0038
 chip_core/housekeeping/_2391_                                 0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][30]     0.0038
 chip_core/_13420_                                             0.0038
 chip_core/_07353_                                             0.0038
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[1]   0.0038
 chip_core/soc.core.la_ien_storage[88]                         0.0038
 chip_core/_06937_                                             0.0038
 chip_core/_07885_                                             0.0038
 chip_core/soc.core.interface6_bank_bus_dat_r[23]              0.0038
 chip_core/net5803                                             0.0038
 chip_core/housekeeping/gpio_configure[28][2]                  0.0038
 chip_core/net1222                                             0.0038
 chip_core/net7599                                             0.0038
 chip_core/_08474_                                             0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][6]      0.0038
 chip_core/_01816_                                             0.0038
 chip_core/_07047_                                             0.0038
 chip_core/_08005_                                             0.0038
 chip_core/housekeeping/_0583_                                 0.0038
 chip_core/housekeeping/net2615                                0.0038
 chip_core/_09153_                                             0.0038
 chip_core/_03056_                                             0.0038
 chip_core/net6959                                             0.0038
 chip_core/soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]   0.0038
 chip_core/net5644                                             0.0038
 chip_core/_15415_                                             0.0038
 chip_core/net10339                                            0.0038
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][3]   0.0038
 chip_core/net4690                                             0.0038
 chip_core/housekeeping/gpio_configure[30][2]                  0.0038
 chip_core/net8335                                             0.0038
 chip_core/soc.core.interface12_bank_bus_dat_r[0]              0.0038
 chip_core/housekeeping/_1488_                                 0.0038
 chip_core/soc.core.mgmtsoc_load_storage[24]                   0.0038
 chip_core/housekeeping/net2859                                0.0038
 chip_core/_12532_                                             0.0038
 chip_core/housekeeping/net3204                                0.0038
 chip_core/soc.core.dbg_uart_rx_phase[0]                       0.0038
 chip_core/net4461                                             0.0038
 chip_core/net1189                                             0.0038
 chip_core/housekeeping/_0455_                                 0.0038
 chip_core/housekeeping/_0515_                                 0.0038
 chip_core/soc.core.la_ien_storage[93]                         0.0038
 chip_core/net8594                                             0.0038
 chip_core/_00132_                                             0.0038
 chip_core/_11269_                                             0.0038
 chip_core/housekeeping/net3054                                0.0038
 chip_core/_10510_                                             0.0038
 chip_core/_03261_                                             0.0038
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0038
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0038
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0038
 chip_core/_02893_                                             0.0038
 chip_core/housekeeping/net2091                                0.0038
 chip_core/soc.core.la_out_storage[9]                          0.0038
 chip_core/_07053_                                             0.0038
 chip_core/housekeeping/net2048                                0.0038
 chip_core/net8998                                             0.0038
 chip_core/_10193_                                             0.0038
 chip_core/net7724                                             0.0038
 chip_core/housekeeping/gpio_configure[26][6]                  0.0038
 chip_core/net9099                                             0.0038
 chip_core/_01471_                                             0.0038
 chip_core/housekeeping/net1547                                0.0038
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0038
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0038
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0038
 chip_core/net9123                                             0.0038
 chip_core/housekeeping/gpio_configure[13][5]                  0.0038
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0038
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0038
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0038
 chip_core/soc.core.mgmtsoc_reload_storage[6]                  0.0038
 chip_core/housekeeping/net3393                                0.0038
 chip_core/_10561_                                             0.0038
 chip_core/_04486_                                             0.0038
 chip_core/net5050                                             0.0038
 chip_core/_04417_                                             0.0038
 chip_core/housekeeping/net2667                                0.0038
 chip_core/_05016_                                             0.0038
 chip_core/housekeeping/net1787                                0.0038
 chip_core/soc.core.storage_1[8][0]                            0.0038
 chip_core/_14088_                                             0.0038
 chip_core/net7293                                             0.0038
 chip_core/_07312_                                             0.0038
 chip_core/_02807_                                             0.0038
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][12]   0.0038
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[14]       0.0038
 chip_core/housekeeping/net1762                                0.0038
 chip_core/net1751                                             0.0038
 chip_core/housekeeping/_0137_                                 0.0038
 chip_core/housekeeping/net1964                                0.0038
 chip_core/net4821                                             0.0038
 chip_core/mprj/mprj/net568                                    0.0038
 chip_core/housekeeping/gpio_configure[32][6]                  0.0038
 chip_core/soc.core.storage[1][4]                              0.0038
 chip_core/_07061_                                             0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][12]     0.0038
 chip_core/_12683_                                             0.0038
 chip_core/_12634_                                             0.0038
 chip_core/housekeeping/_1859_                                 0.0038
 chip_core/_08466_                                             0.0038
 chip_core/_10785_                                             0.0038
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0038
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0038
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0038
 chip_core/housekeeping/_1240_                                 0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][17]     0.0038
 chip_core/soc.core.uart_phy_tx_data_rs232phy_rs232phytx_next_value2[7]   0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][31]     0.0038
 chip_core/net9092                                             0.0038
 chip_core/_08819_                                             0.0038
 chip_core/_10761_                                             0.0038
 chip_core/housekeeping/net2295                                0.0038
 chip_core/_02382_                                             0.0038
 chip_core/net14905                                            0.0038
 chip_core/_09830_                                             0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][30]     0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][23]      0.0038
 chip_core/net5927                                             0.0038
 chip_core/_14996_                                             0.0038
 chip_core/_13421_                                             0.0038
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0038
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0038
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0038
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[7]        0.0038
 chip_core/net5192                                             0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][12]     0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][11]     0.0038
 chip_core/_06836_                                             0.0038
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0038
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0038
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0038
 chip_core/net9119                                             0.0038
 chip_core/net11966                                            0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][4]      0.0038
 chip_core/net4270                                             0.0038
 chip_core/net6055                                             0.0038
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][15]     0.0038
 chip_core/_03345_                                             0.0038
 chip_core/soc.core.multiregimpl97_regs0                       0.0038
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[25]               0.0038
 chip_core/housekeeping/mgmt_gpio_data_buf[7]                  0.0038
 chip_core/_14041_                                             0.0038
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/housekeeping/_0785_                                 0.0037
 chip_core/soc.core.la_oe_storage[124]                         0.0037
 chip_core/_13441_                                             0.0037
 chip_core/soc.core.la_oe_storage[64]                          0.0037
 chip_core/_03966_                                             0.0037
 chip_core/soc.core.storage_1[14][6]                           0.0037
 chip_core/_09442_                                             0.0037
 chip_core/net8344                                             0.0037
 chip_core/_12239_                                             0.0037
 chip_core/_03150_                                             0.0037
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[14]    0.0037
 chip_core/housekeeping/net959                                 0.0037
 chip_core/_03237_                                             0.0037
 chip_core/net5298                                             0.0037
 chip_core/net5398                                             0.0037
 chip_core/_04883_                                             0.0037
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[15].X          0.0037
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[15].X   0.0037
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[15].X   0.0037
 chip_core/_14866_                                             0.0037
 chip_core/soc.core.mgmtsoc_load_storage[29]                   0.0037
 chip_core/net7717                                             0.0037
 chip_core/housekeeping/net1560                                0.0037
 chip_core/housekeeping/_2297_                                 0.0037
 chip_core/net5294                                             0.0037
 chip_core/_10575_                                             0.0037
 chip_core/_02432_                                             0.0037
 chip_core/housekeeping/_0256_                                 0.0037
 chip_core/net7064                                             0.0037
 chip_core/net3072                                             0.0037
 chip_core/soc.core.dbg_uart_words_count[3]                    0.0037
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[15].X          0.0037
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[15].X   0.0037
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[15].X   0.0037
 chip_core/_04183_                                             0.0037
 chip_core/housekeeping/_0740_                                 0.0037
 chip_core/_08656_                                             0.0037
 chip_core/_04430_                                             0.0037
 chip_core/housekeeping/net1856                                0.0037
 chip_core/housekeeping/net2840                                0.0037
 chip_core/_04006_                                             0.0037
 chip_core/_14869_                                             0.0037
 chip_core/housekeeping/net3039                                0.0037
 chip_core/housekeeping/gpio_configure[8][11]                  0.0037
 chip_core/housekeeping/_0102_                                 0.0037
 chip_core/net14680                                            0.0037
 chip_core/mgmt_buffers.mprj_dat_i_user[2]                     0.0037
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/housekeeping/_0994_                                 0.0037
 chip_core/net5866                                             0.0037
 chip_core/_02981_                                             0.0037
 chip_core/soc.core.mgmtsoc_value_status[27]                   0.0037
 chip_core/housekeeping/_1253_                                 0.0037
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][8]       0.0037
 chip_core/_07173_                                             0.0037
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/net6630                                             0.0037
 chip_core/net10378                                            0.0037
 chip_core/soc.core.mgmtsoc_bus_errors[6]                      0.0037
 chip_core/_13750_                                             0.0037
 chip_core/_14025_                                             0.0037
 chip_core/_07764_                                             0.0037
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0037
 chip_core/housekeeping/_2880_                                 0.0037
 chip_core/housekeeping/net2072                                0.0037
 chip_core/_09253_                                             0.0037
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][12]   0.0037
 chip_core/_04188_                                             0.0037
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][15]      0.0037
 chip_core/housekeeping/net2375                                0.0037
 chip_core/mprj/mprj/_033_                                     0.0037
 chip_core/_07084_                                             0.0037
 chip_core/housekeeping/net1996                                0.0037
 chip_core/mprj/mprj/net893                                    0.0037
 chip_core/housekeeping/_1551_                                 0.0037
 chip_core/_03903_                                             0.0037
 chip_core/net12471                                            0.0037
 chip_core/net7065                                             0.0037
 chip_core/housekeeping/gpio_configure[24][3]                  0.0037
 chip_core/gpio_control_in_2[0].shift_register[11]             0.0037
 chip_core/soc.core.gpioin4_gpioin4_in_pads_n_d                0.0037
 chip_core/_06690_                                             0.0037
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[13]    0.0037
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0037
 chip_core/mprj/mprj/net1142                                   0.0037
 chip_core/soc.core.interface4_bank_bus_dat_r[0]               0.0037
 chip_core/_03198_                                             0.0037
 chip_core/mgmt_buffers.la_oenb_core[47]                       0.0037
 chip_core/housekeeping/_1233_                                 0.0037
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[23]    0.0037
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/housekeeping/_0431_                                 0.0037
 chip_core/soc.core.storage_1[10][3]                           0.0037
 chip_core/housekeeping/net2244                                0.0037
 chip_core/net6433                                             0.0037
 chip_core/housekeeping/net1546                                0.0037
 chip_core/housekeeping/_3020_                                 0.0037
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][24]      0.0037
 chip_core/housekeeping/_0491_                                 0.0037
 chip_core/_04148_                                             0.0037
 chip_core/housekeeping/net2361                                0.0037
 chip_core/_11374_                                             0.0037
 chip_core/_13153_                                             0.0037
 chip_core/net9404                                             0.0037
 chip_core/_02966_                                             0.0037
 chip_core/_13737_                                             0.0037
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][19]      0.0037
 chip_core/soc.core.multiregimpl116_regs1                      0.0037
 chip_core/housekeeping/net661                                 0.0037
 chip_core/_12434_                                             0.0037
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[15]   0.0037
 chip_core/net3593                                             0.0037
 chip_core/housekeeping/_0335_                                 0.0037
 chip_core/net4167                                             0.0037
 chip_core/_07508_                                             0.0037
 chip_core/_08612_                                             0.0037
 chip_core/housekeeping/net2670                                0.0037
 chip_core/_06759_                                             0.0037
 chip_core/_08197_                                             0.0037
 chip_core/_00212_                                             0.0037
 chip_core/housekeeping/_1180_                                 0.0037
 chip_core/_07364_                                             0.0037
 chip_core/net2595                                             0.0037
 chip_core/net4302                                             0.0037
 chip_core/_01836_                                             0.0037
 chip_core/_14076_                                             0.0037
 chip_core/housekeeping/net3292                                0.0037
 chip_core/_15350_                                             0.0037
 chip_core/_04140_                                             0.0037
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[30]              0.0037
 chip_core/net4787                                             0.0037
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][7]       0.0037
 chip_core/soc.core.la_oe_storage[114]                         0.0037
 chip_core/_15150_                                             0.0037
 chip_core/_12171_                                             0.0037
 chip_core/housekeeping/net3128                                0.0037
 chip_core/_08498_                                             0.0037
 chip_core/net10340                                            0.0037
 chip_core/housekeeping/gpio_configure[14][3]                  0.0037
 chip_core/_00232_                                             0.0037
 chip_core/net7153                                             0.0037
 chip_core/soc.core.la_oe_storage[94]                          0.0037
 chip_core/net7636                                             0.0037
 chip_core/housekeeping/net3123                                0.0037
 chip_core/housekeeping/net3083                                0.0037
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0037
 chip_core/housekeeping/net552                                 0.0037
 chip_core/net4303                                             0.0037
 chip_core/mprj/mprj/net818                                    0.0037
 chip_core/housekeeping/_3166_                                 0.0037
 chip_core/net7530                                             0.0037
 chip_core/housekeeping/net1794                                0.0037
 chip_core/housekeeping/gpio_configure[19][6]                  0.0037
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0037
 chip_core/net11935                                            0.0037
 chip_core/net3465                                             0.0037
 chip_core/net6669                                             0.0037
 chip_core/soc.core.spi_master_control_storage[2]              0.0037
 chip_core/housekeeping/net2067                                0.0037
 chip_core/net4689                                             0.0037
 chip_core/mprj/mprj/net383                                    0.0037
 chip_core/housekeeping/net1303                                0.0037
 chip_core/_08843_                                             0.0037
 chip_core/net3620                                             0.0037
 chip_core/_05128_                                             0.0037
 chip_core/_01422_                                             0.0037
 chip_core/net5476                                             0.0037
 chip_core/_03527_                                             0.0037
 chip_core/_00217_                                             0.0037
 chip_core/net5852                                             0.0037
 chip_core/_10990_                                             0.0037
 chip_core/_10149_                                             0.0037
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][7]      0.0037
 chip_core/_10263_                                             0.0037
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0037
 chip_core/housekeeping/net1889                                0.0037
 chip_core/_04075_                                             0.0037
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][31]      0.0037
 chip_core/housekeeping/net2718                                0.0037
 chip_core/_14118_                                             0.0037
 chip_core/net7849                                             0.0037
 chip_core/housekeeping/_0669_                                 0.0037
 chip_core/_00038_                                             0.0037
 chip_core/_06975_                                             0.0037
 chip_core/net8435                                             0.0037
 chip_core/housekeeping/mgmt_gpio_data[22]                     0.0037
 chip_core/_13341_                                             0.0037
 chip_core/soc.core.multiregimpl136_regs0                      0.0037
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][9]       0.0037
 chip_core/soc.core.multiregimpl106_regs0                      0.0037
 chip_core/housekeeping/net2536                                0.0037
 chip_core/_10247_                                             0.0037
 chip_core/net6487                                             0.0037
 chip_core/soc.core.la_ien_storage[116]                        0.0037
 chip_core/net5787                                             0.0037
 chip_core/gpio_control_in_1[3].shift_register[8]              0.0037
 chip_core/_04816_                                             0.0037
 chip_core/_08507_                                             0.0037
 chip_core/housekeeping/net3372                                0.0037
 chip_core/net668                                              0.0037
 chip_core/_14840_                                             0.0037
 chip_core/soc.core.storage[11][4]                             0.0037
 chip_core/gpio_control_in_2[1].shift_register[9]              0.0037
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[31]   0.0037
 chip_core/_07305_                                             0.0037
 chip_core/net6125                                             0.0037
 chip_core/housekeeping/net1607                                0.0037
 chip_core/net6601                                             0.0037
 chip_core/mprj/mprj/net935                                    0.0037
 chip_core/_10074_                                             0.0037
 chip_core/soc.core.la_out_storage[108]                        0.0037
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0037
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0037
 chip_core/net12534                                            0.0037
 chip_core/net8869                                             0.0036
 chip_core/housekeeping/net1812                                0.0036
 chip_core/_14039_                                             0.0036
 chip_core/soc.core.spi_master_mosi_data[4]                    0.0036
 chip_core/net4087                                             0.0036
 chip_core/_08307_                                             0.0036
 chip_core/_09528_                                             0.0036
 chip_core/_07460_                                             0.0036
 chip_core/_13715_                                             0.0036
 chip_core/_11430_                                             0.0036
 chip_core/housekeeping/net1669                                0.0036
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][0]      0.0036
 chip_core/_10010_                                             0.0036
 chip_core/net14821                                            0.0036
 chip_core/housekeeping/_2149_                                 0.0036
 chip_core/net4030                                             0.0036
 chip_core/_07660_                                             0.0036
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0036
 chip_core/net7531                                             0.0036
 chip_core/_10724_                                             0.0036
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][30]     0.0036
 chip_core/housekeeping/net1550                                0.0036
 chip_core/soc.core.storage[12][6]                             0.0036
 chip_core/mprj/mprj/net979                                    0.0036
 chip_core/_03379_                                             0.0036
 chip_core/_01094_                                             0.0036
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][0]      0.0036
 chip_core/net5885                                             0.0036
 chip_core/_13745_                                             0.0036
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][18]     0.0036
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0036
 chip_core/soc.core.multiregimpl16_regs0                       0.0036
 chip_core/housekeeping/gpio_configure[3][11]                  0.0036
 chip_core/net8598                                             0.0036
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][31]      0.0036
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][0]   0.0036
 chip_core/_09314_                                             0.0036
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][19]   0.0036
 chip_core/housekeeping/net1511                                0.0036
 chip_core/net5254                                             0.0036
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][14]     0.0036
 chip_core/_13499_                                             0.0036
 chip_core/_00650_                                             0.0036
 chip_core/net3233                                             0.0036
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][18]     0.0036
 chip_core/soc.core.spi_master_miso[4]                         0.0036
 chip_core/soc.core.VexRiscv.CsrPlugin_mcause_exceptionCode[1]   0.0036
 chip_core/net7078                                             0.0036
 chip_core/net8665                                             0.0036
 chip_core/housekeeping/net2162                                0.0036
 chip_core/housekeeping/gpio_configure[0][4]                   0.0036
 chip_core/housekeeping/net3170                                0.0036
 chip_core/housekeeping/net3254                                0.0036
 chip_core/soc.core.int_rst                                    0.0036
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid   0.0036
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0036
 chip_core/net5284                                             0.0036
 chip_core/_10508_                                             0.0036
 chip_core/housekeeping/_0337_                                 0.0036
 chip_core/_09732_                                             0.0036
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]   0.0036
 chip_core/_07858_                                             0.0036
 chip_core/housekeeping/net1627                                0.0036
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0036
 chip_core/_09503_                                             0.0036
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][22]   0.0036
 chip_core/soc.core.storage[8][2]                              0.0036
 chip_core/net7882                                             0.0036
 chip_core/net14926                                            0.0036
 chip_core/net4071                                             0.0036
 chip_core/housekeeping/net1595                                0.0036
 chip_core/_11933_                                             0.0036
 chip_core/_10756_                                             0.0036
 chip_core/net1072                                             0.0036
 chip_core/housekeeping/net3094                                0.0036
 chip_core/_07790_                                             0.0036
 chip_core/housekeeping/_0210_                                 0.0036
 chip_core/_08732_                                             0.0036
 chip_core/net7920                                             0.0036
 chip_core/housekeeping/_2429_                                 0.0036
 chip_core/housekeeping/net1626                                0.0036
 chip_core/net8602                                             0.0036
 chip_core/_00407_                                             0.0036
 chip_core/soc.core.VexRiscv.CsrPlugin_mip_MEIP                0.0036
 chip_core/_08910_                                             0.0036
 chip_core/housekeeping/_1311_                                 0.0036
 chip_core/net13090                                            0.0036
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_fetchPc_inc      0.0036
 chip_core/housekeeping/_0451_                                 0.0036
 chip_core/net8608                                             0.0036
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0036
 chip_core/housekeeping/net2564                                0.0036
 chip_core/housekeeping/net160                                 0.0036
 chip_core/_04080_                                             0.0036
 chip_core/mprj/mprj/net606                                    0.0036
 chip_core/_07167_                                             0.0036
 chip_core/_12857_                                             0.0036
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[1]   0.0036
 chip_core/net14781                                            0.0036
 chip_core/housekeeping/_0821_                                 0.0036
 chip_core/net12416                                            0.0036
 chip_core/net55                                               0.0036
 chip_core/_12863_                                             0.0036
 chip_core/net9640                                             0.0036
 chip_core/housekeeping/_0734_                                 0.0036
 chip_core/soc.core.multiregimpl65_regs0                       0.0036
 chip_core/net12307                                            0.0036
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[9]   0.0036
 chip_core/housekeeping/net2955                                0.0036
 chip_core/housekeeping/net2068                                0.0036
 chip_core/housekeeping/net3188                                0.0036
 chip_core/housekeeping/net2621                                0.0036
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][30]     0.0036
 chip_core/net4327                                             0.0036
 chip_core/housekeeping/_0382_                                 0.0036
 chip_core/_08187_                                             0.0036
 chip_core/_14154_                                             0.0036
 chip_core/net11087                                            0.0036
 chip_core/net11641                                            0.0036
 chip_core/_08050_                                             0.0036
 chip_core/net7292                                             0.0036
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[12]    0.0036
 chip_core/_04537_                                             0.0036
 chip_core/housekeeping/_0603_                                 0.0036
 chip_core/soc.core.la_out_storage[84]                         0.0036
 chip_core/net6755                                             0.0036
 chip_core/net7374                                             0.0036
 chip_core/_07993_                                             0.0036
 chip_core/net8823                                             0.0036
 chip_core/_03073_                                             0.0036
 chip_core/net7752                                             0.0036
 chip_core/gpio_control_in_1a[4].shift_register[6]             0.0036
 chip_core/_03225_                                             0.0036
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[21]       0.0036
 chip_core/net8132                                             0.0036
 chip_core/_07399_                                             0.0036
 chip_core/net6585                                             0.0036
 chip_core/_01609_                                             0.0036
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[8]          0.0036
 chip_core/soc.core.la_out_storage[53]                         0.0036
 chip_core/net2561                                             0.0036
 chip_core/housekeeping/_2787_                                 0.0036
 chip_core/net5863                                             0.0036
 chip_core/net8235                                             0.0036
 chip_core/_14331_                                             0.0036
 chip_core/soc.core.storage[15][1]                             0.0036
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][18]   0.0036
 chip_core/_06978_                                             0.0036
 chip_core/housekeeping/_0346_                                 0.0036
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[7]   0.0036
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][21]      0.0036
 chip_core/housekeeping/net3092                                0.0036
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][29]   0.0036
 chip_core/net2585                                             0.0036
 chip_core/mgmt_buffers.mprj_adr_o_core[25]                    0.0036
 chip_core/housekeeping/net2749                                0.0036
 chip_core/gpio_control_in_2[1].shift_register[0]              0.0036
 chip_core/_08008_                                             0.0036
 chip_core/housekeeping/gpio_configure[12][4]                  0.0036
 chip_core/_01475_                                             0.0036
 chip_core/housekeeping/_0535_                                 0.0036
 chip_core/housekeeping/net1540                                0.0036
 chip_core/_03308_                                             0.0036
 chip_core/_14934_                                             0.0036
 chip_core/net4505                                             0.0036
 chip_core/housekeeping/gpio_configure[26][10]                 0.0036
 chip_core/soc.core.interface0_bank_bus_dat_r[15]              0.0036
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][28]   0.0036
 chip_core/net7203                                             0.0036
 chip_core/_12067_                                             0.0036
 chip_core/mprj/mprj/net848                                    0.0036
 chip_core/housekeeping/gpio_configure[30][7]                  0.0036
 chip_core/_04475_                                             0.0036
 chip_core/_03331_                                             0.0036
 chip_core/net4661                                             0.0036
 chip_core/gpio_control_in_2[12].shift_register[9]             0.0036
 chip_core/soc.core.VexRiscv.decode_to_execute_REGFILE_WRITE_VALID   0.0036
 chip_core/net8573                                             0.0036
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[17]              0.0036
 chip_core/_08352_                                             0.0036
 chip_core/housekeeping/net3183                                0.0036
 chip_core/_06933_                                             0.0036
 chip_core/net5738                                             0.0036
 chip_core/net9750                                             0.0036
 chip_core/housekeeping/_3094_                                 0.0036
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0036
 chip_core/_07862_                                             0.0036
 chip_core/_07164_                                             0.0036
 chip_core/mprj/mprj/net902                                    0.0036
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][21]     0.0036
 chip_core/net1679                                             0.0036
 chip_core/net4489                                             0.0036
 chip_core/housekeeping/_0569_                                 0.0036
 chip_core/_03923_                                             0.0036
 chip_core/housekeeping/_0120_                                 0.0036
 chip_core/_08700_                                             0.0036
 chip_core/net6159                                             0.0036
 chip_core/_08816_                                             0.0036
 chip_core/_11238_                                             0.0036
 chip_core/_10623_                                             0.0036
 chip_core/net4134                                             0.0036
 chip_core/net4457                                             0.0036
 chip_core/net8126                                             0.0036
 chip_core/_11299_                                             0.0036
 chip_core/soc.core.mgmtsoc_reload_storage[10]                 0.0036
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0036
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0036
 chip_core/_10610_                                             0.0036
 chip_core/mprj/mprj/net1050                                   0.0036
 chip_core/housekeeping/mgmt_gpio_data[21]                     0.0036
 chip_core/_02518_                                             0.0036
 chip_core/_15442_                                             0.0036
 chip_core/_04449_                                             0.0036
 chip_core/net5561                                             0.0036
 chip_core/housekeeping/_0875_                                 0.0036
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[27]   0.0035
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][28]     0.0035
 chip_core/net6552                                             0.0035
 chip_core/soc.core.mgmtsoc_litespimmap_storage[6]             0.0035
 chip_core/_04251_                                             0.0035
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][10]     0.0035
 chip_core/net5673                                             0.0035
 chip_core/net12137                                            0.0035
 chip_core/gpio_control_bidir_1[1].shift_register[6]           0.0035
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]   0.0035
 chip_core/net1693                                             0.0035
 chip_core/housekeeping/hkspi.odata[2]                         0.0035
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0035
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0035
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0035
 chip_core/gpio_control_bidir_2[2].shift_register[11]          0.0035
 chip_core/housekeeping/gpio_configure[19][1]                  0.0035
 chip_core/housekeeping/net1977                                0.0035
 chip_core/housekeeping/gpio_configure[11][4]                  0.0035
 chip_core/_07000_                                             0.0035
 chip_core/housekeeping/_0198_                                 0.0035
 chip_core/_02969_                                             0.0035
 chip_core/_04437_                                             0.0035
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[8]         0.0035
 chip_core/housekeeping/serial_data_staging_1[7]               0.0035
 chip_core/net7139                                             0.0035
 chip_core/net9694                                             0.0035
 chip_core/_14031_                                             0.0035
 chip_core/_03958_                                             0.0035
 chip_core/net7841                                             0.0035
 chip_core/net3278                                             0.0035
 chip_core/gpio_control_in_1[2].shift_register[0]              0.0035
 chip_core/net4660                                             0.0035
 chip_core/_01557_                                             0.0035
 chip_core/_10861_                                             0.0035
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_when_InstructionCache_l342   0.0035
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][24]      0.0035
 chip_core/housekeeping/net2857                                0.0035
 chip_core/housekeeping/net2410                                0.0035
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][0]       0.0035
 chip_core/_08149_                                             0.0035
 chip_core/net1548                                             0.0035
 chip_core/housekeeping/gpio_configure[2][12]                  0.0035
 chip_core/soc.core.storage[8][3]                              0.0035
 chip_core/soc.core.multiregimpl131_regs1                      0.0035
 chip_core/_01690_                                             0.0035
 chip_core/_07066_                                             0.0035
 chip_core/_12156_                                             0.0035
 chip_core/net6581                                             0.0035
 chip_core/_03952_                                             0.0035
 chip_core/soc.core.multiregimpl49_regs1                       0.0035
 chip_core/net6865                                             0.0035
 chip_core/housekeeping/net3093                                0.0035
 chip_core/_07200_                                             0.0035
 chip_core/gpio_control_in_2[13].shift_register[2]             0.0035
 chip_core/net7273                                             0.0035
 chip_core/_06894_                                             0.0035
 chip_core/net5806                                             0.0035
 chip_core/net4957                                             0.0035
 chip_core/housekeeping/net2117                                0.0035
 chip_core/_15227_                                             0.0035
 chip_core/net6077                                             0.0035
 chip_core/net8122                                             0.0035
 chip_core/_07394_                                             0.0035
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][29]   0.0035
 chip_core/_07272_                                             0.0035
 chip_core/housekeeping/net1662                                0.0035
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][26]     0.0035
 chip_core/_08196_                                             0.0035
 chip_core/_04072_                                             0.0035
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][29]   0.0035
 chip_core/soc.core.storage_1[6][5]                            0.0035
 chip_core/housekeeping/net2546                                0.0035
 chip_core/_07440_                                             0.0035
 chip_core/_09146_                                             0.0035
 chip_core/_14891_                                             0.0035
 chip_core/housekeeping/net3234                                0.0035
 chip_core/housekeeping/net2045                                0.0035
 chip_core/_07602_                                             0.0035
 chip_core/soc.core.uart_phy_rx_data[7]                        0.0035
 chip_core/_04807_                                             0.0035
 chip_core/soc.core.interface0_bank_bus_dat_r[6]               0.0035
 chip_core/mgmt_buffers.la_data_in_enable[5]                   0.0035
 chip_core/housekeeping/net2499                                0.0035
 chip_core/housekeeping/net2120                                0.0035
 chip_core/net8406                                             0.0035
 chip_core/housekeeping/gpio_configure[25][9]                  0.0035
 chip_core/_13288_                                             0.0035
 chip_core/_01635_                                             0.0035
 chip_core/housekeeping/_3050_                                 0.0035
 chip_core/_08814_                                             0.0035
 chip_core/net6030                                             0.0035
 chip_core/_04911_                                             0.0035
 chip_core/mprj/mprj/net523                                    0.0035
 chip_core/housekeeping/net3283                                0.0035
 chip_core/soc.core.multiregimpl37_regs0                       0.0035
 chip_core/_10361_                                             0.0035
 chip_core/_06722_                                             0.0035
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[28]      0.0035
 chip_core/net11612                                            0.0035
 chip_core/net5869                                             0.0035
 chip_core/gpio_control_in_1[10].shift_register[1]             0.0035
 chip_core/soc.core.la_out_storage[57]                         0.0035
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][8]      0.0035
 chip_core/net14711                                            0.0035
 chip_core/net8364                                             0.0035
 chip_core/_04353_                                             0.0035
 chip_core/net1738                                             0.0035
 chip_core/soc.core.storage[3][3]                              0.0035
 chip_core/_04239_                                             0.0035
 chip_core/housekeeping/net2396                                0.0035
 chip_core/net4701                                             0.0035
 chip_core/_04272_                                             0.0035
 chip_core/_04439_                                             0.0035
 chip_core/net8021                                             0.0035
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][3]      0.0035
 chip_core/net11994                                            0.0035
 chip_core/_00649_                                             0.0035
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[3]                 0.0035
 chip_core/_14028_                                             0.0035
 chip_core/soc.core.multiregimpl28_regs0                       0.0035
 chip_core/net6744                                             0.0035
 chip_core/net8379                                             0.0035
 chip_core/housekeeping/_0009_                                 0.0035
 chip_core/net8997                                             0.0035
 chip_core/_10109_                                             0.0035
 chip_core/_04544_                                             0.0035
 chip_core/net4820                                             0.0035
 chip_core/net9178                                             0.0035
 chip_core/_01578_                                             0.0035
 chip_core/_15381_                                             0.0035
 chip_core/housekeeping/net169                                 0.0035
 chip_core/housekeeping/_0074_                                 0.0035
 chip_core/housekeeping/_0351_                                 0.0035
 chip_core/_14586_                                             0.0035
 chip_core/housekeeping/_0392_                                 0.0035
 chip_core/_13442_                                             0.0035
 chip_core/housekeeping/_0315_                                 0.0035
 chip_core/_10606_                                             0.0035
 chip_core/_15389_                                             0.0035
 chip_core/_04976_                                             0.0035
 chip_core/mprj/mprj/net879                                    0.0035
 chip_core/housekeeping/net1650                                0.0035
 chip_core/soc.core.spimaster_storage[10]                      0.0035
 chip_core/_00427_                                             0.0035
 chip_core/housekeeping/net371                                 0.0035
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][6]   0.0035
 chip_core/_12930_                                             0.0035
 chip_core/_03085_                                             0.0035
 chip_core/housekeeping/_3144_                                 0.0035
 chip_core/net9592                                             0.0035
 chip_core/housekeeping/net3021                                0.0035
 chip_core/_11255_                                             0.0035
 chip_core/soc.core.la_out_storage[73]                         0.0035
 chip_core/net5035                                             0.0035
 chip_core/_07090_                                             0.0035
 chip_core/_14922_                                             0.0035
 chip_core/housekeeping/gpio_configure[29][4]                  0.0035
 chip_core/_14673_                                             0.0035
 chip_core/_00157_                                             0.0035
 chip_core/soc.core.storage_1[5][1]                            0.0035
 chip_core/net7585                                             0.0035
 chip_core/housekeeping/_1021_                                 0.0035
 chip_core/_09765_                                             0.0035
 chip_core/_04066_                                             0.0035
 chip_core/net11203                                            0.0035
 chip_core/_01141_                                             0.0035
 chip_core/_04007_                                             0.0035
 chip_core/net1873                                             0.0035
 chip_core/housekeeping/_0464_                                 0.0035
 chip_core/_07901_                                             0.0035
 chip_core/net4188                                             0.0035
 chip_core/_01375_                                             0.0035
 chip_core/_03265_                                             0.0035
 chip_core/net3212                                             0.0035
 chip_core/_03092_                                             0.0035
 chip_core/net11548                                            0.0035
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][11]      0.0035
 chip_core/net1780                                             0.0035
 chip_core/_00185_                                             0.0035
 chip_core/gpio_control_in_1a[1].shift_register[11]            0.0035
 chip_core/net5896                                             0.0035
 chip_core/_03470_                                             0.0035
 chip_core/mprj/mprj/net835                                    0.0035
 chip_core/soc.core.storage_1[9][3]                            0.0035
 chip_core/net4150                                             0.0035
 chip_core/_11472_                                             0.0035
 chip_core/housekeeping/net1640                                0.0035
 chip_core/gpio_control_in_1a[1].shift_register[2]             0.0035
 chip_core/_01403_                                             0.0035
 chip_core/_07284_                                             0.0035
 chip_core/net3842                                             0.0035
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[7]   0.0035
 chip_core/_13945_                                             0.0035
 chip_core/housekeeping/_0990_                                 0.0035
 chip_core/net6167                                             0.0035
 chip_core/housekeeping/net3095                                0.0035
 chip_core/net7336                                             0.0035
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[22]       0.0035
 chip_core/_02517_                                             0.0035
 chip_core/net12520                                            0.0035
 chip_core/soc.core.la_oe_storage[62]                          0.0035
 chip_core/_10684_                                             0.0035
 chip_core/soc.core.storage_1[5][7]                            0.0034
 chip_core/housekeeping/net1803                                0.0034
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][19]   0.0034
 chip_core/housekeeping/net1941                                0.0034
 chip_core/housekeeping/net1800                                0.0034
 chip_core/housekeeping/_0638_                                 0.0034
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]   0.0034
 chip_core/net6394                                             0.0034
 chip_core/housekeeping/net1653                                0.0034
 chip_core/_01549_                                             0.0034
 chip_core/gpio_control_in_2[6].shift_register[11]             0.0034
 chip_core/_10615_                                             0.0034
 chip_core/housekeeping/_0956_                                 0.0034
 chip_core/soc.core.la_out_storage[26]                         0.0034
 chip_core/housekeeping/_0926_                                 0.0034
 chip_core/net7386                                             0.0034
 chip_core/_04466_                                             0.0034
 chip_core/soc.core.la_out_storage[89]                         0.0034
 chip_core/_14220_                                             0.0034
 chip_core/_11155_                                             0.0034
 chip_core/_01129_                                             0.0034
 chip_core/net7378                                             0.0034
 chip_core/_11429_                                             0.0034
 chip_core/_08805_                                             0.0034
 chip_core/_10052_                                             0.0034
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][16]     0.0034
 chip_core/net4512                                             0.0034
 chip_core/net4667                                             0.0034
 chip_core/_01739_                                             0.0034
 chip_core/gpio_control_in_1[6].shift_register[1]              0.0034
 chip_core/net7158                                             0.0034
 chip_core/_01697_                                             0.0034
 chip_core/net7669                                             0.0034
 chip_core/_03093_                                             0.0034
 chip_core/_07043_                                             0.0034
 chip_core/net12521                                            0.0034
 chip_core/housekeeping/net3035                                0.0034
 chip_core/net8844                                             0.0034
 chip_core/net3421                                             0.0034
 chip_core/net8626                                             0.0034
 chip_core/_13083_                                             0.0034
 chip_core/_01632_                                             0.0034
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][12]      0.0034
 chip_core/_12565_                                             0.0034
 chip_core/_04309_                                             0.0034
 chip_core/housekeeping/net2932                                0.0034
 chip_core/_01740_                                             0.0034
 chip_core/housekeeping/net3343                                0.0034
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][11]     0.0034
 chip_core/housekeeping/net1564                                0.0034
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][18]     0.0034
 chip_core/net3055                                             0.0034
 chip_core/net7142                                             0.0034
 chip_core/_12137_                                             0.0034
 chip_core/_10151_                                             0.0034
 chip_core/housekeeping/net1101                                0.0034
 chip_core/housekeeping/_0537_                                 0.0034
 chip_core/net9205                                             0.0034
 chip_core/net6840                                             0.0034
 chip_core/soc.core.slave_sel_r[2]                             0.0034
 chip_core/_07915_                                             0.0034
 chip_core/housekeeping/net2598                                0.0034
 chip_core/net1454                                             0.0034
 chip_core/housekeeping/_0699_                                 0.0034
 chip_core/net11589                                            0.0034
 chip_core/net11404                                            0.0034
 chip_core/net4760                                             0.0034
 chip_core/_10100_                                             0.0034
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][9]   0.0034
 chip_core/net12647                                            0.0034
 chip_core/net3175                                             0.0034
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][13]     0.0034
 chip_core/_03521_                                             0.0034
 chip_core/soc.core.multiregimpl23_regs0                       0.0034
 chip_core/soc.core.storage_1[12][5]                           0.0034
 chip_core/_08140_                                             0.0034
 chip_core/housekeeping/_0610_                                 0.0034
 chip_core/_07144_                                             0.0034
 chip_core/_03117_                                             0.0034
 chip_core/soc.core.multiregimpl79_regs1                       0.0034
 chip_core/_10141_                                             0.0034
 chip_core/_07860_                                             0.0034
 chip_core/net1052                                             0.0034
 chip_core/housekeeping/_0195_                                 0.0034
 chip_core/housekeeping/net2465                                0.0034
 chip_core/_03784_                                             0.0034
 chip_core/net9223                                             0.0034
 chip_core/housekeeping/_0651_                                 0.0034
 chip_core/soc.core.multiregimpl4_regs0                        0.0034
 chip_core/_10856_                                             0.0034
 chip_core/housekeeping/net3042                                0.0034
 chip_core/_01757_                                             0.0034
 chip_core/_07869_                                             0.0034
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][26]     0.0034
 chip_core/housekeeping/gpio_configure[2][5]                   0.0034
 chip_core/_09898_                                             0.0034
 chip_core/_14998_                                             0.0034
 chip_core/soc.core.interface10_bank_bus_dat_r[14]             0.0034
 chip_core/net8388                                             0.0034
 chip_core/_06959_                                             0.0034
 chip_core/_04538_                                             0.0034
 chip_core/housekeeping/net2278                                0.0034
 chip_core/housekeeping/_1003_                                 0.0034
 chip_core/housekeeping/net2285                                0.0034
 chip_core/housekeeping/net2077                                0.0034
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[0]   0.0034
 chip_core/mprj/mprj/net1127                                   0.0034
 chip_core/housekeeping/gpio_configure[27][10]                 0.0034
 chip_core/_09989_                                             0.0034
 chip_core/net13590                                            0.0034
 chip_core/_14518_                                             0.0034
 chip_core/housekeeping/_1927_                                 0.0034
 chip_core/housekeeping/net2965                                0.0034
 chip_core/net6789                                             0.0034
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[4]   0.0034
 chip_core/soc.core.storage[4][3]                              0.0034
 chip_core/soc.core.VexRiscv.CsrPlugin_mie_MEIE                0.0034
 chip_core/housekeeping/_2220_                                 0.0034
 chip_core/_13424_                                             0.0034
 chip_core/net6163                                             0.0034
 chip_core/net14651                                            0.0034
 chip_core/net12127                                            0.0034
 chip_core/soc.core.mgmtsoc_scratch_storage[31]                0.0034
 chip_core/net6511                                             0.0034
 chip_core/housekeeping/net2831                                0.0034
 chip_core/net7363                                             0.0034
 chip_core/_15022_                                             0.0034
 chip_core/housekeeping/net3240                                0.0034
 chip_core/housekeeping/_0480_                                 0.0034
 chip_core/_08506_                                             0.0034
 chip_core/net6963                                             0.0034
 chip_core/net6753                                             0.0034
 chip_core/housekeeping/net2896                                0.0034
 chip_core/_10512_                                             0.0034
 chip_core/housekeeping/net2980                                0.0034
 chip_core/net13737                                            0.0034
 chip_core/_11451_                                             0.0034
 chip_core/net9753                                             0.0034
 chip_core/net8793                                             0.0034
 chip_core/housekeeping/_0206_                                 0.0034
 chip_core/housekeeping/net2318                                0.0034
 chip_core/net6058                                             0.0034
 chip_core/net4731                                             0.0034
 chip_core/housekeeping/net2130                                0.0034
 chip_core/soc.core.la_out_storage[64]                         0.0034
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][24]     0.0034
 chip_core/net14832                                            0.0034
 chip_core/_09734_                                             0.0034
 chip_core/_03392_                                             0.0034
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][31]   0.0034
 chip_core/housekeeping/net1943                                0.0034
 chip_core/_01510_                                             0.0034
 chip_core/_10743_                                             0.0034
 chip_core/net9561                                             0.0034
 chip_core/_01413_                                             0.0034
 chip_core/soc.core.mgmtsoc_bus_errors[15]                     0.0034
 chip_core/_12763_                                             0.0034
 chip_core/housekeeping/gpio_configure[35][9]                  0.0034
 chip_core/soc.core.multiregimpl125_regs0                      0.0034
 chip_core/net4952                                             0.0034
 chip_core/_08769_                                             0.0034
 chip_core/net3534                                             0.0034
 chip_core/housekeeping/net3190                                0.0034
 chip_core/_08016_                                             0.0034
 chip_core/housekeeping/net1742                                0.0034
 chip_core/_15436_                                             0.0034
 chip_core/_02407_                                             0.0034
 chip_core/net14641                                            0.0034
 chip_core/_04230_                                             0.0034
 chip_core/net7052                                             0.0034
 chip_core/_13527_                                             0.0034
 chip_core/net11795                                            0.0034
 chip_core/net7828                                             0.0034
 chip_core/housekeeping/net3140                                0.0034
 chip_core/housekeeping/_0664_                                 0.0034
 chip_core/net5346                                             0.0034
 chip_core/soc.core.memdat_3[5]                                0.0034
 chip_core/net8484                                             0.0034
 chip_core/housekeeping/net320                                 0.0034
 chip_core/_09165_                                             0.0034
 chip_core/_09623_                                             0.0034
 chip_core/_03894_                                             0.0034
 chip_core/_03469_                                             0.0034
 chip_core/_06951_                                             0.0034
 chip_core/_09096_                                             0.0034
 chip_core/net12475                                            0.0034
 chip_core/net6944                                             0.0034
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][15]     0.0034
 chip_core/_15310_                                             0.0034
 chip_core/housekeeping/_2773_                                 0.0034
 chip_core/_15029_                                             0.0034
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[2]   0.0034
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[2]         0.0034
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[2]   0.0034
 chip_core/soc.core.VexRiscv._zz_when_DebugPlugin_l244         0.0034
 chip_core/net9206                                             0.0034
 chip_core/mprj/mprj/net472                                    0.0034
 chip_core/housekeeping/gpio_configure[31][9]                  0.0034
 chip_core/gpio_control_in_2[5].shift_register[7]              0.0034
 chip_core/net5083                                             0.0034
 chip_core/_10611_                                             0.0034
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[14]    0.0034
 chip_core/_03095_                                             0.0034
 chip_core/net5396                                             0.0034
 chip_core/_00034_                                             0.0034
 chip_core/_04059_                                             0.0034
 chip_core/net12426                                            0.0034
 chip_core/_14984_                                             0.0034
 chip_core/net7893                                             0.0034
 chip_core/soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]   0.0034
 chip_core/net11237                                            0.0034
 chip_core/net3225                                             0.0034
 chip_core/_08470_                                             0.0034
 chip_core/housekeeping/net2565                                0.0034
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][6]       0.0034
 chip_core/_03301_                                             0.0034
 chip_core/_07288_                                             0.0034
 chip_core/housekeeping/net2945                                0.0034
 chip_core/gpio_control_in_2[8].shift_register[8]              0.0034
 chip_core/net11276                                            0.0034
 chip_core/housekeeping/net2960                                0.0034
 chip_core/housekeeping/_0133_                                 0.0034
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][30]     0.0034
 chip_core/_10332_                                             0.0034
 chip_core/_07032_                                             0.0034
 chip_core/net7561                                             0.0034
 chip_core/net4309                                             0.0034
 chip_core/_06851_                                             0.0034
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][6]   0.0034
 chip_core/housekeeping/_0115_                                 0.0034
 chip_core/housekeeping/net1966                                0.0034
 chip_core/housekeeping/_0637_                                 0.0034
 chip_core/net12628                                            0.0034
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[17]         0.0034
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][27]     0.0034
 chip_core/net14974                                            0.0034
 chip_core/housekeeping/gpio_configure[22][6]                  0.0034
 chip_core/soc.core.VexRiscv.CsrPlugin_mcause_exceptionCode[2]   0.0034
 chip_core/_12268_                                             0.0034
 chip_core/soc.core.multiregimpl129_regs0                      0.0034
 chip_core/net7389                                             0.0033
 chip_core/_04428_                                             0.0033
 chip_core/housekeeping/_0629_                                 0.0033
 chip_core/soc.core.la_out_storage[127]                        0.0033
 chip_core/_10241_                                             0.0033
 chip_core/_10368_                                             0.0033
 chip_core/housekeeping/net2942                                0.0033
 chip_core/_03823_                                             0.0033
 chip_core/net6047                                             0.0033
 chip_core/net765                                              0.0033
 chip_core/soc.core.storage[15][5]                             0.0033
 chip_core/_07502_                                             0.0033
 chip_core/net7985                                             0.0033
 chip_core/net3990                                             0.0033
 chip_core/housekeeping/_1490_                                 0.0033
 chip_core/net14665                                            0.0033
 chip_core/_07233_                                             0.0033
 chip_core/_04494_                                             0.0033
 chip_core/soc.core.multiregimpl96_regs0                       0.0033
 chip_core/net7704                                             0.0033
 chip_core/housekeeping/net718                                 0.0033
 chip_core/net3629                                             0.0033
 chip_core/net9455                                             0.0033
 chip_core/net8128                                             0.0033
 chip_core/housekeeping/_0371_                                 0.0033
 chip_core/_15142_                                             0.0033
 chip_core/housekeeping/gpio_configure[19][2]                  0.0033
 chip_core/_14404_                                             0.0033
 chip_core/net5836                                             0.0033
 chip_core/net2504                                             0.0033
 chip_core/housekeeping/_3134_                                 0.0033
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[30]   0.0033
 chip_core/housekeeping/_0575_                                 0.0033
 chip_core/_04525_                                             0.0033
 chip_core/housekeeping/net3059                                0.0033
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][7]   0.0033
 chip_core/soc.core.dbg_uart_data[21]                          0.0033
 chip_core/mprj/mprj/net599                                    0.0033
 chip_core/_07888_                                             0.0033
 chip_core/_08338_                                             0.0033
 chip_core/_15482_                                             0.0033
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][9]      0.0033
 chip_core/mprj/mprj/net947                                    0.0033
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][9]       0.0033
 chip_core/mprj/mprj/net755                                    0.0033
 chip_core/_09026_                                             0.0033
 chip_core/housekeeping/net1700                                0.0033
 chip_core/soc.core.la_out_storage[94]                         0.0033
 chip_core/net11820                                            0.0033
 chip_core/housekeeping/net1988                                0.0033
 chip_core/soc.core.interface0_bank_bus_dat_r[28]              0.0033
 chip_core/_04410_                                             0.0033
 chip_core/net5475                                             0.0033
 chip_core/housekeeping/net2956                                0.0033
 chip_core/housekeeping/net118                                 0.0033
 chip_core/housekeeping/_2142_                                 0.0033
 chip_core/housekeeping/net2095                                0.0033
 chip_core/net5919                                             0.0033
 chip_core/housekeeping/_0672_                                 0.0033
 chip_core/_08550_                                             0.0033
 chip_core/net12597                                            0.0033
 chip_core/net8785                                             0.0033
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_isValid   0.0033
 chip_core/net5137                                             0.0033
 chip_core/_14406_                                             0.0033
 chip_core/housekeeping/net1146                                0.0033
 chip_core/net3625                                             0.0033
 chip_core/net11637                                            0.0033
 chip_core/housekeeping/_1092_                                 0.0033
 chip_core/housekeeping/net2179                                0.0033
 chip_core/housekeeping/_2072_                                 0.0033
 chip_core/housekeeping/gpio_configure[26][0]                  0.0033
 chip_core/_07290_                                             0.0033
 chip_core/housekeeping/_1358_                                 0.0033
 chip_core/housekeeping/net2796                                0.0033
 chip_core/net7666                                             0.0033
 chip_core/soc.core.interface3_bank_bus_dat_r[1]               0.0033
 chip_core/net7133                                             0.0033
 chip_core/_08850_                                             0.0033
 chip_core/housekeeping/_1060_                                 0.0033
 chip_core/_01784_                                             0.0033
 chip_core/_00170_                                             0.0033
 chip_core/housekeeping/net1651                                0.0033
 chip_core/_14918_                                             0.0033
 chip_core/_11538_                                             0.0033
 chip_core/housekeeping/_0463_                                 0.0033
 chip_core/housekeeping/_0469_                                 0.0033
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][11]   0.0033
 chip_core/housekeeping/net2490                                0.0033
 chip_core/soc.core.spi_master_mosi_data[0]                    0.0033
 chip_core/_05000_                                             0.0033
 chip_core/net5850                                             0.0033
 chip_core/_09500_                                             0.0033
 chip_core/_07055_                                             0.0033
 chip_core/net14822                                            0.0033
 chip_core/mprj/mprj/net149                                    0.0033
 chip_core/net4849                                             0.0033
 chip_core/housekeeping/gpio_configure[6][12]                  0.0033
 chip_core/net6355                                             0.0033
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[29]   0.0033
 chip_core/net12690                                            0.0033
 chip_core/_15257_                                             0.0033
 chip_core/net7115                                             0.0033
 chip_core/_08274_                                             0.0033
 chip_core/net9186                                             0.0033
 chip_core/_10024_                                             0.0033
 chip_core/_15135_                                             0.0033
 chip_core/net15041                                            0.0033
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][29]   0.0033
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][2]   0.0033
 chip_core/net6626                                             0.0033
 chip_core/_00947_                                             0.0033
 chip_core/housekeeping/net1948                                0.0033
 chip_core/soc.core.spi_master_cs_storage[3]                   0.0033
 chip_core/_09452_                                             0.0033
 chip_core/housekeeping/net3050                                0.0033
 chip_core/soc.core.storage_1[10][4]                           0.0033
 chip_core/net4663                                             0.0033
 chip_core/housekeeping/net2183                                0.0033
 chip_core/_11750_                                             0.0033
 chip_core/_08538_                                             0.0033
 chip_core/_01752_                                             0.0033
 chip_core/_14116_                                             0.0033
 chip_core/_08556_                                             0.0033
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][12]     0.0033
 chip_core/housekeeping/net3237                                0.0033
 chip_core/_13449_                                             0.0033
 chip_core/net14950                                            0.0033
 chip_core/net6134                                             0.0033
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[15]          0.0033
 chip_core/net6643                                             0.0033
 chip_core/housekeeping/net2065                                0.0033
 chip_core/_10673_                                             0.0033
 chip_core/soc.core.multiregimpl114_regs0                      0.0033
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][11]     0.0033
 chip_core/net7984                                             0.0033
 chip_core/_14217_                                             0.0033
 chip_core/_08310_                                             0.0033
 chip_core/_07466_                                             0.0033
 chip_core/housekeeping/_0075_                                 0.0033
 chip_core/housekeeping/_0329_                                 0.0033
 chip_core/net8640                                             0.0033
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][17]     0.0033
 chip_core/housekeeping/_0319_                                 0.0033
 chip_core/housekeeping/mgmt_gpio_data[2]                      0.0033
 chip_core/net5408                                             0.0033
 chip_core/_04805_                                             0.0033
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][22]     0.0033
 chip_core/_08953_                                             0.0033
 chip_core/soc.core.mgmtsoc_bus_errors[21]                     0.0033
 chip_core/net4722                                             0.0033
 chip_core/net6187                                             0.0033
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][20]      0.0033
 chip_core/net8422                                             0.0033
 chip_core/_02994_                                             0.0033
 chip_core/_13412_                                             0.0033
 chip_core/_02850_                                             0.0033
 chip_core/net7102                                             0.0033
 chip_core/housekeeping/_1901_                                 0.0033
 chip_core/net3809                                             0.0033
 chip_core/net3211                                             0.0033
 chip_core/net6065                                             0.0033
 chip_core/net8519                                             0.0033
 chip_core/_00222_                                             0.0033
 chip_core/_08258_                                             0.0033
 chip_core/net4439                                             0.0033
 chip_core/net4320                                             0.0033
 chip_core/_09343_                                             0.0033
 chip_core/net3919                                             0.0033
 chip_core/housekeeping/net2388                                0.0033
 chip_core/_03176_                                             0.0033
 chip_core/housekeeping/_0621_                                 0.0033
 chip_core/_10497_                                             0.0033
 chip_core/net3980                                             0.0033
 chip_core/_02197_                                             0.0033
 chip_core/net4994                                             0.0033
 chip_core/net4696                                             0.0033
 chip_core/_07527_                                             0.0033
 chip_core/_07946_                                             0.0033
 chip_core/_07935_                                             0.0033
 chip_core/_07931_                                             0.0033
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][2]      0.0033
 chip_core/_09486_                                             0.0033
 chip_core/housekeeping/net2222                                0.0033
 chip_core/_07248_                                             0.0033
 chip_core/gpio_control_in_1a[1].shift_register[0]             0.0033
 chip_core/net6284                                             0.0033
 chip_core/net5462                                             0.0033
 chip_core/housekeeping/net2269                                0.0033
 chip_core/net8151                                             0.0033
 chip_core/net3576                                             0.0033
 chip_core/net1450                                             0.0033
 chip_core/net4502                                             0.0033
 chip_core/_13721_                                             0.0033
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][9]   0.0033
 chip_core/net4837                                             0.0033
 chip_core/housekeeping/net2064                                0.0033
 chip_core/net11437                                            0.0033
 chip_core/_12896_                                             0.0033
 chip_core/_03748_                                             0.0033
 chip_core/_08159_                                             0.0033
 chip_core/_01484_                                             0.0033
 chip_core/_10075_                                             0.0033
 chip_core/_10186_                                             0.0033
 chip_core/_09254_                                             0.0033
 chip_core/soc.core.VexRiscv.DebugPlugin_haltIt                0.0033
 chip_core/net4025                                             0.0033
 chip_core/net6798                                             0.0033
 chip_core/soc.core.la_ien_storage[123]                        0.0033
 chip_core/net5821                                             0.0033
 chip_core/soc.core.multiregimpl85_regs0                       0.0033
 chip_core/soc.core.mgmtsoc_reload_storage[26]                 0.0032
 chip_core/_04044_                                             0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][7]       0.0032
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[0]   0.0032
 chip_core/soc.core.multiregimpl60_regs1                       0.0032
 chip_core/net8101                                             0.0032
 chip_core/net1141                                             0.0032
 chip_core/housekeeping/net2867                                0.0032
 chip_core/net7484                                             0.0032
 chip_core/_08421_                                             0.0032
 chip_core/net3381                                             0.0032
 chip_core/_11336_                                             0.0032
 chip_core/housekeeping/_2974_                                 0.0032
 chip_core/housekeeping/net1851                                0.0032
 chip_core/housekeeping/_0235_                                 0.0032
 chip_core/soc.core.mgmtsoc_scratch_storage[24]                0.0032
 chip_core/net4385                                             0.0032
 chip_core/housekeeping/_0420_                                 0.0032
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[12]    0.0032
 chip_core/soc.core.la_out_storage[74]                         0.0032
 chip_core/net667                                              0.0032
 chip_core/housekeeping/net1498                                0.0032
 chip_core/net4855                                             0.0032
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][27]   0.0032
 chip_core/housekeeping/_2412_                                 0.0032
 chip_core/_15470_                                             0.0032
 chip_core/net14710                                            0.0032
 chip_core/net6842                                             0.0032
 chip_core/_15509_                                             0.0032
 chip_core/net9007                                             0.0032
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][10]   0.0032
 chip_core/_11674_                                             0.0032
 chip_core/_13228_                                             0.0032
 chip_core/_14298_                                             0.0032
 chip_core/net12331                                            0.0032
 chip_core/net7053                                             0.0032
 chip_core/net7419                                             0.0032
 chip_core/_14109_                                             0.0032
 chip_core/net4221                                             0.0032
 chip_core/gpio_control_in_1[6].shift_register[0]              0.0032
 chip_core/net3456                                             0.0032
 chip_core/net9517                                             0.0032
 chip_core/housekeeping/_0779_                                 0.0032
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[11]    0.0032
 chip_core/_04794_                                             0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][10]     0.0032
 chip_core/_13523_                                             0.0032
 chip_core/_10704_                                             0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][9]      0.0032
 chip_core/_06709_                                             0.0032
 chip_core/_04431_                                             0.0032
 chip_core/net5103                                             0.0032
 chip_core/soc.core.la_ien_storage[92]                         0.0032
 chip_core/soc.core.dbg_uart_tx_data[2]                        0.0032
 chip_core/net1183                                             0.0032
 chip_core/soc.core.gpioin0_gpioin0_in_pads_n_d                0.0032
 chip_core/_04166_                                             0.0032
 chip_core/net9208                                             0.0032
 chip_core/_08148_                                             0.0032
 chip_core/net7995                                             0.0032
 chip_core/net3437                                             0.0032
 chip_core/_08014_                                             0.0032
 chip_core/net9004                                             0.0032
 chip_core/_08839_                                             0.0032
 chip_core/net8900                                             0.0032
 chip_core/soc.core.spi_master_miso_data[7]                    0.0032
 chip_core/_07903_                                             0.0032
 chip_core/_14446_                                             0.0032
 chip_core/_08491_                                             0.0032
 chip_core/net3621                                             0.0032
 chip_core/net8297                                             0.0032
 chip_core/_08505_                                             0.0032
 chip_core/gpio_control_in_2[4].shift_register[9]              0.0032
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[2]   0.0032
 chip_core/net3441                                             0.0032
 chip_core/net11327                                            0.0032
 chip_core/net8105                                             0.0032
 chip_core/net8517                                             0.0032
 chip_core/_07689_                                             0.0032
 chip_core/net5649                                             0.0032
 chip_core/housekeeping/net2141                                0.0032
 chip_core/net7720                                             0.0032
 chip_core/net4662                                             0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][27]     0.0032
 chip_core/soc.core.interface0_bank_bus_dat_r[9]               0.0032
 chip_core/_10687_                                             0.0032
 chip_core/_03025_                                             0.0032
 chip_core/_12217_                                             0.0032
 chip_core/_01797_                                             0.0032
 chip_core/net14962                                            0.0032
 chip_core/housekeeping/net1884                                0.0032
 chip_core/_08492_                                             0.0032
 chip_core/_03332_                                             0.0032
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[6]           0.0032
 chip_core/mprj/mprj/_065_                                     0.0032
 chip_core/_10103_                                             0.0032
 chip_core/soc.core.multiregimpl22_regs0                       0.0032
 chip_core/soc.core.storage_1[11][6]                           0.0032
 chip_core/net6391                                             0.0032
 chip_core/soc.core.la_ien_storage[81]                         0.0032
 chip_core/_07524_                                             0.0032
 chip_core/_04011_                                             0.0032
 chip_core/housekeeping/net2147                                0.0032
 chip_core/_15040_                                             0.0032
 chip_core/housekeeping/_1528_                                 0.0032
 chip_core/_02206_                                             0.0032
 chip_core/net4602                                             0.0032
 chip_core/gpio_control_in_1[1].shift_register[1]              0.0032
 chip_core/mprj/mprj/net996                                    0.0032
 chip_core/net3444                                             0.0032
 chip_core/_10044_                                             0.0032
 chip_core/_07852_                                             0.0032
 chip_core/_11660_                                             0.0032
 chip_core/net11885                                            0.0032
 chip_core/soc.core.storage[0][7]                              0.0032
 chip_core/_07786_                                             0.0032
 chip_core/housekeeping/gpio_configure[18][3]                  0.0032
 chip_core/_12468_                                             0.0032
 chip_core/_12317_                                             0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][22]     0.0032
 chip_core/_14464_                                             0.0032
 chip_core/housekeeping/_0704_                                 0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][8]       0.0032
 chip_core/net7591                                             0.0032
 chip_core/net4839                                             0.0032
 chip_core/_02991_                                             0.0032
 chip_core/housekeeping/net3165                                0.0032
 chip_core/_15100_                                             0.0032
 chip_core/mprj/mprj/net94                                     0.0032
 chip_core/_04182_                                             0.0032
 chip_core/_13753_                                             0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][29]     0.0032
 chip_core/housekeeping/net1499                                0.0032
 chip_core/net1856                                             0.0032
 chip_core/_06840_                                             0.0032
 chip_core/housekeeping/_2736_                                 0.0032
 chip_core/housekeeping/net2622                                0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][3]       0.0032
 chip_core/housekeeping/gpio_configure[9][5]                   0.0032
 chip_core/_04854_                                             0.0032
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[23]       0.0032
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[8]   0.0032
 chip_core/soc.core.la_ien_storage[124]                        0.0032
 chip_core/_00230_                                             0.0032
 chip_core/_12675_                                             0.0032
 chip_core/net3888                                             0.0032
 chip_core/net6851                                             0.0032
 chip_core/soc.core.interface10_bank_bus_dat_r[28]             0.0032
 chip_core/_07342_                                             0.0032
 chip_core/housekeeping/net1918                                0.0032
 chip_core/soc.core.la_ien_storage[55]                         0.0032
 chip_core/_01691_                                             0.0032
 chip_core/net1883                                             0.0032
 chip_core/_13292_                                             0.0032
 chip_core/_07219_                                             0.0032
 chip_core/_08299_                                             0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][5]      0.0032
 chip_core/net5040                                             0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][30]     0.0032
 chip_core/_13547_                                             0.0032
 chip_core/net5481                                             0.0032
 chip_core/housekeeping/net680                                 0.0032
 chip_core/housekeeping/gpio_configure[30][3]                  0.0032
 chip_core/net12632                                            0.0032
 chip_core/housekeeping/net2256                                0.0032
 chip_core/_07142_                                             0.0032
 chip_core/net4843                                             0.0032
 chip_core/soc.core.mgmtsoc_load_storage[7]                    0.0032
 chip_core/net5557                                             0.0032
 chip_core/net7086                                             0.0032
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][0]   0.0032
 chip_core/net1111                                             0.0032
 chip_core/soc.core.storage[0][4]                              0.0032
 chip_core/_09871_                                             0.0032
 chip_core/net8207                                             0.0032
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[12]   0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][16]     0.0032
 chip_core/soc.core.storage_1[2][4]                            0.0032
 chip_core/gpio_control_in_2[12].shift_register[7]             0.0032
 chip_core/_01840_                                             0.0032
 chip_core/_01623_                                             0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][18]      0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][11]     0.0032
 chip_core/net7962                                             0.0032
 chip_core/net7036                                             0.0032
 chip_core/_04190_                                             0.0032
 chip_core/mprj/mprj/net664                                    0.0032
 chip_core/net9012                                             0.0032
 chip_core/_08564_                                             0.0032
 chip_core/net6604                                             0.0032
 chip_core/net3897                                             0.0032
 chip_core/housekeeping/net106                                 0.0032
 chip_core/_10591_                                             0.0032
 chip_core/_14660_                                             0.0032
 chip_core/housekeeping/_0549_                                 0.0032
 chip_core/net2569                                             0.0032
 chip_core/net4595                                             0.0032
 chip_core/_10851_                                             0.0032
 chip_core/_13152_                                             0.0032
 chip_core/net14461                                            0.0032
 chip_core/_07663_                                             0.0032
 chip_core/_13225_                                             0.0032
 chip_core/soc.core.la_oe_storage[110]                         0.0032
 chip_core/_15368_                                             0.0032
 chip_core/_00159_                                             0.0032
 chip_core/net8688                                             0.0032
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][3]   0.0032
 chip_core/mprj/mprj/net989                                    0.0032
 chip_core/housekeeping/gpio_configure[34][4]                  0.0032
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[12]   0.0032
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[6]          0.0032
 chip_core/soc.core.mgmtsoc_value_status[26]                   0.0032
 chip_core/_07449_                                             0.0032
 chip_core/_03218_                                             0.0032
 chip_core/net6135                                             0.0032
 chip_core/_07480_                                             0.0032
 chip_core/net6298                                             0.0032
 chip_core/_07548_                                             0.0032
 chip_core/_02880_                                             0.0032
 chip_core/housekeeping/net3154                                0.0032
 chip_core/_06686_                                             0.0032
 chip_core/housekeeping/_0474_                                 0.0032
 chip_core/_00393_                                             0.0032
 chip_core/housekeeping/net3248                                0.0032
 chip_core/_04029_                                             0.0032
 chip_core/net8203                                             0.0032
 chip_core/housekeeping/net2240                                0.0032
 chip_core/housekeeping/gpio_configure[13][2]                  0.0032
 chip_core/net14718                                            0.0032
 chip_core/_10794_                                             0.0032
 chip_core/housekeeping/_0809_                                 0.0032
 chip_core/net4490                                             0.0032
 chip_core/_06789_                                             0.0032
 chip_core/net6493                                             0.0032
 chip_core/net1762                                             0.0032
 chip_core/housekeeping/_2876_                                 0.0032
 chip_core/housekeeping/_0204_                                 0.0032
 chip_core/_13283_                                             0.0032
 chip_core/housekeeping/mgmt_gpio_data[18]                     0.0032
 chip_core/mprj/mprj/net1128                                   0.0032
 chip_core/_08325_                                             0.0032
 chip_core/housekeeping/net2073                                0.0032
 chip_core/net7923                                             0.0032
 chip_core/_12145_                                             0.0032
 chip_core/net11111                                            0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][19]     0.0032
 chip_core/_13447_                                             0.0032
 chip_core/_01545_                                             0.0032
 chip_core/_05107_                                             0.0032
 chip_core/_10669_                                             0.0032
 chip_core/net7202                                             0.0032
 chip_core/soc.core.multiregimpl110_regs0                      0.0032
 chip_core/housekeeping/_0660_                                 0.0032
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][2]      0.0032
 chip_core/housekeeping/gpio_configure[9][10]                  0.0032
 chip_core/net6071                                             0.0032
 chip_core/_08174_                                             0.0032
 chip_core/_04517_                                             0.0032
 chip_core/net6687                                             0.0032
 chip_core/net5615                                             0.0032
 chip_core/housekeeping/net3270                                0.0032
 chip_core/housekeeping/net1986                                0.0032
 chip_core/housekeeping/_0548_                                 0.0031
 chip_core/_01658_                                             0.0031
 chip_core/net4572                                             0.0031
 chip_core/_06796_                                             0.0031
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[27]               0.0031
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]   0.0031
 chip_core/soc.core.mgmtsoc_litespimmap_burst_cs               0.0031
 chip_core/net14636                                            0.0031
 chip_core/net7071                                             0.0031
 chip_core/_09268_                                             0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][29]      0.0031
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][24]   0.0031
 chip_core/net6713                                             0.0031
 chip_core/_13540_                                             0.0031
 chip_core/net5044                                             0.0031
 chip_core/net7038                                             0.0031
 chip_core/_09716_                                             0.0031
 chip_core/net3705                                             0.0031
 chip_core/net7068                                             0.0031
 chip_core/housekeeping/net2627                                0.0031
 chip_core/housekeeping/_0269_                                 0.0031
 chip_core/_08416_                                             0.0031
 chip_core/net8647                                             0.0031
 chip_core/_10249_                                             0.0031
 chip_core/net5541                                             0.0031
 chip_core/net3476                                             0.0031
 chip_core/net5146                                             0.0031
 chip_core/net4484                                             0.0031
 chip_core/_03050_                                             0.0031
 chip_core/net3062                                             0.0031
 chip_core/housekeeping/net2174                                0.0031
 chip_core/housekeeping/net3195                                0.0031
 chip_core/_07370_                                             0.0031
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[16]          0.0031
 chip_core/net4652                                             0.0031
 chip_core/_00210_                                             0.0031
 chip_core/net6502                                             0.0031
 chip_core/soc.core.interface6_bank_bus_dat_r[27]              0.0031
 chip_core/soc.core.multiregimpl7_regs0                        0.0031
 chip_core/net5943                                             0.0031
 chip_core/housekeeping/_1291_                                 0.0031
 chip_core/net5922                                             0.0031
 chip_core/soc.core.uart_phy_rx_phase[26]                      0.0031
 chip_core/net6257                                             0.0031
 chip_core/_08388_                                             0.0031
 chip_core/soc.core.multiregimpl119_regs0                      0.0031
 chip_core/housekeeping/net1648                                0.0031
 chip_core/_07302_                                             0.0031
 chip_core/_10872_                                             0.0031
 chip_core/_09425_                                             0.0031
 chip_core/soc.core.dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[4]   0.0031
 chip_core/net1705                                             0.0031
 chip_core/net7549                                             0.0031
 chip_core/housekeeping/_1087_                                 0.0031
 chip_core/gpio_control_in_2[3].shift_register[3]              0.0031
 chip_core/housekeeping/net2421                                0.0031
 chip_core/housekeeping/net2522                                0.0031
 chip_core/net11091                                            0.0031
 chip_core/soc.core.interface0_bank_bus_dat_r[14]              0.0031
 chip_core/net8154                                             0.0031
 chip_core/housekeeping/net2327                                0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][8]       0.0031
 chip_core/mprj/mprj/net834                                    0.0031
 chip_core/housekeeping/net3220                                0.0031
 chip_core/net1902                                             0.0031
 chip_core/_13681_                                             0.0031
 chip_core/net6801                                             0.0031
 chip_core/net4565                                             0.0031
 chip_core/housekeeping/net1071                                0.0031
 chip_core/_07778_                                             0.0031
 chip_core/gpio_control_in_2[7].shift_register[1]              0.0031
 chip_core/_00749_                                             0.0031
 chip_core/net3571                                             0.0031
 chip_core/net4831                                             0.0031
 chip_core/soc.core.multiregimpl28_regs1                       0.0031
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]   0.0031
 chip_core/housekeeping/net2227                                0.0031
 chip_core/housekeeping/_1318_                                 0.0031
 chip_core/housekeeping/net2291                                0.0031
 chip_core/net3528                                             0.0031
 chip_core/housekeeping/_0722_                                 0.0031
 chip_core/net8863                                             0.0031
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[18]              0.0031
 chip_core/housekeeping/net1915                                0.0031
 chip_core/housekeeping/net3284                                0.0031
 chip_core/net8576                                             0.0031
 chip_core/net8395                                             0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][19]     0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][7]      0.0031
 chip_core/net3411                                             0.0031
 chip_core/net3672                                             0.0031
 chip_core/_02943_                                             0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][15]     0.0031
 chip_core/_09392_                                             0.0031
 chip_core/_02922_                                             0.0031
 chip_core/net5749                                             0.0031
 chip_core/_02834_                                             0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][14]      0.0031
 chip_core/_08551_                                             0.0031
 chip_core/housekeeping/_0403_                                 0.0031
 chip_core/_12148_                                             0.0031
 chip_core/_07465_                                             0.0031
 chip_core/_10394_                                             0.0031
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[20]   0.0031
 chip_core/_04056_                                             0.0031
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.DEC0.EN   0.0031
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[31]          0.0031
 chip_core/net8855                                             0.0031
 chip_core/_09008_                                             0.0031
 chip_core/_08748_                                             0.0031
 chip_core/gpio_control_in_2[4].shift_register[7]              0.0031
 chip_core/gpio_control_in_2[6].shift_register[2]              0.0031
 chip_core/_02964_                                             0.0031
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.DEC0.EN   0.0031
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.DEC0.EN   0.0031
 chip_core/net12419                                            0.0031
 chip_core/soc.core.interface11_bank_bus_dat_r[6]              0.0031
 chip_core/housekeeping/_1408_                                 0.0031
 chip_core/net8052                                             0.0031
 chip_core/housekeeping/_0713_                                 0.0031
 chip_core/soc.core.multiregimpl67_regs0                       0.0031
 chip_core/net6716                                             0.0031
 chip_core/housekeeping/gpio_configure[37][9]                  0.0031
 chip_core/net5393                                             0.0031
 chip_core/_03362_                                             0.0031
 chip_core/housekeeping/_0377_                                 0.0031
 chip_core/housekeeping/net1750                                0.0031
 chip_core/net5363                                             0.0031
 chip_core/housekeeping/net3048                                0.0031
 chip_core/net4011                                             0.0031
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[15]               0.0031
 chip_core/housekeeping/_0865_                                 0.0031
 chip_core/_01824_                                             0.0031
 chip_core/mprj/mprj/net997                                    0.0031
 chip_core/housekeeping/net1509                                0.0031
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][0]   0.0031
 chip_core/housekeeping/net1707                                0.0031
 chip_core/housekeeping/net2730                                0.0031
 chip_core/housekeeping/gpio_configure[12][6]                  0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][5]      0.0031
 chip_core/net5432                                             0.0031
 chip_core/net4522                                             0.0031
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][29]   0.0031
 chip_core/soc.core.storage[11][6]                             0.0031
 chip_core/_03023_                                             0.0031
 chip_core/gpio_control_in_2[0].shift_register[2]              0.0031
 chip_core/_11295_                                             0.0031
 chip_core/net6414                                             0.0031
 chip_core/net7950                                             0.0031
 chip_core/soc.core.storage_1[2][5]                            0.0031
 chip_core/net12725                                            0.0031
 chip_core/_09373_                                             0.0031
 chip_core/net3360                                             0.0031
 chip_core/housekeeping/_0541_                                 0.0031
 chip_core/_01596_                                             0.0031
 chip_core/net7936                                             0.0031
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][12]   0.0031
 chip_core/net6178                                             0.0031
 chip_core/_09759_                                             0.0031
 chip_core/net14678                                            0.0031
 chip_core/net1930                                             0.0031
 chip_core/_08040_                                             0.0031
 chip_core/soc.core.multiregimpl101_regs0                      0.0031
 chip_core/net9307                                             0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][10]     0.0031
 chip_core/net5713                                             0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][22]     0.0031
 chip_core/_07607_                                             0.0031
 chip_core/soc.core.multiregimpl55_regs0                       0.0031
 chip_core/housekeeping/_2357_                                 0.0031
 chip_core/housekeeping/gpio_configure[12][12]                 0.0031
 chip_core/_13683_                                             0.0031
 chip_core/net4608                                             0.0031
 chip_core/_07657_                                             0.0031
 chip_core/soc.core.la_out_storage[81]                         0.0031
 chip_core/_11426_                                             0.0031
 chip_core/soc.core.memdat_3[0]                                0.0031
 chip_core/_09318_                                             0.0031
 chip_core/_14051_                                             0.0031
 chip_core/net8294                                             0.0031
 chip_core/_08865_                                             0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][16]     0.0031
 chip_core/net8485                                             0.0031
 chip_core/net5477                                             0.0031
 chip_core/net4152                                             0.0031
 chip_core/_06876_                                             0.0031
 chip_core/net8391                                             0.0031
 chip_core/net12167                                            0.0031
 chip_core/net3223                                             0.0031
 chip_core/_04467_                                             0.0031
 chip_core/net15058                                            0.0031
 chip_core/net8752                                             0.0031
 chip_core/net3390                                             0.0031
 chip_core/_09625_                                             0.0031
 chip_core/_09938_                                             0.0031
 chip_core/gpio_control_in_2[7].shift_register[5]              0.0031
 chip_core/net4783                                             0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][5]      0.0031
 chip_core/_14836_                                             0.0031
 chip_core/_03792_                                             0.0031
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[31]         0.0031
 chip_core/net5338                                             0.0031
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[19]          0.0031
 chip_core/_07534_                                             0.0031
 chip_core/soc.core.la_out_storage[28]                         0.0031
 chip_core/soc.core.dbg_uart_cmd[5]                            0.0031
 chip_core/mprj/mprj/net352                                    0.0031
 chip_core/soc.core.uart_rx_fifo_consume[0]                    0.0031
 chip_core/housekeeping/_2990_                                 0.0031
 chip_core/net7032                                             0.0031
 chip_core/housekeeping/_2875_                                 0.0031
 chip_core/net15042                                            0.0031
 chip_core/_05044_                                             0.0031
 chip_core/_02392_                                             0.0031
 chip_core/net11598                                            0.0031
 chip_core/gpio_control_in_2[5].shift_register[2]              0.0031
 chip_core/housekeeping/net2066                                0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][7]       0.0031
 chip_core/soc.core.storage[10][2]                             0.0031
 chip_core/net12358                                            0.0031
 chip_core/_07947_                                             0.0031
 chip_core/net2048                                             0.0031
 chip_core/_08124_                                             0.0031
 chip_core/net12437                                            0.0031
 chip_core/_01234_                                             0.0031
 chip_core/soc.core.la_oe_storage[113]                         0.0031
 chip_core/net11599                                            0.0031
 chip_core/_13092_                                             0.0031
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][21]   0.0031
 chip_core/_01675_                                             0.0031
 chip_core/net12487                                            0.0031
 chip_core/net7178                                             0.0031
 chip_core/soc.core.spi_master_miso_data[6]                    0.0031
 chip_core/net12241                                            0.0031
 chip_core/housekeeping/net2093                                0.0031
 chip_core/housekeeping/_0454_                                 0.0031
 chip_core/_11459_                                             0.0031
 chip_core/net6952                                             0.0031
 chip_core/_08184_                                             0.0031
 chip_core/_03159_                                             0.0031
 chip_core/_10088_                                             0.0031
 chip_core/_07092_                                             0.0031
 chip_core/net11270                                            0.0031
 chip_core/soc.core.mgmtsoc_load_storage[12]                   0.0031
 chip_core/_03242_                                             0.0031
 chip_core/_13789_                                             0.0031
 chip_core/_06834_                                             0.0031
 chip_core/soc.core.uart_phy_rx_phase[18]                      0.0031
 chip_core/net11144                                            0.0031
 chip_core/_10140_                                             0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][9]       0.0031
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[29]   0.0031
 chip_core/_09057_                                             0.0031
 chip_core/housekeeping/net3268                                0.0031
 chip_core/housekeeping/net3396                                0.0031
 chip_core/_12440_                                             0.0031
 chip_core/net14868                                            0.0031
 chip_core/net4315                                             0.0031
 chip_core/housekeeping/_0153_                                 0.0031
 chip_core/net5848                                             0.0031
 chip_core/_12313_                                             0.0031
 chip_core/_12977_                                             0.0031
 chip_core/housekeeping/gpio_configure[17][7]                  0.0031
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][29]     0.0031
 chip_core/net5132                                             0.0031
 chip_core/_12935_                                             0.0031
 chip_core/mprj/mprj/net852                                    0.0031
 chip_core/_13876_                                             0.0031
 chip_core/_04480_                                             0.0031
 chip_core/housekeeping/net2596                                0.0031
 chip_core/_14888_                                             0.0030
 chip_core/_02872_                                             0.0030
 chip_core/housekeeping/net2431                                0.0030
 chip_core/_09172_                                             0.0030
 chip_core/_07213_                                             0.0030
 chip_core/housekeeping/net3430                                0.0030
 chip_core/_06754_                                             0.0030
 chip_core/soc.core.mgmtsoc_scratch_storage[22]                0.0030
 chip_core/housekeeping/net1599                                0.0030
 chip_core/_02773_                                             0.0030
 chip_core/net14722                                            0.0030
 chip_core/net11767                                            0.0030
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][25]     0.0030
 chip_core/net11322                                            0.0030
 chip_core/soc.core.storage_1[10][5]                           0.0030
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][27]     0.0030
 chip_core/_14101_                                             0.0030
 chip_core/net8857                                             0.0030
 chip_core/net9393                                             0.0030
 chip_core/_09438_                                             0.0030
 chip_core/_14412_                                             0.0030
 chip_core/_04154_                                             0.0030
 chip_core/_13808_                                             0.0030
 chip_core/_12300_                                             0.0030
 chip_core/_10860_                                             0.0030
 chip_core/net5845                                             0.0030
 chip_core/_00235_                                             0.0030
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[19]       0.0030
 chip_core/soc.core.multiregimpl53_regs1                       0.0030
 chip_core/net5256                                             0.0030
 chip_core/_10665_                                             0.0030
 chip_core/soc.core.mgmtsoc_litespisdrphycore_posedge_reg2     0.0030
 chip_core/_11652_                                             0.0030
 chip_core/housekeeping/net3262                                0.0030
 chip_core/net7390                                             0.0030
 chip_core/net9333                                             0.0030
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][0]      0.0030
 chip_core/net4823                                             0.0030
 chip_core/housekeeping/net1724                                0.0030
 chip_core/housekeeping/net2612                                0.0030
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[20]              0.0030
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][5]      0.0030
 chip_core/housekeeping/_0273_                                 0.0030
 chip_core/_13434_                                             0.0030
 chip_core/net14895                                            0.0030
 chip_core/soc.core.interface11_bank_bus_dat_r[0]              0.0030
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[28]              0.0030
 chip_core/gpio_control_in_2[3].shift_register[9]              0.0030
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][28]      0.0030
 chip_core/housekeeping/_0544_                                 0.0030
 chip_core/soc.core.interface0_bank_bus_dat_r[5]               0.0030
 chip_core/_12862_                                             0.0030
 chip_core/_13993_                                             0.0030
 chip_core/net3355                                             0.0030
 chip_core/net11532                                            0.0030
 chip_core/_11970_                                             0.0030
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][3]      0.0030
 chip_core/_07747_                                             0.0030
 chip_core/net12860                                            0.0030
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][27]     0.0030
 chip_core/housekeeping/_0164_                                 0.0030
 chip_core/soc.core.dbg_uart_cmd[4]                            0.0030
 chip_core/net8735                                             0.0030
 chip_core/_08521_                                             0.0030
 chip_core/net1234                                             0.0030
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[13]              0.0030
 chip_core/net3921                                             0.0030
 chip_core/_14682_                                             0.0030
 chip_core/_13195_                                             0.0030
 chip_core/_13544_                                             0.0030
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][11]   0.0030
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][19]   0.0030
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][10]      0.0030
 chip_core/net1876                                             0.0030
 chip_core/net3844                                             0.0030
 chip_core/net7842                                             0.0030
 chip_core/housekeeping/_0554_                                 0.0030
 chip_core/net8077                                             0.0030
 chip_core/housekeeping/_1008_                                 0.0030
 chip_core/_13322_                                             0.0030
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]   0.0030
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[13]       0.0030
 chip_core/_10490_                                             0.0030
 chip_core/soc.core.mgmtsoc_litespisdrphycore_storage[5]       0.0030
 chip_core/net5998                                             0.0030
 chip_core/_08288_                                             0.0030
 chip_core/_01536_                                             0.0030
 chip_core/net7265                                             0.0030
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][30]     0.0030
 chip_core/net5387                                             0.0030
 chip_core/net6413                                             0.0030
 chip_core/housekeeping/net3168                                0.0030
 chip_core/housekeeping/_0073_                                 0.0030
 chip_core/net14541                                            0.0030
 chip_core/housekeeping/net3303                                0.0030
 chip_core/_14079_                                             0.0030
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[29]   0.0030
 chip_core/_03321_                                             0.0030
 chip_core/net6044                                             0.0030
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][3]      0.0030
 chip_core/housekeeping/net2406                                0.0030
 chip_core/net8218                                             0.0030
 chip_core/net12335                                            0.0030
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]   0.0030
 chip_core/gpio_control_in_2[12].shift_register[2]             0.0030
 chip_core/housekeeping/_0969_                                 0.0030
 chip_core/housekeeping/_2395_                                 0.0030
 chip_core/_01759_                                             0.0030
 chip_core/gpio_control_bidir_1[1].shift_register[9]           0.0030
 chip_core/soc.core.VexRiscv.CsrPlugin_mcause_exceptionCode[0]   0.0030
 chip_core/net6522                                             0.0030
 chip_core/soc.core.storage[7][1]                              0.0030
 chip_core/net9700                                             0.0030
 chip_core/gpio_control_in_2[10].shift_register[3]             0.0030
 chip_core/net8661                                             0.0030
 chip_core/soc.core.la_out_storage[96]                         0.0030
 chip_core/housekeeping/_0949_                                 0.0030
 chip_core/_12874_                                             0.0030
 chip_core/net4942                                             0.0030
 chip_core/net11650                                            0.0030
 chip_core/gpio_control_in_1a[3].shift_register[8]             0.0030
 chip_core/net9201                                             0.0030
 chip_core/net6017                                             0.0030
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][30]   0.0030
 chip_core/_13584_                                             0.0030
 chip_core/net8426                                             0.0030
 chip_core/net1053                                             0.0030
 chip_core/net3143                                             0.0030
 chip_core/_14018_                                             0.0030
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_isIoAccess   0.0030
 chip_core/net8712                                             0.0030
 chip_core/net12549                                            0.0030
 chip_core/soc.core.la_out_storage[13]                         0.0030
 chip_core/net9246                                             0.0030
 chip_core/mprj/mprj/net765                                    0.0030
 chip_core/net3302                                             0.0030
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[31]   0.0030
 chip_core/housekeeping/net643                                 0.0030
 chip_core/net3889                                             0.0030
 chip_core/net15019                                            0.0030
 chip_core/net5101                                             0.0030
 chip_core/_13505_                                             0.0030
 chip_core/_01770_                                             0.0030
 chip_core/net8212                                             0.0030
 chip_core/mprj/mprj/net980                                    0.0030
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[1]   0.0030
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[1]         0.0030
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[1]   0.0030
 chip_core/housekeeping/_0025_                                 0.0030
 chip_core/net5601                                             0.0030
 chip_core/housekeeping/net2854                                0.0030
 chip_core/_08634_                                             0.0030
 chip_core/mprj/mprj/net992                                    0.0030
 chip_core/_10138_                                             0.0030
 chip_core/_07749_                                             0.0030
 chip_core/housekeeping/net2752                                0.0030
 chip_core/_06946_                                             0.0030
 chip_core/net12178                                            0.0030
 chip_core/soc.core.gpioin3_pending_r                          0.0030
 chip_core/housekeeping/net2998                                0.0030
 chip_core/net7492                                             0.0030
 chip_core/_13285_                                             0.0030
 chip_core/_12263_                                             0.0030
 chip_core/net13686                                            0.0030
 chip_core/housekeeping/net1905                                0.0030
 chip_core/housekeeping/_1245_                                 0.0030
 chip_core/net6181                                             0.0030
 chip_core/net8081                                             0.0030
 chip_core/net4329                                             0.0030
 chip_core/mprj/mprj/net889                                    0.0030
 chip_core/mgmt_buffers.la_oenb_core[36]                       0.0030
 chip_core/housekeeping/net1926                                0.0030
 chip_core/net8442                                             0.0030
 chip_core/mprj/mprj/net890                                    0.0030
 chip_core/net4123                                             0.0030
 chip_core/housekeeping/_1109_                                 0.0030
 chip_core/housekeeping/_0661_                                 0.0030
 chip_core/net8637                                             0.0030
 chip_core/housekeeping/_2509_                                 0.0030
 chip_core/_01615_                                             0.0030
 chip_core/soc.core.storage_1[0][2]                            0.0030
 chip_core/housekeeping/_1886_                                 0.0030
 chip_core/net2356                                             0.0030
 chip_core/_11378_                                             0.0030
 chip_core/_09092_                                             0.0030
 chip_core/housekeeping/serial_data_staging_2[4]               0.0030
 chip_core/_14548_                                             0.0030
 chip_core/_06732_                                             0.0030
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[9]           0.0030
 chip_core/_08784_                                             0.0030
 chip_core/housekeeping/net1604                                0.0030
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][23]     0.0030
 chip_core/_07882_                                             0.0030
 chip_core/net6092                                             0.0030
 chip_core/net8076                                             0.0030
 chip_core/housekeeping/net3245                                0.0030
 chip_core/_15385_                                             0.0030
 chip_core/_12949_                                             0.0030
 chip_core/net12188                                            0.0030
 chip_core/net5061                                             0.0030
 chip_core/_04442_                                             0.0030
 chip_core/net6946                                             0.0030
 chip_core/housekeeping/net267                                 0.0030
 chip_core/housekeeping/_0778_                                 0.0030
 chip_core/_01843_                                             0.0030
 chip_core/soc.core.la_out_storage[83]                         0.0030
 chip_core/mprj/mprj/net333                                    0.0030
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][21]   0.0030
 chip_core/_07855_                                             0.0030
 chip_core/_08361_                                             0.0030
 chip_core/_08219_                                             0.0030
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][5]      0.0030
 chip_core/housekeeping/net2870                                0.0030
 chip_core/net7019                                             0.0030
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][9]      0.0030
 chip_core/housekeeping/net144                                 0.0030
 chip_core/net7831                                             0.0030
 chip_core/soc.core.la_ien_storage[46]                         0.0030
 chip_core/housekeeping/net2317                                0.0030
 chip_core/housekeeping/_2109_                                 0.0030
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[12]   0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][1]      0.0029
 chip_core/net6771                                             0.0029
 chip_core/_07542_                                             0.0029
 chip_core/net11115                                            0.0029
 chip_core/housekeeping/_0457_                                 0.0029
 chip_core/housekeeping/gpio_configure[2][11]                  0.0029
 chip_core/net9458                                             0.0029
 chip_core/housekeeping/_0869_                                 0.0029
 chip_core/_08484_                                             0.0029
 chip_core/net4841                                             0.0029
 chip_core/housekeeping/net2310                                0.0029
 chip_core/net2073                                             0.0029
 chip_core/soc.core.uart_phy_rx_count[3]                       0.0029
 chip_core/_14469_                                             0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][24]     0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][5]      0.0029
 chip_core/housekeeping/_2465_                                 0.0029
 chip_core/mprj/mprj/net957                                    0.0029
 chip_core/net9498                                             0.0029
 chip_core/housekeeping/_0658_                                 0.0029
 chip_core/housekeeping/net2358                                0.0029
 chip_core/net2613                                             0.0029
 chip_core/housekeeping/net3449                                0.0029
 chip_core/net7084                                             0.0029
 chip_core/net11943                                            0.0029
 chip_core/net6720                                             0.0029
 chip_core/net4023                                             0.0029
 chip_core/net9019                                             0.0029
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[25]         0.0029
 chip_core/_11057_                                             0.0029
 chip_core/soc.core.VexRiscv.execute_to_memory_INSTRUCTION[14]   0.0029
 chip_core/mprj/mprj/net597                                    0.0029
 chip_core/soc.core.storage_1[9][4]                            0.0029
 chip_core/net11870                                            0.0029
 chip_core/net7518                                             0.0029
 chip_core/_09727_                                             0.0029
 chip_core/_06705_                                             0.0029
 chip_core/housekeeping/_1509_                                 0.0029
 chip_core/_00167_                                             0.0029
 chip_core/housekeeping/net1084                                0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][19]     0.0029
 chip_core/net14906                                            0.0029
 chip_core/soc.core.storage[10][5]                             0.0029
 chip_core/net6640                                             0.0029
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][3]   0.0029
 chip_core/_02909_                                             0.0029
 chip_core/net6022                                             0.0029
 chip_core/_01847_                                             0.0029
 chip_core/mprj/mprj/net960                                    0.0029
 chip_core/_03813_                                             0.0029
 chip_core/net6802                                             0.0029
 chip_core/housekeeping/_0846_                                 0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][14]     0.0029
 chip_core/_07739_                                             0.0029
 chip_core/_05069_                                             0.0029
 chip_core/net12272                                            0.0029
 chip_core/net6316                                             0.0029
 chip_core/net6660                                             0.0029
 chip_core/net6377                                             0.0029
 chip_core/_08032_                                             0.0029
 chip_core/housekeeping/_0742_                                 0.0029
 chip_core/soc.core.la_ien_storage[96]                         0.0029
 chip_core/_12398_                                             0.0029
 chip_core/_07052_                                             0.0029
 chip_core/housekeeping/gpio_configure[36][10]                 0.0029
 chip_core/housekeeping/_2463_                                 0.0029
 chip_core/net8160                                             0.0029
 chip_core/housekeeping/net2637                                0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][26]      0.0029
 chip_core/gpio_control_in_2[11].shift_register[2]             0.0029
 chip_core/net9179                                             0.0029
 chip_core/housekeeping/net1597                                0.0029
 chip_core/net2635                                             0.0029
 chip_core/net11910                                            0.0029
 chip_core/net4929                                             0.0029
 chip_core/net8583                                             0.0029
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[29]         0.0029
 chip_core/net6676                                             0.0029
 chip_core/net1764                                             0.0029
 chip_core/soc.core.multiregimpl116_regs0                      0.0029
 chip_core/net7007                                             0.0029
 chip_core/net7697                                             0.0029
 chip_core/net6867                                             0.0029
 chip_core/net12046                                            0.0029
 chip_core/housekeeping/_0539_                                 0.0029
 chip_core/net3723                                             0.0029
 chip_core/housekeeping/gpio_configure[24][7]                  0.0029
 chip_core/housekeeping/_2934_                                 0.0029
 chip_core/net8970                                             0.0029
 chip_core/_09501_                                             0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][7]      0.0029
 chip_core/housekeeping/net2496                                0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][23]     0.0029
 chip_core/housekeeping/_3120_                                 0.0029
 chip_core/_09215_                                             0.0029
 chip_core/housekeeping/net157                                 0.0029
 chip_core/soc.core.multiregimpl57_regs0                       0.0029
 chip_core/_01780_                                             0.0029
 chip_core/net8290                                             0.0029
 chip_core/_08868_                                             0.0029
 chip_core/_07963_                                             0.0029
 chip_core/soc.core.multiregimpl61_regs0                       0.0029
 chip_core/net1909                                             0.0029
 chip_core/net11914                                            0.0029
 chip_core/net6799                                             0.0029
 chip_core/housekeeping/gpio_configure[18][6]                  0.0029
 chip_core/housekeeping/_0227_                                 0.0029
 chip_core/housekeeping/_1518_                                 0.0029
 chip_core/housekeeping/net548                                 0.0029
 chip_core/_03967_                                             0.0029
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][29]   0.0029
 chip_core/housekeeping/net1520                                0.0029
 chip_core/net6451                                             0.0029
 chip_core/mprj/mprj/net339                                    0.0029
 chip_core/housekeeping/net2429                                0.0029
 chip_core/housekeeping/net2190                                0.0029
 chip_core/_07289_                                             0.0029
 chip_core/_04461_                                             0.0029
 chip_core/net1765                                             0.0029
 chip_core/soc.core.storage[12][2]                             0.0029
 chip_core/net7000                                             0.0029
 chip_core/soc.core.storage_1[14][7]                           0.0029
 chip_core/housekeeping/wbbd_state[10]                         0.0029
 chip_core/net8438                                             0.0029
 chip_core/net7162                                             0.0029
 chip_core/_07143_                                             0.0029
 chip_core/_08977_                                             0.0029
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][16]   0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][0]      0.0029
 chip_core/net8902                                             0.0029
 chip_core/net11372                                            0.0029
 chip_core/net6312                                             0.0029
 chip_core/_10375_                                             0.0029
 chip_core/soc.core.VexRiscv._zz_memory_ENV_CTRL[1]            0.0029
 chip_core/net6138                                             0.0029
 chip_core/housekeeping/net1725                                0.0029
 chip_core/mprj/mprj/net842                                    0.0029
 chip_core/net8099                                             0.0029
 chip_core/soc.core.multiregimpl26_regs1                       0.0029
 chip_core/_10482_                                             0.0029
 chip_core/_06782_                                             0.0029
 chip_core/_14585_                                             0.0029
 chip_core/housekeeping/net2321                                0.0029
 chip_core/gpio_control_in_2[5].shift_register[8]              0.0029
 chip_core/net12660                                            0.0029
 chip_core/net4910                                             0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][15]     0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][25]      0.0029
 chip_core/housekeeping/net2925                                0.0029
 chip_core/net1359                                             0.0029
 chip_core/_08950_                                             0.0029
 chip_core/net6256                                             0.0029
 chip_core/_09472_                                             0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][11]     0.0029
 chip_core/net6980                                             0.0029
 chip_core/net6474                                             0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][20]     0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][3]      0.0029
 chip_core/housekeeping/net2760                                0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][22]     0.0029
 chip_core/housekeeping/_1118_                                 0.0029
 chip_core/net14677                                            0.0029
 chip_core/housekeeping/_0830_                                 0.0029
 chip_core/housekeeping/_1303_                                 0.0029
 chip_core/_03246_                                             0.0029
 chip_core/_02996_                                             0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][0]       0.0029
 chip_core/_03013_                                             0.0029
 chip_core/_09220_                                             0.0029
 chip_core/net3484                                             0.0029
 chip_core/_08787_                                             0.0029
 chip_core/net4989                                             0.0029
 chip_core/gpio_control_in_2[11].shift_register[11]            0.0029
 chip_core/net1298                                             0.0029
 chip_core/soc.core.uart_rx_fifo_consume[2]                    0.0029
 chip_core/net7839                                             0.0029
 chip_core/net4251                                             0.0029
 chip_core/housekeeping/net2810                                0.0029
 chip_core/_13579_                                             0.0029
 chip_core/_13704_                                             0.0029
 chip_core/net8260                                             0.0029
 chip_core/soc.core.storage_1[15][2]                           0.0029
 chip_core/_09487_                                             0.0029
 chip_core/net8390                                             0.0029
 chip_core/_14909_                                             0.0029
 chip_core/_13212_                                             0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][5]      0.0029
 chip_core/soc.core.la_oe_storage[85]                          0.0029
 chip_core/housekeeping/net326                                 0.0029
 chip_core/net4271                                             0.0029
 chip_core/_14072_                                             0.0029
 chip_core/_14218_                                             0.0029
 chip_core/net9087                                             0.0029
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][22]   0.0029
 chip_core/net12593                                            0.0029
 chip_core/_13551_                                             0.0029
 chip_core/_09094_                                             0.0029
 chip_core/net4946                                             0.0029
 chip_core/net7660                                             0.0029
 chip_core/_01616_                                             0.0029
 chip_core/net5266                                             0.0029
 chip_core/housekeeping/_0678_                                 0.0029
 chip_core/_08519_                                             0.0029
 chip_core/_13229_                                             0.0029
 chip_core/net4024                                             0.0029
 chip_core/housekeeping/net1911                                0.0029
 chip_core/net7631                                             0.0029
 chip_core/net4685                                             0.0029
 chip_core/_09639_                                             0.0029
 chip_core/housekeeping/net1823                                0.0029
 chip_core/mprj/mprj/net376                                    0.0029
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][18]   0.0029
 chip_core/housekeeping/_0106_                                 0.0029
 chip_core/net2326                                             0.0029
 chip_core/net11704                                            0.0029
 chip_core/net1707                                             0.0029
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][17]   0.0029
 chip_core/_08412_                                             0.0029
 chip_core/housekeeping/xfer_count[3]                          0.0029
 chip_core/net1305                                             0.0029
 chip_core/housekeeping/net2002                                0.0029
 chip_core/housekeeping/_2303_                                 0.0029
 chip_core/_10726_                                             0.0029
 chip_core/mprj/mprj/net1038                                   0.0029
 chip_core/net5388                                             0.0029
 chip_core/net12096                                            0.0029
 chip_core/_01665_                                             0.0029
 chip_core/_04438_                                             0.0029
 chip_core/soc.core.serial_rx                                  0.0029
 chip_core/net5115                                             0.0029
 chip_core/housekeeping/_2340_                                 0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][21]     0.0029
 chip_core/net8382                                             0.0029
 chip_core/soc.core.interface3_bank_bus_dat_r[30]              0.0029
 chip_core/_02898_                                             0.0029
 chip_core/net6264                                             0.0029
 chip_core/soc.core.gpio_oe_storage                            0.0029
 chip_core/net11097                                            0.0029
 chip_core/_14211_                                             0.0029
 chip_core/_03325_                                             0.0029
 chip_core/housekeeping/net2976                                0.0029
 chip_core/housekeeping/_1801_                                 0.0029
 chip_core/_13516_                                             0.0029
 chip_core/housekeeping/net2761                                0.0029
 chip_core/housekeeping/_0870_                                 0.0029
 chip_core/net12732                                            0.0029
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[11]   0.0029
 chip_core/net5497                                             0.0029
 chip_core/soc.core.mgmtsoc_litespimmap_storage[3]             0.0029
 chip_core/net9183                                             0.0029
 chip_core/net4997                                             0.0029
 chip_core/housekeeping/net290                                 0.0029
 chip_core/_13866_                                             0.0029
 chip_core/net6443                                             0.0029
 chip_core/_07666_                                             0.0029
 chip_core/net8361                                             0.0029
 chip_core/soc.core.VexRiscv._zz_execute_SHIFT_CTRL[0]         0.0029
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][4]   0.0029
 chip_core/_11912_                                             0.0029
 chip_core/housekeeping/net2903                                0.0029
 chip_core/housekeeping/net3029                                0.0029
 chip_core/net6475                                             0.0029
 chip_core/net3728                                             0.0029
 chip_core/_01476_                                             0.0029
 chip_core/net4767                                             0.0029
 chip_core/housekeeping/gpio_configure[23][1]                  0.0029
 chip_core/net6452                                             0.0029
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[29]   0.0029
 chip_core/_11977_                                             0.0029
 chip_core/_08764_                                             0.0029
 chip_core/soc.core.VexRiscv.dBusWishbone_CYC                  0.0029
 chip_core/housekeeping/gpio_configure[15][9]                  0.0029
 chip_core/housekeeping/net2509                                0.0029
 chip_core/_14130_                                             0.0029
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[31]              0.0029
 chip_core/housekeeping/_1259_                                 0.0029
 chip_core/_13677_                                             0.0029
 chip_core/net7886                                             0.0029
 chip_core/_07828_                                             0.0029
 chip_core/net7213                                             0.0029
 chip_core/_07034_                                             0.0029
 chip_core/gpio_control_in_2[0].shift_register[7]              0.0029
 chip_core/_07195_                                             0.0029
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][11]     0.0029
 chip_core/net12671                                            0.0029
 chip_core/net6461                                             0.0029
 chip_core/net1263                                             0.0028
 chip_core/_09189_                                             0.0028
 chip_core/_04846_                                             0.0028
 chip_core/net996                                              0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][19]     0.0028
 chip_core/mgmt_buffers.la_data_in_mprj_bar[10]                0.0028
 chip_core/_08979_                                             0.0028
 chip_core/_08863_                                             0.0028
 chip_core/_10197_                                             0.0028
 chip_core/net5992                                             0.0028
 chip_core/net4948                                             0.0028
 chip_core/_01551_                                             0.0028
 chip_core/net5934                                             0.0028
 chip_core/net7546                                             0.0028
 chip_core/_00158_                                             0.0028
 chip_core/_10082_                                             0.0028
 chip_core/_12021_                                             0.0028
 chip_core/net1030                                             0.0028
 chip_core/net8277                                             0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][3]      0.0028
 chip_core/housekeeping/net1556                                0.0028
 chip_core/soc.core.multiregimpl113_regs0                      0.0028
 chip_core/net11750                                            0.0028
 chip_core/housekeeping/net2266                                0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][7]      0.0028
 chip_core/housekeeping/_3014_                                 0.0028
 chip_core/_03703_                                             0.0028
 chip_core/housekeeping/_2652_                                 0.0028
 chip_core/_07296_                                             0.0028
 chip_core/_08004_                                             0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][27]     0.0028
 chip_core/soc.core.interface6_bank_bus_dat_r[21]              0.0028
 chip_core/net12327                                            0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][12]     0.0028
 chip_core/soc.core.dbg_uart_data[20]                          0.0028
 chip_core/net8420                                             0.0028
 chip_core/soc.core.la_out_storage[85]                         0.0028
 chip_core/_07172_                                             0.0028
 chip_core/net9044                                             0.0028
 chip_core/_07896_                                             0.0028
 chip_core/_07929_                                             0.0028
 chip_core/net3931                                             0.0028
 chip_core/_14389_                                             0.0028
 chip_core/_13490_                                             0.0028
 chip_core/net12269                                            0.0028
 chip_core/_13543_                                             0.0028
 chip_core/net8686                                             0.0028
 chip_core/_04876_                                             0.0028
 chip_core/soc.core.interface14_bank_bus_dat_r[0]              0.0028
 chip_core/net2641                                             0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][21]     0.0028
 chip_core/_12078_                                             0.0028
 chip_core/housekeeping/hkspi.ldata[4]                         0.0028
 chip_core/_08204_                                             0.0028
 chip_core/net8342                                             0.0028
 chip_core/housekeeping/_1954_                                 0.0028
 chip_core/housekeeping/net3117                                0.0028
 chip_core/net1913                                             0.0028
 chip_core/net8334                                             0.0028
 chip_core/housekeeping/net375                                 0.0028
 chip_core/_11907_                                             0.0028
 chip_core/housekeeping/_0727_                                 0.0028
 chip_core/_09419_                                             0.0028
 chip_core/mprj/mprj/net799                                    0.0028
 chip_core/net8433                                             0.0028
 chip_core/housekeeping/net2680                                0.0028
 chip_core/soc.core.dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[3]   0.0028
 chip_core/_14559_                                             0.0028
 chip_core/net4305                                             0.0028
 chip_core/_15290_                                             0.0028
 chip_core/net7408                                             0.0028
 chip_core/net12180                                            0.0028
 chip_core/net11497                                            0.0028
 chip_core/net6078                                             0.0028
 chip_core/housekeeping/_2610_                                 0.0028
 chip_core/net6722                                             0.0028
 chip_core/_13415_                                             0.0028
 chip_core/net4452                                             0.0028
 chip_core/_10340_                                             0.0028
 chip_core/net9730                                             0.0028
 chip_core/soc.core.storage[7][2]                              0.0028
 chip_core/soc.core.storage_1[1][0]                            0.0028
 chip_core/_01473_                                             0.0028
 chip_core/net9207                                             0.0028
 chip_core/net14701                                            0.0028
 chip_core/gpio_control_in_2[2].shift_register[5]              0.0028
 chip_core/housekeeping/net3081                                0.0028
 chip_core/housekeeping/_0684_                                 0.0028
 chip_core/mprj/mprj/net658                                    0.0028
 chip_core/_13325_                                             0.0028
 chip_core/soc.core.memdat_3[6]                                0.0028
 chip_core/housekeeping/_0595_                                 0.0028
 chip_core/net6877                                             0.0028
 chip_core/net4462                                             0.0028
 chip_core/_08800_                                             0.0028
 chip_core/mprj/mprj/net740                                    0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][19]     0.0028
 chip_core/net9618                                             0.0028
 chip_core/housekeeping/_0221_                                 0.0028
 chip_core/housekeeping/_1177_                                 0.0028
 chip_core/net6323                                             0.0028
 chip_core/net7675                                             0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][5]      0.0028
 chip_core/net10353                                            0.0028
 chip_core/_13444_                                             0.0028
 chip_core/net4749                                             0.0028
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]   0.0028
 chip_core/_03229_                                             0.0028
 chip_core/soc.core.mgmtsoc_value_status[12]                   0.0028
 chip_core/_08923_                                             0.0028
 chip_core/_12255_                                             0.0028
 chip_core/housekeeping/net3085                                0.0028
 chip_core/housekeeping/net3191                                0.0028
 chip_core/housekeeping/net2884                                0.0028
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][15]   0.0028
 chip_core/_07397_                                             0.0028
 chip_core/soc.core.VexRiscv.lastStagePc[9]                    0.0028
 chip_core/gpio_control_in_2[15].shift_register[0]             0.0028
 chip_core/net5624                                             0.0028
 chip_core/_14452_                                             0.0028
 chip_core/_01805_                                             0.0028
 chip_core/net6525                                             0.0028
 chip_core/net8181                                             0.0028
 chip_core/_13257_                                             0.0028
 chip_core/mgmt_buffers.la_data_in_enable[4]                   0.0028
 chip_core/net8034                                             0.0028
 chip_core/_10791_                                             0.0028
 chip_core/net14621                                            0.0028
 chip_core/net4726                                             0.0028
 chip_core/_01677_                                             0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][26]     0.0028
 chip_core/net3231                                             0.0028
 chip_core/_05064_                                             0.0028
 chip_core/net12057                                            0.0028
 chip_core/_12737_                                             0.0028
 chip_core/housekeeping/_2694_                                 0.0028
 chip_core/net1750                                             0.0028
 chip_core/housekeeping/gpio_configure[13][4]                  0.0028
 chip_core/net14659                                            0.0028
 chip_core/_01563_                                             0.0028
 chip_core/gpio_control_in_2[9].shift_register[10]             0.0028
 chip_core/soc.core.mgmtsoc_scratch_storage[26]                0.0028
 chip_core/net1112                                             0.0028
 chip_core/net11420                                            0.0028
 chip_core/_07319_                                             0.0028
 chip_core/_15000_                                             0.0028
 chip_core/housekeeping/gpio_configure[16][10]                 0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][26]     0.0028
 chip_core/net11803                                            0.0028
 chip_core/housekeeping/_0659_                                 0.0028
 chip_core/net1904                                             0.0028
 chip_core/_14112_                                             0.0028
 chip_core/housekeeping/_0275_                                 0.0028
 chip_core/_12884_                                             0.0028
 chip_core/_11439_                                             0.0028
 chip_core/net7262                                             0.0028
 chip_core/net8298                                             0.0028
 chip_core/_15160_                                             0.0028
 chip_core/_10505_                                             0.0028
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[30]        0.0028
 chip_core/soc.core.storage_1[14][2]                           0.0028
 chip_core/housekeeping/_1195_                                 0.0028
 chip_core/housekeeping/_1376_                                 0.0028
 chip_core/net8475                                             0.0028
 chip_core/housekeeping/_2871_                                 0.0028
 chip_core/mprj/mprj/net1068                                   0.0028
 chip_core/net7609                                             0.0028
 chip_core/net1288                                             0.0028
 chip_core/housekeeping/net2875                                0.0028
 chip_core/gpio_control_in_2[0].shift_register[1]              0.0028
 chip_core/housekeeping/net3036                                0.0028
 chip_core/soc.core.multiregimpl62_regs1                       0.0028
 chip_core/_06953_                                             0.0028
 chip_core/net14938                                            0.0028
 chip_core/net5890                                             0.0028
 chip_core/housekeeping/_0850_                                 0.0028
 chip_core/housekeeping/_1320_                                 0.0028
 chip_core/soc.core.la_oe_storage[5]                           0.0028
 chip_core/net6197                                             0.0028
 chip_core/housekeeping/net506                                 0.0028
 chip_core/net7924                                             0.0028
 chip_core/net8249                                             0.0028
 chip_core/soc.core.la_oe_storage[34]                          0.0028
 chip_core/_08841_                                             0.0028
 chip_core/_10120_                                             0.0028
 chip_core/net12708                                            0.0028
 chip_core/net7843                                             0.0028
 chip_core/_12794_                                             0.0028
 chip_core/net9636                                             0.0028
 chip_core/net14749                                            0.0028
 chip_core/net3984                                             0.0028
 chip_core/housekeeping/net3285                                0.0028
 chip_core/housekeeping/net2061                                0.0028
 chip_core/_14499_                                             0.0028
 chip_core/net6549                                             0.0028
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0028
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0028
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0028
 chip_core/mprj/mprj/net398                                    0.0028
 chip_core/net9747                                             0.0028
 chip_core/net3828                                             0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][24]     0.0028
 chip_core/_02860_                                             0.0028
 chip_core/_03409_                                             0.0028
 chip_core/net8606                                             0.0028
 chip_core/net5545                                             0.0028
 chip_core/_08691_                                             0.0028
 chip_core/housekeeping/net990                                 0.0028
 chip_core/_09497_                                             0.0028
 chip_core/_12208_                                             0.0028
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][18]   0.0028
 chip_core/net8814                                             0.0028
 chip_core/net12435                                            0.0028
 chip_core/housekeeping/net2574                                0.0028
 chip_core/net5343                                             0.0028
 chip_core/_12983_                                             0.0028
 chip_core/_08116_                                             0.0028
 chip_core/net4537                                             0.0028
 chip_core/_09422_                                             0.0028
 chip_core/_14916_                                             0.0028
 chip_core/net11889                                            0.0028
 chip_core/_09242_                                             0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][11]      0.0028
 chip_core/net14734                                            0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][28]     0.0028
 chip_core/soc.core.interface0_bank_bus_dat_r[2]               0.0028
 chip_core/housekeeping/net2721                                0.0028
 chip_core/net3657                                             0.0028
 chip_core/housekeeping/net2491                                0.0028
 chip_core/net3707                                             0.0028
 chip_core/housekeeping/_1140_                                 0.0028
 chip_core/_08934_                                             0.0028
 chip_core/net4591                                             0.0028
 chip_core/net8644                                             0.0028
 chip_core/net12345                                            0.0028
 chip_core/soc.core.gpioin4_gpioin4_mode_storage               0.0028
 chip_core/net4933                                             0.0028
 chip_core/_11655_                                             0.0028
 chip_core/housekeeping/_0356_                                 0.0028
 chip_core/soc.core.VexRiscv.externalInterruptArray_regNext[3]   0.0028
 chip_core/_08871_                                             0.0028
 chip_core/housekeeping/net1054                                0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][6]       0.0028
 chip_core/_12444_                                             0.0028
 chip_core/_03976_                                             0.0028
 chip_core/_10336_                                             0.0028
 chip_core/net11384                                            0.0028
 chip_core/net4646                                             0.0028
 chip_core/housekeeping/serial_data_staging_1[10]              0.0028
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[23]   0.0028
 chip_core/net7126                                             0.0028
 chip_core/net4931                                             0.0028
 chip_core/_11462_                                             0.0028
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[26]   0.0028
 chip_core/gpio_control_in_1[0].shift_register[9]              0.0028
 chip_core/net8895                                             0.0028
 chip_core/net6853                                             0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][2]      0.0028
 chip_core/housekeeping/net1719                                0.0028
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[3]           0.0028
 chip_core/net7946                                             0.0028
 chip_core/net8084                                             0.0028
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][7]      0.0028
 chip_core/net5246                                             0.0028
 chip_core/net7883                                             0.0028
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0028
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0028
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0028
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0028
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B   0.0028
 chip_core/net7894                                             0.0028
 chip_core/net12637                                            0.0028
 chip_core/housekeeping/_2926_                                 0.0028
 chip_core/net13575                                            0.0028
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][26]   0.0028
 chip_core/net7041                                             0.0028
 chip_core/net5629                                             0.0028
 chip_core/_08778_                                             0.0028
 chip_core/net6671                                             0.0028
 chip_core/net6060                                             0.0028
 chip_core/mprj/mprj/net469                                    0.0028
 chip_core/_08736_                                             0.0028
 chip_core/_14397_                                             0.0028
 chip_core/housekeeping/net3065                                0.0028
 chip_core/net5662                                             0.0028
 chip_core/net14721                                            0.0028
 chip_core/housekeeping/wbbd_state[2]                          0.0028
 chip_core/net6165                                             0.0028
 chip_core/_14763_                                             0.0028
 chip_core/net8237                                             0.0028
 chip_core/net7559                                             0.0028
 chip_core/_14057_                                             0.0028
 chip_core/_09449_                                             0.0028
 chip_core/housekeeping/_0295_                                 0.0028
 chip_core/_09201_                                             0.0028
 chip_core/housekeeping/_2225_                                 0.0028
 chip_core/net12162                                            0.0028
 chip_core/housekeeping/_2148_                                 0.0028
 chip_core/housekeeping/_1632_                                 0.0028
 chip_core/net7718                                             0.0028
 chip_core/_10733_                                             0.0027
 chip_core/net8605                                             0.0027
 chip_core/_13857_                                             0.0027
 chip_core/soc.core.storage_1[15][6]                           0.0027
 chip_core/housekeeping/_0730_                                 0.0027
 chip_core/net7248                                             0.0027
 chip_core/net6046                                             0.0027
 chip_core/net6507                                             0.0027
 chip_core/net1177                                             0.0027
 chip_core/_14411_                                             0.0027
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][2]       0.0027
 chip_core/housekeeping/_0197_                                 0.0027
 chip_core/housekeeping/_0122_                                 0.0027
 chip_core/_13690_                                             0.0027
 chip_core/net8051                                             0.0027
 chip_core/gpio_control_in_2[12].shift_register[10]            0.0027
 chip_core/net1367                                             0.0027
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[27]          0.0027
 chip_core/net5275                                             0.0027
 chip_core/net7467                                             0.0027
 chip_core/net8162                                             0.0027
 chip_core/net7791                                             0.0027
 chip_core/gpio_control_in_1[5].shift_register[10]             0.0027
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.SEL[2]   0.0027
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.SEL[2]   0.0027
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.SEL[2]        0.0027
 chip_core/_14528_                                             0.0027
 chip_core/housekeeping/_3145_                                 0.0027
 chip_core/net8464                                             0.0027
 chip_core/_08911_                                             0.0027
 chip_core/housekeeping/_0044_                                 0.0027
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][12]   0.0027
 chip_core/net12695                                            0.0027
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[15]   0.0027
 chip_core/net5089                                             0.0027
 chip_core/soc.core.la_oe_storage[65]                          0.0027
 chip_core/_07913_                                             0.0027
 chip_core/_04092_                                             0.0027
 chip_core/net6399                                             0.0027
 chip_core/net12531                                            0.0027
 chip_core/housekeeping/gpio_configure[7][10]                  0.0027
 chip_core/net4244                                             0.0027
 chip_core/_04796_                                             0.0027
 chip_core/net12702                                            0.0027
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][27]   0.0027
 chip_core/net5310                                             0.0027
 chip_core/net7218                                             0.0027
 chip_core/net5003                                             0.0027
 chip_core/_10506_                                             0.0027
 chip_core/housekeeping/net100                                 0.0027
 chip_core/housekeeping/net2715                                0.0027
 chip_core/net7358                                             0.0027
 chip_core/_12244_                                             0.0027
 chip_core/_02980_                                             0.0027
 chip_core/housekeeping/net2434                                0.0027
 chip_core/housekeeping/net2233                                0.0027
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][26]     0.0027
 chip_core/soc.core.uart_phy_tx_phase[26]                      0.0027
 chip_core/_08256_                                             0.0027
 chip_core/housekeeping/net142                                 0.0027
 chip_core/_15378_                                             0.0027
 chip_core/net4842                                             0.0027
 chip_core/housekeeping/gpio_configure[36][0]                  0.0027
 chip_core/net4370                                             0.0027
 chip_core/net6175                                             0.0027
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_width[0]   0.0027
 chip_core/net8680                                             0.0027
 chip_core/net8219                                             0.0027
 chip_core/net7747                                             0.0027
 chip_core/soc.core.la_out_storage[77]                         0.0027
 chip_core/_08703_                                             0.0027
 chip_core/housekeeping/_0735_                                 0.0027
 chip_core/_11449_                                             0.0027
 chip_core/net6931                                             0.0027
 chip_core/net6602                                             0.0027
 chip_core/_11525_                                             0.0027
 chip_core/_07273_                                             0.0027
 chip_core/_07354_                                             0.0027
 chip_core/net5533                                             0.0027
 chip_core/net7876                                             0.0027
 chip_core/_07217_                                             0.0027
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][11]   0.0027
 chip_core/net4495                                             0.0027
 chip_core/net7137                                             0.0027
 chip_core/gpio_control_in_1[0].shift_register[7]              0.0027
 chip_core/net5759                                             0.0027
 chip_core/housekeeping/_0040_                                 0.0027
 chip_core/housekeeping/gpio_configure[18][9]                  0.0027
 chip_core/net6334                                             0.0027
 chip_core/_13946_                                             0.0027
 chip_core/_07844_                                             0.0027
 chip_core/_07013_                                             0.0027
 chip_core/_10996_                                             0.0027
 chip_core/mprj/mprj/net723                                    0.0027
 chip_core/_08662_                                             0.0027
 chip_core/_09866_                                             0.0027
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][24]   0.0027
 chip_core/net5619                                             0.0027
 chip_core/_04540_                                             0.0027
 chip_core/net7125                                             0.0027
 chip_core/_12000_                                             0.0027
 chip_core/housekeeping/net2742                                0.0027
 chip_core/net3327                                             0.0027
 chip_core/_08021_                                             0.0027
 chip_core/net6062                                             0.0027
 chip_core/net14993                                            0.0027
 chip_core/_08054_                                             0.0027
 chip_core/net11093                                            0.0027
 chip_core/net7395                                             0.0027
 chip_core/_11923_                                             0.0027
 chip_core/soc.core.dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[0]   0.0027
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[1]         0.0027
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][20]     0.0027
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[11]   0.0027
 chip_core/_12577_                                             0.0027
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[3]   0.0027
 chip_core/net11453                                            0.0027
 chip_core/_00611_                                             0.0027
 chip_core/_15037_                                             0.0027
 chip_core/net9539                                             0.0027
 chip_core/housekeeping/_3121_                                 0.0027
 chip_core/housekeeping/net3196                                0.0027
 chip_core/net7054                                             0.0027
 chip_core/net5827                                             0.0027
 chip_core/housekeeping/_2684_                                 0.0027
 chip_core/_07134_                                             0.0027
 chip_core/net7574                                             0.0027
 chip_core/net6537                                             0.0027
 chip_core/net4076                                             0.0027
 chip_core/housekeeping/gpio_configure[21][5]                  0.0027
 chip_core/_00145_                                             0.0027
 chip_core/mprj/mprj/net828                                    0.0027
 chip_core/housekeeping/_2754_                                 0.0027
 chip_core/net3150                                             0.0027
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][27]      0.0027
 chip_core/soc.core.la_oe_storage[102]                         0.0027
 chip_core/_07637_                                             0.0027
 chip_core/housekeeping/wbbd_addr[5]                           0.0027
 chip_core/net14692                                            0.0027
 chip_core/net4638                                             0.0027
 chip_core/_13676_                                             0.0027
 chip_core/_12260_                                             0.0027
 chip_core/net6577                                             0.0027
 chip_core/_08160_                                             0.0027
 chip_core/_12102_                                             0.0027
 chip_core/soc.core.mgmtsoc_value_status[8]                    0.0027
 chip_core/_11665_                                             0.0027
 chip_core/soc.core.multiregimpl47_regs0                       0.0027
 chip_core/_08554_                                             0.0027
 chip_core/_07311_                                             0.0027
 chip_core/housekeeping/_2691_                                 0.0027
 chip_core/_08958_                                             0.0027
 chip_core/net6501                                             0.0027
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][14]     0.0027
 chip_core/housekeeping/_0214_                                 0.0027
 chip_core/housekeeping/net1972                                0.0027
 chip_core/_11959_                                             0.0027
 chip_core/_12341_                                             0.0027
 chip_core/net4039                                             0.0027
 chip_core/net11717                                            0.0027
 chip_core/net8241                                             0.0027
 chip_core/net2605                                             0.0027
 chip_core/_14806_                                             0.0027
 chip_core/net5970                                             0.0027
 chip_core/housekeeping/_0666_                                 0.0027
 chip_core/net2150                                             0.0027
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][10]   0.0027
 chip_core/net14725                                            0.0027
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[23]          0.0027
 chip_core/net7774                                             0.0027
 chip_core/housekeeping/net2930                                0.0027
 chip_core/_03398_                                             0.0027
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][10]     0.0027
 chip_core/soc.core.storage_1[7][5]                            0.0027
 chip_core/_08681_                                             0.0027
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[27]         0.0027
 chip_core/housekeeping/_0281_                                 0.0027
 chip_core/net6911                                             0.0027
 chip_core/_03118_                                             0.0027
 chip_core/_13105_                                             0.0027
 chip_core/net6198                                             0.0027
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[28]   0.0027
 chip_core/_07262_                                             0.0027
 chip_core/_13259_                                             0.0027
 chip_core/soc.core.storage[3][1]                              0.0027
 chip_core/housekeeping/_0849_                                 0.0027
 chip_core/_14520_                                             0.0027
 chip_core/_03647_                                             0.0027
 chip_core/net3871                                             0.0027
 chip_core/housekeeping/gpio_configure[29][6]                  0.0027
 chip_core/_06785_                                             0.0027
 chip_core/net5048                                             0.0027
 chip_core/soc.core.interface9_bank_bus_dat_r[11]              0.0027
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[27]   0.0027
 chip_core/net12001                                            0.0027
 chip_core/housekeeping/gpio_configure[16][4]                  0.0027
 chip_core/_00242_                                             0.0027
 chip_core/housekeeping/_0080_                                 0.0027
 chip_core/net11710                                            0.0027
 chip_core/net7596                                             0.0027
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][19]     0.0027
 chip_core/net12551                                            0.0027
 chip_core/housekeeping/_2670_                                 0.0027
 chip_core/housekeeping/_0354_                                 0.0027
 chip_core/housekeeping/_2384_                                 0.0027
 chip_core/net6553                                             0.0027
 chip_core/_09001_                                             0.0027
 chip_core/_14296_                                             0.0027
 chip_core/_11991_                                             0.0027
 chip_core/_08852_                                             0.0027
 chip_core/housekeeping/_2301_                                 0.0027
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][30]     0.0027
 chip_core/net4181                                             0.0027
 chip_core/_12210_                                             0.0027
 chip_core/net7868                                             0.0027
 chip_core/_14359_                                             0.0027
 chip_core/housekeeping/net416                                 0.0027
 chip_core/net7741                                             0.0027
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[18]       0.0027
 chip_core/gpio_control_in_2[6].shift_register[3]              0.0027
 chip_core/housekeeping/wbbd_data[0]                           0.0027
 chip_core/_14826_                                             0.0027
 chip_core/soc.core.hk_dat_i[3]                                0.0027
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]   0.0027
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][20]      0.0027
 chip_core/_13106_                                             0.0027
 chip_core/net5587                                             0.0027
 chip_core/net8100                                             0.0027
 chip_core/soc.core.la_out_storage[59]                         0.0027
 chip_core/net12736                                            0.0027
 chip_core/net5508                                             0.0027
 chip_core/housekeeping/net955                                 0.0027
 chip_core/_11593_                                             0.0027
 chip_core/housekeeping/_2904_                                 0.0027
 chip_core/soc.core.interface0_bank_bus_dat_r[26]              0.0027
 chip_core/housekeeping/net2874                                0.0027
 chip_core/mprj/mprj/net613                                    0.0027
 chip_core/soc.core.mgmtsoc_load_storage[30]                   0.0027
 chip_core/net1720                                             0.0027
 chip_core/_07740_                                             0.0027
 chip_core/_14581_                                             0.0027
 chip_core/net4974                                             0.0027
 chip_core/_13907_                                             0.0027
 chip_core/net6571                                             0.0027
 chip_core/housekeeping/gpio_configure[15][8]                  0.0027
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][21]   0.0027
 chip_core/_13952_                                             0.0027
 chip_core/mprj/mprj/net515                                    0.0027
 chip_core/net7140                                             0.0027
 chip_core/net1771                                             0.0027
 chip_core/net5558                                             0.0027
 chip_core/_11984_                                             0.0027
 chip_core/net7150                                             0.0027
 chip_core/net1807                                             0.0027
 chip_core/net5460                                             0.0027
 chip_core/_12103_                                             0.0027
 chip_core/net14922                                            0.0027
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][29]     0.0027
 chip_core/net5503                                             0.0027
 chip_core/net7808                                             0.0027
 chip_core/housekeeping/gpio_configure[23][12]                 0.0027
 chip_core/net7188                                             0.0027
 chip_core/mprj/mprj/net743                                    0.0027
 chip_core/_13692_                                             0.0027
 chip_core/net4656                                             0.0027
 chip_core/net7681                                             0.0027
 chip_core/net6095                                             0.0027
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][26]      0.0026
 chip_core/net9161                                             0.0026
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][1]      0.0026
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][24]     0.0026
 chip_core/_08214_                                             0.0026
 chip_core/net1362                                             0.0026
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][5]       0.0026
 chip_core/housekeeping/_0665_                                 0.0026
 chip_core/_07837_                                             0.0026
 chip_core/_07409_                                             0.0026
 chip_core/soc.core.interface17_bank_bus_dat_r[0]              0.0026
 chip_core/net4626                                             0.0026
 chip_core/_14263_                                             0.0026
 chip_core/soc.core.dbg_uart_rx_count[3]                       0.0026
 chip_core/_06979_                                             0.0026
 chip_core/_03164_                                             0.0026
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][11]   0.0026
 chip_core/soc.core.multiregimpl134_regs0                      0.0026
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][0]      0.0026
 chip_core/_15269_                                             0.0026
 chip_core/_13955_                                             0.0026
 chip_core/net7540                                             0.0026
 chip_core/net6935                                             0.0026
 chip_core/net5073                                             0.0026
 chip_core/_00171_                                             0.0026
 chip_core/net6721                                             0.0026
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][10]   0.0026
 chip_core/_01743_                                             0.0026
 chip_core/net8256                                             0.0026
 chip_core/housekeeping/net1896                                0.0026
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0026
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0026
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0026
 chip_core/net6218                                             0.0026
 chip_core/net4442                                             0.0026
 chip_core/net12288                                            0.0026
 chip_core/_15388_                                             0.0026
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][21]      0.0026
 chip_core/net5161                                             0.0026
 chip_core/_06740_                                             0.0026
 chip_core/_13095_                                             0.0026
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[21]   0.0026
 chip_core/housekeeping/gpio_configure[7][1]                   0.0026
 chip_core/net5915                                             0.0026
 chip_core/_12847_                                             0.0026
 chip_core/mprj/mprj/net919                                    0.0026
 chip_core/net6423                                             0.0026
 chip_core/net8136                                             0.0026
 chip_core/soc.core.mgmtsoc_reload_storage[16]                 0.0026
 chip_core/_09435_                                             0.0026
 chip_core/_06985_                                             0.0026
 chip_core/net6705                                             0.0026
 chip_core/net4407                                             0.0026
 chip_core/net6001                                             0.0026
 chip_core/_09473_                                             0.0026
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][6]   0.0026
 chip_core/_12224_                                             0.0026
 chip_core/net12364                                            0.0026
 chip_core/housekeeping/_1288_                                 0.0026
 chip_core/net11232                                            0.0026
 chip_core/net7719                                             0.0026
 chip_core/net3195                                             0.0026
 chip_core/housekeeping/_0178_                                 0.0026
 chip_core/housekeeping/net2659                                0.0026
 chip_core/_04836_                                             0.0026
 chip_core/net8981                                             0.0026
 chip_core/_00147_                                             0.0026
 chip_core/net12447                                            0.0026
 chip_core/_09516_                                             0.0026
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][23]   0.0026
 chip_core/_10238_                                             0.0026
 chip_core/_12992_                                             0.0026
 chip_core/mprj/mprj/net308                                    0.0026
 chip_core/_12999_                                             0.0026
 chip_core/net5812                                             0.0026
 chip_core/_10569_                                             0.0026
 chip_core/net8184                                             0.0026
 chip_core/net7318                                             0.0026
 chip_core/gpio_control_bidir_2[2].shift_register[4]           0.0026
 chip_core/net4364                                             0.0026
 chip_core/net6067                                             0.0026
 chip_core/_14369_                                             0.0026
 chip_core/net7035                                             0.0026
 chip_core/net6292                                             0.0026
 chip_core/net12656                                            0.0026
 chip_core/_14050_                                             0.0026
 chip_core/net6081                                             0.0026
 chip_core/_10877_                                             0.0026
 chip_core/net855                                              0.0026
 chip_core/net7380                                             0.0026
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][23]      0.0026
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][25]   0.0026
 chip_core/_11606_                                             0.0026
 chip_core/housekeeping/_0496_                                 0.0026
 chip_core/soc.core.dbg_uart_rx_data[2]                        0.0026
 chip_core/housekeeping/_2741_                                 0.0026
 chip_core/net7061                                             0.0026
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][9]   0.0026
 chip_core/net8540                                             0.0026
 chip_core/net9538                                             0.0026
 chip_core/net6148                                             0.0026
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][2]      0.0026
 chip_core/net3895                                             0.0026
 chip_core/_09657_                                             0.0026
 chip_core/soc.core.storage[13][5]                             0.0026
 chip_core/housekeeping/net1543                                0.0026
 chip_core/housekeeping/_0982_                                 0.0026
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[12]         0.0026
 chip_core/_04476_                                             0.0026
 chip_core/net9648                                             0.0026
 chip_core/net3617                                             0.0026
 chip_core/housekeeping/net335                                 0.0026
 chip_core/_00134_                                             0.0026
 chip_core/housekeeping/gpio_configure[21][8]                  0.0026
 chip_core/_12221_                                             0.0026
 chip_core/_09185_                                             0.0026
 chip_core/_12819_                                             0.0026
 chip_core/net7407                                             0.0026
 chip_core/net14724                                            0.0026
 chip_core/housekeeping/net323                                 0.0026
 chip_core/soc.core.storage[9][6]                              0.0026
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[7]                 0.0026
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]   0.0026
 chip_core/_07645_                                             0.0026
 chip_core/soc.core.spi_miso                                   0.0026
 chip_core/_15117_                                             0.0026
 chip_core/_06818_                                             0.0026
 chip_core/housekeeping/net1780                                0.0026
 chip_core/housekeeping/_2950_                                 0.0026
 chip_core/net5312                                             0.0026
 chip_core/net9756                                             0.0026
 chip_core/net6776                                             0.0026
 chip_core/housekeeping/net3458                                0.0026
 chip_core/net7564                                             0.0026
 chip_core/net4269                                             0.0026
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][27]     0.0026
 chip_core/_07389_                                             0.0026
 chip_core/net3846                                             0.0026
 chip_core/_08908_                                             0.0026
 chip_core/net12693                                            0.0026
 chip_core/net6759                                             0.0026
 chip_core/net5075                                             0.0026
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][23]   0.0026
 chip_core/net4908                                             0.0026
 chip_core/_07509_                                             0.0026
 chip_core/net13746                                            0.0026
 chip_core/_01493_                                             0.0026
 chip_core/net6152                                             0.0026
 chip_core/soc.core.multiregimpl95_regs0                       0.0026
 chip_core/_09541_                                             0.0026
 chip_core/housekeeping/net3064                                0.0026
 chip_core/_07613_                                             0.0026
 chip_core/housekeeping/_2984_                                 0.0026
 chip_core/housekeeping/net3411                                0.0026
 chip_core/net7725                                             0.0026
 chip_core/net7674                                             0.0026
 chip_core/_07522_                                             0.0026
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[21]       0.0026
 chip_core/housekeeping/_2526_                                 0.0026
 chip_core/net4552                                             0.0026
 chip_core/housekeeping/_2760_                                 0.0026
 chip_core/_03674_                                             0.0026
 chip_core/_08429_                                             0.0026
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][24]     0.0026
 chip_core/net6102                                             0.0026
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][22]     0.0026
 chip_core/soc.core.la_out_storage[79]                         0.0026
 chip_core/net13431                                            0.0026
 chip_core/net8628                                             0.0026
 chip_core/net8650                                             0.0026
 chip_core/_14953_                                             0.0026
 chip_core/housekeeping/gpio_configure[5][1]                   0.0026
 chip_core/soc.core.spi_master_cs_storage[11]                  0.0026
 chip_core/net14770                                            0.0026
 chip_core/_11450_                                             0.0026
 chip_core/housekeeping/net2017                                0.0026
 chip_core/_03140_                                             0.0026
 chip_core/_14602_                                             0.0026
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][22]      0.0026
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[6]   0.0026
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]   0.0026
 chip_core/_08832_                                             0.0026
 chip_core/_07952_                                             0.0026
 chip_core/_14038_                                             0.0026
 chip_core/_12392_                                             0.0026
 chip_core/net9028                                             0.0026
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0026
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0026
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0026
 chip_core/soc.core.storage[12][4]                             0.0026
 chip_core/net8457                                             0.0026
 chip_core/housekeeping/gpio_configure[35][3]                  0.0026
 chip_core/net9047                                             0.0026
 chip_core/housekeeping/_0110_                                 0.0026
 chip_core/_14360_                                             0.0026
 chip_core/_09099_                                             0.0026
 chip_core/_12976_                                             0.0026
 chip_core/housekeeping/gpio_configure[20][2]                  0.0026
 chip_core/net8234                                             0.0026
 chip_core/net11140                                            0.0026
 chip_core/net7098                                             0.0026
 chip_core/net1788                                             0.0026
 chip_core/_15018_                                             0.0026
 chip_core/housekeeping/_2869_                                 0.0026
 chip_core/_09348_                                             0.0026
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[26]         0.0026
 chip_core/_00944_                                             0.0026
 chip_core/_08762_                                             0.0026
 chip_core/net4836                                             0.0026
 chip_core/net3905                                             0.0026
 chip_core/soc.core.mgmtsoc_bus_errors[14]                     0.0026
 chip_core/housekeeping/_1174_                                 0.0026
 chip_core/_09908_                                             0.0026
 chip_core/housekeeping/_1078_                                 0.0026
 chip_core/_13287_                                             0.0026
 chip_core/mprj/mprj/net833                                    0.0026
 chip_core/_08767_                                             0.0026
 chip_core/_10686_                                             0.0026
 chip_core/_10838_                                             0.0026
 chip_core/net9403                                             0.0026
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][21]   0.0026
 chip_core/net4770                                             0.0026
 chip_core/housekeeping/net2784                                0.0026
 chip_core/net12308                                            0.0026
 chip_core/soc.core.multiregimpl112_regs0                      0.0026
 chip_core/net8312                                             0.0026
 chip_core/soc.core.storage_1[10][6]                           0.0026
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[7]           0.0026
 chip_core/_15190_                                             0.0026
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][8]      0.0026
 chip_core/_06928_                                             0.0026
 chip_core/_00183_                                             0.0026
 chip_core/housekeeping/_2048_                                 0.0026
 chip_core/net2652                                             0.0026
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][23]   0.0026
 chip_core/net6793                                             0.0026
 chip_core/net9751                                             0.0026
 chip_core/net12414                                            0.0026
 chip_core/_09873_                                             0.0026
 chip_core/housekeeping/gpio_configure[31][12]                 0.0026
 chip_core/housekeeping/_0627_                                 0.0026
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]   0.0026
 chip_core/net7740                                             0.0026
 chip_core/housekeeping/_2051_                                 0.0026
 chip_core/net5650                                             0.0026
 chip_core/housekeeping/wbbd_data[2]                           0.0026
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[5]          0.0026
 chip_core/housekeeping/net2707                                0.0026
 chip_core/net3661                                             0.0026
 chip_core/_12879_                                             0.0026
 chip_core/_06921_                                             0.0026
 chip_core/net6450                                             0.0026
 chip_core/gpio_control_in_1a[3].shift_register[11]            0.0026
 chip_core/housekeeping/net143                                 0.0026
 chip_core/net3934                                             0.0026
 chip_core/housekeeping/net779                                 0.0026
 chip_core/net7195                                             0.0026
 chip_core/net4645                                             0.0026
 chip_core/housekeeping/xfer_state[1]                          0.0026
 chip_core/net8189                                             0.0026
 chip_core/soc.core.multiregimpl70_regs1                       0.0026
 chip_core/housekeeping/net1580                                0.0026
 chip_core/net4255                                             0.0026
 chip_core/_13936_                                             0.0026
 chip_core/net5683                                             0.0026
 chip_core/housekeeping/gpio_configure[12][10]                 0.0026
 chip_core/_08529_                                             0.0026
 chip_core/_13792_                                             0.0026
 chip_core/net8387                                             0.0026
 chip_core/net12277                                            0.0026
 chip_core/_11294_                                             0.0026
 chip_core/_15262_                                             0.0026
 chip_core/_09112_                                             0.0026
 chip_core/_10491_                                             0.0026
 chip_core/housekeeping/net1524                                0.0026
 chip_core/net6830                                             0.0026
 chip_core/_12689_                                             0.0026
 chip_core/net8768                                             0.0026
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][4]      0.0026
 chip_core/net6682                                             0.0026
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][30]   0.0026
 chip_core/_07028_                                             0.0026
 chip_core/net6714                                             0.0026
 chip_core/_10067_                                             0.0026
 chip_core/net1863                                             0.0026
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][27]   0.0026
 chip_core/net6690                                             0.0026
 chip_core/net7013                                             0.0026
 chip_core/housekeeping/_2417_                                 0.0026
 chip_core/net6174                                             0.0026
 chip_core/net15017                                            0.0026
 chip_core/net8267                                             0.0026
 chip_core/net5366                                             0.0026
 chip_core/net7926                                             0.0026
 chip_core/housekeeping/net1705                                0.0026
 chip_core/net12604                                            0.0026
 chip_core/net8859                                             0.0026
 chip_core/_14633_                                             0.0026
 chip_core/soc.core.multiregimpl59_regs1                       0.0026
 chip_core/net7025                                             0.0026
 chip_core/soc.core.interface1_bank_bus_dat_r[0]               0.0026
 chip_core/net4129                                             0.0026
 chip_core/_07339_                                             0.0026
 chip_core/_14002_                                             0.0025
 chip_core/housekeeping/net1888                                0.0025
 chip_core/housekeeping/net2802                                0.0025
 chip_core/_07064_                                             0.0025
 chip_core/net4450                                             0.0025
 chip_core/soc.core.mgmtsoc_bus_errors[24]                     0.0025
 chip_core/_11424_                                             0.0025
 chip_core/housekeeping/_2277_                                 0.0025
 chip_core/_09184_                                             0.0025
 chip_core/housekeeping/_1144_                                 0.0025
 chip_core/_08775_                                             0.0025
 chip_core/net4443                                             0.0025
 chip_core/_12533_                                             0.0025
 chip_core/net6936                                             0.0025
 chip_core/net7311                                             0.0025
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0025
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0025
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0_B   0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][19]   0.0025
 chip_core/_06861_                                             0.0025
 chip_core/net4082                                             0.0025
 chip_core/net4526                                             0.0025
 chip_core/_01831_                                             0.0025
 chip_core/_08546_                                             0.0025
 chip_core/net5679                                             0.0025
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[16]                0.0025
 chip_core/soc.core.user_irq_ena_storage[0]                    0.0025
 chip_core/soc.core.multiregimpl49_regs0                       0.0025
 chip_core/net4718                                             0.0025
 chip_core/soc.core.multiregimpl18_regs0                       0.0025
 chip_core/housekeeping/_0291_                                 0.0025
 chip_core/_07610_                                             0.0025
 chip_core/net6217                                             0.0025
 chip_core/net11324                                            0.0025
 chip_core/_15044_                                             0.0025
 chip_core/housekeeping/net2633                                0.0025
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0025
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0025
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0025
 chip_core/soc.core.uart_tx_fifo_produce[2]                    0.0025
 chip_core/mprj/mprj/net328                                    0.0025
 chip_core/housekeeping/net2864                                0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][6]      0.0025
 chip_core/housekeeping/net484                                 0.0025
 chip_core/housekeeping/gpio_configure[7][0]                   0.0025
 chip_core/net12502                                            0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][21]     0.0025
 chip_core/_15083_                                             0.0025
 chip_core/net7619                                             0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][6]   0.0025
 chip_core/_07249_                                             0.0025
 chip_core/_09333_                                             0.0025
 chip_core/mprj/mprj/net780                                    0.0025
 chip_core/_14419_                                             0.0025
 chip_core/_07469_                                             0.0025
 chip_core/net13761                                            0.0025
 chip_core/net11209                                            0.0025
 chip_core/net5076                                             0.0025
 chip_core/net6541                                             0.0025
 chip_core/soc.core.multiregimpl104_regs0                      0.0025
 chip_core/_00044_                                             0.0025
 chip_core/net5669                                             0.0025
 chip_core/mprj/mprj/net347                                    0.0025
 chip_core/net3983                                             0.0025
 chip_core/net8763                                             0.0025
 chip_core/housekeeping/_1111_                                 0.0025
 chip_core/net3512                                             0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][9]   0.0025
 chip_core/_12397_                                             0.0025
 chip_core/_08793_                                             0.0025
 chip_core/housekeeping/_1352_                                 0.0025
 chip_core/_13895_                                             0.0025
 chip_core/_03057_                                             0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[12]   0.0025
 chip_core/housekeeping/net3006                                0.0025
 chip_core/housekeeping/_0160_                                 0.0025
 chip_core/soc.core.la_out_storage[66]                         0.0025
 chip_core/_08153_                                             0.0025
 chip_core/net7987                                             0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][20]     0.0025
 chip_core/net7268                                             0.0025
 chip_core/housekeeping/net1530                                0.0025
 chip_core/housekeeping/_1496_                                 0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][11]      0.0025
 chip_core/net14835                                            0.0025
 chip_core/net7233                                             0.0025
 chip_core/net3524                                             0.0025
 chip_core/net3380                                             0.0025
 chip_core/net3442                                             0.0025
 chip_core/_03374_                                             0.0025
 chip_core/net12179                                            0.0025
 chip_core/net5831                                             0.0025
 chip_core/_08952_                                             0.0025
 chip_core/housekeeping/net3124                                0.0025
 chip_core/soc.core.spimaster_storage[3]                       0.0025
 chip_core/net5761                                             0.0025
 chip_core/_11437_                                             0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][7]   0.0025
 chip_core/net3361                                             0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][1]   0.0025
 chip_core/housekeeping/net1958                                0.0025
 chip_core/housekeeping/net2876                                0.0025
 chip_core/soc.core.multiregimpl17_regs0                       0.0025
 chip_core/_09423_                                             0.0025
 chip_core/housekeeping/net730                                 0.0025
 chip_core/_10516_                                             0.0025
 chip_core/soc.core.la_out_storage[11]                         0.0025
 chip_core/housekeeping/_2098_                                 0.0025
 chip_core/net13888                                            0.0025
 chip_core/soc.core.interface3_bank_bus_dat_r[18]              0.0025
 chip_core/housekeeping/_0959_                                 0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][4]   0.0025
 chip_core/net11633                                            0.0025
 chip_core/_08907_                                             0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][20]   0.0025
 chip_core/housekeeping/net2129                                0.0025
 chip_core/net4144                                             0.0025
 chip_core/_10029_                                             0.0025
 chip_core/_04158_                                             0.0025
 chip_core/housekeeping/_2717_                                 0.0025
 chip_core/housekeeping/_2207_                                 0.0025
 chip_core/net11570                                            0.0025
 chip_core/net6112                                             0.0025
 chip_core/soc.core.multiregimpl69_regs0                       0.0025
 chip_core/net1703                                             0.0025
 chip_core/net8938                                             0.0025
 chip_core/net5688                                             0.0025
 chip_core/net2937                                             0.0025
 chip_core/net6100                                             0.0025
 chip_core/soc.core.uart_phy_tx_phase[22]                      0.0025
 chip_core/_08679_                                             0.0025
 chip_core/_09223_                                             0.0025
 chip_core/_13253_                                             0.0025
 chip_core/housekeeping/_0475_                                 0.0025
 chip_core/housekeeping/_1913_                                 0.0025
 chip_core/net1333                                             0.0025
 chip_core/_14508_                                             0.0025
 chip_core/housekeeping/net3212                                0.0025
 chip_core/net1074                                             0.0025
 chip_core/_00143_                                             0.0025
 chip_core/_10741_                                             0.0025
 chip_core/soc.core.storage[9][1]                              0.0025
 chip_core/net8618                                             0.0025
 chip_core/housekeeping/_0538_                                 0.0025
 chip_core/_08084_                                             0.0025
 chip_core/soc.core.storage_1[9][1]                            0.0025
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[1]           0.0025
 chip_core/net8537                                             0.0025
 chip_core/housekeeping/_3022_                                 0.0025
 chip_core/housekeeping/net2086                                0.0025
 chip_core/net14870                                            0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][16]     0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][23]     0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][21]      0.0025
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[19]   0.0025
 chip_core/net11897                                            0.0025
 chip_core/net11471                                            0.0025
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[28]          0.0025
 chip_core/_07526_                                             0.0025
 chip_core/housekeeping/_0297_                                 0.0025
 chip_core/housekeeping/_3054_                                 0.0025
 chip_core/net1530                                             0.0025
 chip_core/_03186_                                             0.0025
 chip_core/net4970                                             0.0025
 chip_core/net5924                                             0.0025
 chip_core/_12223_                                             0.0025
 chip_core/net6775                                             0.0025
 chip_core/_10874_                                             0.0025
 chip_core/_08366_                                             0.0025
 chip_core/housekeeping/wbbd_addr[4]                           0.0025
 chip_core/housekeeping/gpio_configure[12][1]                  0.0025
 chip_core/net7620                                             0.0025
 chip_core/net6976                                             0.0025
 chip_core/net6872                                             0.0025
 chip_core/soc.core.mgmtsoc_reload_storage[30]                 0.0025
 chip_core/net4440                                             0.0025
 chip_core/_00169_                                             0.0025
 chip_core/net6962                                             0.0025
 chip_core/net3763                                             0.0025
 chip_core/soc.core.la_oe_storage[73]                          0.0025
 chip_core/net6066                                             0.0025
 chip_core/housekeeping/net1526                                0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][20]   0.0025
 chip_core/housekeeping/_1131_                                 0.0025
 chip_core/net6967                                             0.0025
 chip_core/soc.core.storage[13][4]                             0.0025
 chip_core/_09945_                                             0.0025
 chip_core/housekeeping/net2212                                0.0025
 chip_core/_11487_                                             0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][21]      0.0025
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[3]         0.0025
 chip_core/net5835                                             0.0025
 chip_core/_12199_                                             0.0025
 chip_core/net6977                                             0.0025
 chip_core/net12050                                            0.0025
 chip_core/soc.core.la_ien_storage[119]                        0.0025
 chip_core/housekeeping/net276                                 0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][0]      0.0025
 chip_core/_08046_                                             0.0025
 chip_core/net14944                                            0.0025
 chip_core/_13454_                                             0.0025
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[26]   0.0025
 chip_core/soc.core.gpioin0_gpioin0_trigger_d                  0.0025
 chip_core/net12087                                            0.0025
 chip_core/net6057                                             0.0025
 chip_core/_08985_                                             0.0025
 chip_core/net12442                                            0.0025
 chip_core/net8159                                             0.0025
 chip_core/net6121                                             0.0025
 chip_core/_07360_                                             0.0025
 chip_core/housekeeping/_1374_                                 0.0025
 chip_core/net7757                                             0.0025
 chip_core/net6190                                             0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][0]      0.0025
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]   0.0025
 chip_core/_06700_                                             0.0025
 chip_core/housekeeping/_2898_                                 0.0025
 chip_core/housekeeping/net1718                                0.0025
 chip_core/housekeeping/_0680_                                 0.0025
 chip_core/net4510                                             0.0025
 chip_core/_09421_                                             0.0025
 chip_core/housekeeping/net3066                                0.0025
 chip_core/housekeeping/_0505_                                 0.0025
 chip_core/_11992_                                             0.0025
 chip_core/_07136_                                             0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][18]     0.0025
 chip_core/housekeeping/net557                                 0.0025
 chip_core/net9021                                             0.0025
 chip_core/_03417_                                             0.0025
 chip_core/net1882                                             0.0025
 chip_core/net7366                                             0.0025
 chip_core/housekeeping/_0738_                                 0.0025
 chip_core/_09499_                                             0.0025
 chip_core/net11849                                            0.0025
 chip_core/housekeeping/mgmt_gpio_data[7]                      0.0025
 chip_core/net6996                                             0.0025
 chip_core/net5121                                             0.0025
 chip_core/_12892_                                             0.0025
 chip_core/net6800                                             0.0025
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[27]                0.0025
 chip_core/housekeeping/_1435_                                 0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][7]      0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][29]     0.0025
 chip_core/_12054_                                             0.0025
 chip_core/housekeeping/net2907                                0.0025
 chip_core/_09000_                                             0.0025
 chip_core/soc.core.storage[3][5]                              0.0025
 chip_core/net8383                                             0.0025
 chip_core/soc.core.memdat_1[4]                                0.0025
 chip_core/housekeeping/net2535                                0.0025
 chip_core/net6465                                             0.0025
 chip_core/net5052                                             0.0025
 chip_core/net7471                                             0.0025
 chip_core/_07513_                                             0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][3]       0.0025
 chip_core/soc.core.spi_clk                                    0.0025
 chip_core/net5482                                             0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][19]   0.0025
 chip_core/housekeeping/_1121_                                 0.0025
 chip_core/net1648                                             0.0025
 chip_core/net9362                                             0.0025
 chip_core/net2362                                             0.0025
 chip_core/_04285_                                             0.0025
 chip_core/housekeeping/_0786_                                 0.0025
 chip_core/housekeeping/_0250_                                 0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][9]       0.0025
 chip_core/net6361                                             0.0025
 chip_core/_03039_                                             0.0025
 chip_core/soc.core.la_oe_storage[81]                          0.0025
 chip_core/housekeeping/_0305_                                 0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[22]   0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][23]     0.0025
 chip_core/housekeeping/_0606_                                 0.0025
 chip_core/net7190                                             0.0025
 chip_core/net9723                                             0.0025
 chip_core/net7212                                             0.0025
 chip_core/net4647                                             0.0025
 chip_core/net12041                                            0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][25]   0.0025
 chip_core/net7729                                             0.0025
 chip_core/_08534_                                             0.0025
 chip_core/housekeeping/net3308                                0.0025
 chip_core/_14990_                                             0.0025
 chip_core/housekeeping/gpio_configure[0][8]                   0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[10]   0.0025
 chip_core/soc.core.spi_master_control_storage[11]             0.0025
 chip_core/net12026                                            0.0025
 chip_core/net13661                                            0.0025
 chip_core/_09703_                                             0.0025
 chip_core/housekeeping/_3077_                                 0.0025
 chip_core/_11027_                                             0.0025
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[10]          0.0025
 chip_core/net6864                                             0.0025
 chip_core/_07566_                                             0.0025
 chip_core/net7397                                             0.0025
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[9]           0.0025
 chip_core/net3486                                             0.0025
 chip_core/net8566                                             0.0025
 chip_core/net5087                                             0.0025
 chip_core/housekeeping/_0812_                                 0.0025
 chip_core/_15048_                                             0.0025
 chip_core/net7910                                             0.0025
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[6]         0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][4]       0.0025
 chip_core/_06696_                                             0.0025
 chip_core/soc.core.VexRiscv.lastStagePc[22]                   0.0025
 chip_core/net5785                                             0.0025
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][30]      0.0025
 chip_core/housekeeping/net3273                                0.0025
 chip_core/net6792                                             0.0025
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][8]   0.0025
 chip_core/soc.core.storage[6][1]                              0.0025
 chip_core/net11744                                            0.0025
 chip_core/_07961_                                             0.0025
 chip_core/_12933_                                             0.0025
 chip_core/_07886_                                             0.0025
 chip_core/_14013_                                             0.0025
 chip_core/net4313                                             0.0025
 chip_core/net6296                                             0.0025
 chip_core/net2503                                             0.0025
 chip_core/soc.core.multiregimpl67_regs1                       0.0025
 chip_core/net12729                                            0.0025
 chip_core/soc.core.la_oe_storage[59]                          0.0025
 chip_core/_08730_                                             0.0025
 chip_core/_15348_                                             0.0025
 chip_core/net6510                                             0.0025
 chip_core/net3424                                             0.0025
 chip_core/gpio_control_bidir_2[1].shift_register[10]          0.0025
 chip_core/net6904                                             0.0025
 chip_core/net6749                                             0.0025
 chip_core/housekeeping/net2265                                0.0025
 chip_core/net7017                                             0.0025
 chip_core/_07410_                                             0.0025
 chip_core/housekeeping/_2982_                                 0.0025
 chip_core/_07755_                                             0.0025
 chip_core/net7970                                             0.0024
 chip_core/net3301                                             0.0024
 chip_core/_08203_                                             0.0024
 chip_core/net3229                                             0.0024
 chip_core/net3832                                             0.0024
 chip_core/_13062_                                             0.0024
 chip_core/_11289_                                             0.0024
 chip_core/housekeeping/_2554_                                 0.0024
 chip_core/net9002                                             0.0024
 chip_core/housekeeping/_3123_                                 0.0024
 chip_core/net8619                                             0.0024
 chip_core/_14042_                                             0.0024
 chip_core/_13254_                                             0.0024
 chip_core/_09935_                                             0.0024
 chip_core/housekeeping/net1638                                0.0024
 chip_core/housekeeping/_0459_                                 0.0024
 chip_core/housekeeping/_0124_                                 0.0024
 chip_core/net5777                                             0.0024
 chip_core/_08313_                                             0.0024
 chip_core/_14036_                                             0.0024
 chip_core/_12841_                                             0.0024
 chip_core/housekeeping/net1992                                0.0024
 chip_core/net5865                                             0.0024
 chip_core/net5981                                             0.0024
 chip_core/net7618                                             0.0024
 chip_core/net5149                                             0.0024
 chip_core/net6827                                             0.0024
 chip_core/soc.core.dbg_uart_tx_phase[6]                       0.0024
 chip_core/net6664                                             0.0024
 chip_core/_08518_                                             0.0024
 chip_core/net11733                                            0.0024
 chip_core/soc.core.storage_1[11][7]                           0.0024
 chip_core/net8624                                             0.0024
 chip_core/housekeeping/_2228_                                 0.0024
 chip_core/soc.core.interface6_bank_bus_dat_r[7]               0.0024
 chip_core/net6201                                             0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][15]     0.0024
 chip_core/_09009_                                             0.0024
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[15]   0.0024
 chip_core/net12573                                            0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][17]      0.0024
 chip_core/_03943_                                             0.0024
 chip_core/_03608_                                             0.0024
 chip_core/housekeeping/net628                                 0.0024
 chip_core/soc.core.multiregimpl56_regs0                       0.0024
 chip_core/_11905_                                             0.0024
 chip_core/net9541                                             0.0024
 chip_core/net4035                                             0.0024
 chip_core/_08782_                                             0.0024
 chip_core/soc.core.dbg_uart_tx_phase[17]                      0.0024
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][31]   0.0024
 chip_core/net7187                                             0.0024
 chip_core/net7440                                             0.0024
 chip_core/_12734_                                             0.0024
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[8]         0.0024
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[8]   0.0024
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[8]   0.0024
 chip_core/net6498                                             0.0024
 chip_core/net4171                                             0.0024
 chip_core/mprj/mprj/net807                                    0.0024
 chip_core/net7622                                             0.0024
 chip_core/_04468_                                             0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][6]      0.0024
 chip_core/_09316_                                             0.0024
 chip_core/soc.core.spi_master_mosi_data[6]                    0.0024
 chip_core/_14834_                                             0.0024
 chip_core/_08776_                                             0.0024
 chip_core/net4903                                             0.0024
 chip_core/mprj/mprj/net1176                                   0.0024
 chip_core/net4826                                             0.0024
 chip_core/gpio_control_in_2[1].shift_register[8]              0.0024
 chip_core/_04102_                                             0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][4]      0.0024
 chip_core/housekeeping/_0580_                                 0.0024
 chip_core/housekeeping/_0795_                                 0.0024
 chip_core/net8490                                             0.0024
 chip_core/net5136                                             0.0024
 chip_core/net7049                                             0.0024
 chip_core/_08650_                                             0.0024
 chip_core/_10576_                                             0.0024
 chip_core/net8157                                             0.0024
 chip_core/housekeeping/net2628                                0.0024
 chip_core/net12646                                            0.0024
 chip_core/housekeeping/_2410_                                 0.0024
 chip_core/net7513                                             0.0024
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]   0.0024
 chip_core/net6828                                             0.0024
 chip_core/mprj/mprj/net1139                                   0.0024
 chip_core/_01631_                                             0.0024
 chip_core/housekeeping/_0780_                                 0.0024
 chip_core/net3805                                             0.0024
 chip_core/net5690                                             0.0024
 chip_core/housekeeping/net1708                                0.0024
 chip_core/housekeeping/_1255_                                 0.0024
 chip_core/net12464                                            0.0024
 chip_core/net8080                                             0.0024
 chip_core/net12174                                            0.0024
 chip_core/net7975                                             0.0024
 chip_core/net9514                                             0.0024
 chip_core/mprj/mprj/net592                                    0.0024
 chip_core/net5841                                             0.0024
 chip_core/net11184                                            0.0024
 chip_core/net6103                                             0.0024
 chip_core/_08889_                                             0.0024
 chip_core/_13317_                                             0.0024
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[0]        0.0024
 chip_core/net11227                                            0.0024
 chip_core/soc.core.uart_phy_tx_data[7]                        0.0024
 chip_core/net4593                                             0.0024
 chip_core/net1226                                             0.0024
 chip_core/soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]   0.0024
 chip_core/net6214                                             0.0024
 chip_core/net14671                                            0.0024
 chip_core/housekeeping/net2990                                0.0024
 chip_core/net6906                                             0.0024
 chip_core/_12373_                                             0.0024
 chip_core/_14531_                                             0.0024
 chip_core/net4891                                             0.0024
 chip_core/net3005                                             0.0024
 chip_core/net14618                                            0.0024
 chip_core/net5909                                             0.0024
 chip_core/_07138_                                             0.0024
 chip_core/_04808_                                             0.0024
 chip_core/net8309                                             0.0024
 chip_core/net6347                                             0.0024
 chip_core/net6310                                             0.0024
 chip_core/net5305                                             0.0024
 chip_core/net6252                                             0.0024
 chip_core/_12989_                                             0.0024
 chip_core/net7661                                             0.0024
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][4]   0.0024
 chip_core/net5190                                             0.0024
 chip_core/net6454                                             0.0024
 chip_core/net6417                                             0.0024
 chip_core/net11454                                            0.0024
 chip_core/net8892                                             0.0024
 chip_core/net4609                                             0.0024
 chip_core/net8229                                             0.0024
 chip_core/_12500_                                             0.0024
 chip_core/net7341                                             0.0024
 chip_core/_08628_                                             0.0024
 chip_core/_07276_                                             0.0024
 chip_core/net2353                                             0.0024
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[29]              0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][4]       0.0024
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_len[4]   0.0024
 chip_core/net7270                                             0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][10]     0.0024
 chip_core/net14661                                            0.0024
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[31]   0.0024
 chip_core/_09868_                                             0.0024
 chip_core/mprj/mprj/net778                                    0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][8]      0.0024
 chip_core/net12473                                            0.0024
 chip_core/net9519                                             0.0024
 chip_core/_09758_                                             0.0024
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[5]        0.0024
 chip_core/gpio_control_in_1a[4].shift_register[7]             0.0024
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][23]   0.0024
 chip_core/net11156                                            0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][14]     0.0024
 chip_core/_08318_                                             0.0024
 chip_core/gpio_control_in_1a[4].shift_register[3]             0.0024
 chip_core/net8907                                             0.0024
 chip_core/net4916                                             0.0024
 chip_core/_01379_                                             0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][3]       0.0024
 chip_core/housekeeping/_1920_                                 0.0024
 chip_core/housekeeping/_1520_                                 0.0024
 chip_core/net11340                                            0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][2]      0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][15]     0.0024
 chip_core/net4311                                             0.0024
 chip_core/housekeeping/net2639                                0.0024
 chip_core/_09663_                                             0.0024
 chip_core/net4435                                             0.0024
 chip_core/net4424                                             0.0024
 chip_core/net5864                                             0.0024
 chip_core/net7462                                             0.0024
 chip_core/net1721                                             0.0024
 chip_core/soc.core.multiregimpl61_regs1                       0.0024
 chip_core/_08167_                                             0.0024
 chip_core/_14287_                                             0.0024
 chip_core/net5682                                             0.0024
 chip_core/_13175_                                             0.0024
 chip_core/net8834                                             0.0024
 chip_core/net5108                                             0.0024
 chip_core/net7802                                             0.0024
 chip_core/_10680_                                             0.0024
 chip_core/housekeeping/net2601                                0.0024
 chip_core/_04212_                                             0.0024
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[20]   0.0024
 chip_core/net7172                                             0.0024
 chip_core/_09430_                                             0.0024
 chip_core/_09481_                                             0.0024
 chip_core/net2345                                             0.0024
 chip_core/net5993                                             0.0024
 chip_core/housekeeping/_1522_                                 0.0024
 chip_core/net4445                                             0.0024
 chip_core/_08319_                                             0.0024
 chip_core/_04276_                                             0.0024
 chip_core/net14764                                            0.0024
 chip_core/net14896                                            0.0024
 chip_core/net8293                                             0.0024
 chip_core/net5319                                             0.0024
 chip_core/housekeeping/_2405_                                 0.0024
 chip_core/housekeeping/net1314                                0.0024
 chip_core/net10382                                            0.0024
 chip_core/net7921                                             0.0024
 chip_core/housekeeping/net2033                                0.0024
 chip_core/net7710                                             0.0024
 chip_core/_13746_                                             0.0024
 chip_core/_08664_                                             0.0024
 chip_core/net1484                                             0.0024
 chip_core/housekeeping/gpio_configure[28][8]                  0.0024
 chip_core/net8530                                             0.0024
 chip_core/mprj/mprj/net382                                    0.0024
 chip_core/net6419                                             0.0024
 chip_core/housekeeping/_2141_                                 0.0024
 chip_core/net9371                                             0.0024
 chip_core/_10999_                                             0.0024
 chip_core/soc.core.storage[13][1]                             0.0024
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[31]               0.0024
 chip_core/soc.core.multiregimpl115_regs0                      0.0024
 chip_core/_12439_                                             0.0024
 chip_core/net4868                                             0.0024
 chip_core/_11672_                                             0.0024
 chip_core/soc.core.mgmtsoc_scratch_storage[2]                 0.0024
 chip_core/_01554_                                             0.0024
 chip_core/net7909                                             0.0024
 chip_core/net6188                                             0.0024
 chip_core/housekeeping/gpio_configure[32][8]                  0.0024
 chip_core/_06712_                                             0.0024
 chip_core/_08037_                                             0.0024
 chip_core/net12756                                            0.0024
 chip_core/soc.core.spi_master_cs_storage[2]                   0.0024
 chip_core/net8354                                             0.0024
 chip_core/_13319_                                             0.0024
 chip_core/net7862                                             0.0024
 chip_core/soc.core.gpioin4_gpioin4_trigger_d                  0.0024
 chip_core/net5680                                             0.0024
 chip_core/net8257                                             0.0024
 chip_core/soc.core.uart_phy_tx_tick                           0.0024
 chip_core/net4218                                             0.0024
 chip_core/mprj/mprj/net1155                                   0.0024
 chip_core/net7958                                             0.0024
 chip_core/housekeeping/net2267                                0.0024
 chip_core/net5086                                             0.0024
 chip_core/net3296                                             0.0024
 chip_core/_10899_                                             0.0024
 chip_core/net7094                                             0.0024
 chip_core/net11431                                            0.0024
 chip_core/_14555_                                             0.0024
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]   0.0024
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[7]     0.0024
 chip_core/net5832                                             0.0024
 chip_core/net13704                                            0.0024
 chip_core/net14863                                            0.0024
 chip_core/net5633                                             0.0024
 chip_core/gpio_control_in_1[8].shift_register[0]              0.0024
 chip_core/_13892_                                             0.0024
 chip_core/_10580_                                             0.0024
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]   0.0024
 chip_core/net3253                                             0.0024
 chip_core/net4280                                             0.0024
 chip_core/mprj/mprj/net1166                                   0.0024
 chip_core/soc.core.la_oe_storage[40]                          0.0024
 chip_core/_00153_                                             0.0024
 chip_core/housekeeping/_1527_                                 0.0024
 chip_core/housekeeping/net2394                                0.0024
 chip_core/_01603_                                             0.0024
 chip_core/net6020                                             0.0024
 chip_core/_09618_                                             0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][15]      0.0024
 chip_core/net3671                                             0.0024
 chip_core/_13145_                                             0.0024
 chip_core/housekeeping/gpio_configure[7][9]                   0.0024
 chip_core/housekeeping/net2836                                0.0024
 chip_core/_09906_                                             0.0024
 chip_core/_14417_                                             0.0024
 chip_core/net11564                                            0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][6]       0.0024
 chip_core/_10935_                                             0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][10]      0.0024
 chip_core/_12281_                                             0.0024
 chip_core/_13738_                                             0.0024
 chip_core/_13430_                                             0.0024
 chip_core/soc.core.interface9_bank_bus_dat_r[1]               0.0024
 chip_core/clock_ctrl/net12                                    0.0024
 chip_core/net5328                                             0.0024
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[29]        0.0024
 chip_core/soc.core.storage_1[11][0]                           0.0024
 chip_core/_14736_                                             0.0024
 chip_core/_14066_                                             0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][3]       0.0024
 chip_core/housekeeping/_1911_                                 0.0024
 chip_core/_00161_                                             0.0024
 chip_core/housekeeping/_2539_                                 0.0024
 chip_core/_02433_                                             0.0024
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][3]   0.0024
 chip_core/net9505                                             0.0024
 chip_core/_02844_                                             0.0024
 chip_core/net7314                                             0.0024
 chip_core/net6748                                             0.0024
 chip_core/_08822_                                             0.0024
 chip_core/net12452                                            0.0024
 chip_core/net4597                                             0.0024
 chip_core/net8358                                             0.0024
 chip_core/_04160_                                             0.0024
 chip_core/housekeeping/_1489_                                 0.0024
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][28]     0.0024
 chip_core/housekeeping/net2270                                0.0024
 chip_core/net5019                                             0.0024
 chip_core/housekeeping/_2182_                                 0.0024
 chip_core/net7989                                             0.0024
 chip_core/net8112                                             0.0024
 chip_core/net4475                                             0.0024
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][11]   0.0024
 chip_core/_03410_                                             0.0023
 chip_core/_06891_                                             0.0023
 chip_core/net6012                                             0.0023
 chip_core/housekeeping/gpio_configure[13][6]                  0.0023
 chip_core/housekeeping/net610                                 0.0023
 chip_core/net7156                                             0.0023
 chip_core/_04411_                                             0.0023
 chip_core/housekeeping/_0292_                                 0.0023
 chip_core/_15166_                                             0.0023
 chip_core/net9175                                             0.0023
 chip_core/net14961                                            0.0023
 chip_core/net4493                                             0.0023
 chip_core/net6086                                             0.0023
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][12]   0.0023
 chip_core/net11222                                            0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][21]      0.0023
 chip_core/net14743                                            0.0023
 chip_core/net8041                                             0.0023
 chip_core/housekeeping/net2210                                0.0023
 chip_core/housekeeping/_2986_                                 0.0023
 chip_core/soc.core.spi_master_control_storage[0]              0.0023
 chip_core/_12270_                                             0.0023
 chip_core/housekeeping/net575                                 0.0023
 chip_core/net7148                                             0.0023
 chip_core/net14814                                            0.0023
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[14]   0.0023
 chip_core/_14437_                                             0.0023
 chip_core/_09170_                                             0.0023
 chip_core/net14683                                            0.0023
 chip_core/_03042_                                             0.0023
 chip_core/mprj/mprj/net853                                    0.0023
 chip_core/net7138                                             0.0023
 chip_core/net5846                                             0.0023
 chip_core/housekeeping/net1826                                0.0023
 chip_core/housekeeping/net2478                                0.0023
 chip_core/net6463                                             0.0023
 chip_core/housekeeping/_0495_                                 0.0023
 chip_core/net6325                                             0.0023
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[11]       0.0023
 chip_core/housekeeping/_1297_                                 0.0023
 chip_core/_03820_                                             0.0023
 chip_core/net8040                                             0.0023
 chip_core/_07423_                                             0.0023
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][18]   0.0023
 chip_core/net2698                                             0.0023
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[15]   0.0023
 chip_core/housekeeping/_2687_                                 0.0023
 chip_core/net14746                                            0.0023
 chip_core/net9243                                             0.0023
 chip_core/net7413                                             0.0023
 chip_core/housekeeping/net2454                                0.0023
 chip_core/soc.core.la_ien_storage[114]                        0.0023
 chip_core/_04151_                                             0.0023
 chip_core/housekeeping/_0225_                                 0.0023
 chip_core/net9157                                             0.0023
 chip_core/_11628_                                             0.0023
 chip_core/net1870                                             0.0023
 chip_core/_00266_                                             0.0023
 chip_core/net5693                                             0.0023
 chip_core/housekeeping/_2899_                                 0.0023
 chip_core/net9290                                             0.0023
 chip_core/soc.core.gpioin4_gpioin4_edge_storage               0.0023
 chip_core/net4554                                             0.0023
 chip_core/_01711_                                             0.0023
 chip_core/net2395                                             0.0023
 chip_core/housekeeping/_1482_                                 0.0023
 chip_core/_09582_                                             0.0023
 chip_core/net8654                                             0.0023
 chip_core/housekeeping/_2985_                                 0.0023
 chip_core/_09992_                                             0.0023
 chip_core/net7365                                             0.0023
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[12]       0.0023
 chip_core/_14612_                                             0.0023
 chip_core/soc.core.multiregimpl58_regs0                       0.0023
 chip_core/housekeeping/_3128_                                 0.0023
 chip_core/housekeeping/_1170_                                 0.0023
 chip_core/net1361                                             0.0023
 chip_core/_03727_                                             0.0023
 chip_core/housekeeping/gpio_configure[21][6]                  0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][10]     0.0023
 chip_core/housekeeping/_0211_                                 0.0023
 chip_core/housekeeping/_3122_                                 0.0023
 chip_core/housekeeping/_0866_                                 0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][20]      0.0023
 chip_core/net14576                                            0.0023
 chip_core/net11847                                            0.0023
 chip_core/net6011                                             0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][2]      0.0023
 chip_core/_03350_                                             0.0023
 chip_core/net6650                                             0.0023
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[2]   0.0023
 chip_core/housekeeping/net2584                                0.0023
 chip_core/net9233                                             0.0023
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[27]          0.0023
 chip_core/net6343                                             0.0023
 chip_core/net11567                                            0.0023
 chip_core/net8320                                             0.0023
 chip_core/net6089                                             0.0023
 chip_core/net9549                                             0.0023
 chip_core/_13794_                                             0.0023
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][24]   0.0023
 chip_core/net14970                                            0.0023
 chip_core/net4105                                             0.0023
 chip_core/net12122                                            0.0023
 chip_core/net3477                                             0.0023
 chip_core/net7745                                             0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][17]     0.0023
 chip_core/_13500_                                             0.0023
 chip_core/housekeeping/net2088                                0.0023
 chip_core/net8115                                             0.0023
 chip_core/housekeeping/net1728                                0.0023
 chip_core/_03478_                                             0.0023
 chip_core/net10948                                            0.0023
 chip_core/housekeeping/net1729                                0.0023
 chip_core/_15416_                                             0.0023
 chip_core/housekeeping/mgmt_gpio_data_buf[20]                 0.0023
 chip_core/housekeeping/net790                                 0.0023
 chip_core/net2174                                             0.0023
 chip_core/housekeeping/_0358_                                 0.0023
 chip_core/_08713_                                             0.0023
 chip_core/net12410                                            0.0023
 chip_core/net7621                                             0.0023
 chip_core/net5703                                             0.0023
 chip_core/net11135                                            0.0023
 chip_core/net3325                                             0.0023
 chip_core/soc.core.multiregimpl63_regs1                       0.0023
 chip_core/soc.core.VexRiscv.CsrPlugin_mstatus_MPIE            0.0023
 chip_core/net11950                                            0.0023
 chip_core/net11183                                            0.0023
 chip_core/net1145                                             0.0023
 chip_core/housekeeping/_2895_                                 0.0023
 chip_core/net2351                                             0.0023
 chip_core/net6370                                             0.0023
 chip_core/net11448                                            0.0023
 chip_core/net11845                                            0.0023
 chip_core/net7383                                             0.0023
 chip_core/housekeeping/_2915_                                 0.0023
 chip_core/net4639                                             0.0023
 chip_core/housekeeping/_2674_                                 0.0023
 chip_core/housekeeping/_0165_                                 0.0023
 chip_core/net8321                                             0.0023
 chip_core/soc.core.dbg_uart_count[3]                          0.0023
 chip_core/net12003                                            0.0023
 chip_core/_11020_                                             0.0023
 chip_core/soc.core.la_oe_storage[36]                          0.0023
 chip_core/net5472                                             0.0023
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][14]   0.0023
 chip_core/net14043                                            0.0023
 chip_core/net3833                                             0.0023
 chip_core/housekeeping/net2224                                0.0023
 chip_core/_03793_                                             0.0023
 chip_core/mprj/mprj/_112_                                     0.0023
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.SEL[0]   0.0023
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.SEL[0]   0.0023
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.SEL[0]        0.0023
 chip_core/net11443                                            0.0023
 chip_core/net7857                                             0.0023
 chip_core/_10898_                                             0.0023
 chip_core/mprj/mprj/net414                                    0.0023
 chip_core/_12359_                                             0.0023
 chip_core/_01699_                                             0.0023
 chip_core/gpio_control_in_2[7].shift_register[10]             0.0023
 chip_core/net6351                                             0.0023
 chip_core/net4396                                             0.0023
 chip_core/net4678                                             0.0023
 chip_core/net7327                                             0.0023
 chip_core/net5423                                             0.0023
 chip_core/net6742                                             0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][2]      0.0023
 chip_core/_12639_                                             0.0023
 chip_core/net1253                                             0.0023
 chip_core/_09149_                                             0.0023
 chip_core/housekeeping/_1254_                                 0.0023
 chip_core/net6734                                             0.0023
 chip_core/net5340                                             0.0023
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][16]   0.0023
 chip_core/mgmt_buffers.la_data_out_core[8]                    0.0023
 chip_core/housekeeping/gpio_configure[9][0]                   0.0023
 chip_core/soc.core.gpioin3_gpioin3_edge_storage               0.0023
 chip_core/_05027_                                             0.0023
 chip_core/net5729                                             0.0023
 chip_core/net8818                                             0.0023
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][17]   0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][2]      0.0023
 chip_core/_12932_                                             0.0023
 chip_core/net14707                                            0.0023
 chip_core/_11943_                                             0.0023
 chip_core/housekeeping/net3301                                0.0023
 chip_core/net8879                                             0.0023
 chip_core/_12170_                                             0.0023
 chip_core/_10232_                                             0.0023
 chip_core/net11294                                            0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][29]     0.0023
 chip_core/_11990_                                             0.0023
 chip_core/net12478                                            0.0023
 chip_core/net14809                                            0.0023
 chip_core/soc.core.VexRiscv.decode_to_execute_MEMORY_ENABLE   0.0023
 chip_core/net12658                                            0.0023
 chip_core/_12363_                                             0.0023
 chip_core/_12441_                                             0.0023
 chip_core/_14598_                                             0.0023
 chip_core/net6083                                             0.0023
 chip_core/_14470_                                             0.0023
 chip_core/soc.core.storage_1[6][0]                            0.0023
 chip_core/_01622_                                             0.0023
 chip_core/net7606                                             0.0023
 chip_core/net5170                                             0.0023
 chip_core/net9483                                             0.0023
 chip_core/net6019                                             0.0023
 chip_core/soc.core.storage[14][2]                             0.0023
 chip_core/_03499_                                             0.0023
 chip_core/_13423_                                             0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][9]      0.0023
 chip_core/housekeeping/net2152                                0.0023
 chip_core/net6453                                             0.0023
 chip_core/soc.core.storage[2][6]                              0.0023
 chip_core/_08402_                                             0.0023
 chip_core/_10076_                                             0.0023
 chip_core/housekeeping/_2430_                                 0.0023
 chip_core/_07806_                                             0.0023
 chip_core/housekeeping/_0246_                                 0.0023
 chip_core/housekeeping/net2281                                0.0023
 chip_core/net7200                                             0.0023
 chip_core/net11608                                            0.0023
 chip_core/net14782                                            0.0023
 chip_core/mprj/mprj/net39                                     0.0023
 chip_core/net966                                              0.0023
 chip_core/soc.core.dbg_uart_rx_phase[22]                      0.0023
 chip_core/_10115_                                             0.0023
 chip_core/net3523                                             0.0023
 chip_core/soc.core.VexRiscv.execute_CsrPlugin_csr_836         0.0023
 chip_core/net8597                                             0.0023
 chip_core/net5413                                             0.0023
 chip_core/mprj/mprj/net717                                    0.0023
 chip_core/_15224_                                             0.0023
 chip_core/housekeeping/_2145_                                 0.0023
 chip_core/net5870                                             0.0023
 chip_core/_06942_                                             0.0023
 chip_core/housekeeping/net3217                                0.0023
 chip_core/net15005                                            0.0023
 chip_core/housekeeping/net2691                                0.0023
 chip_core/housekeeping/net2042                                0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][21]     0.0023
 chip_core/_11936_                                             0.0023
 chip_core/net5519                                             0.0023
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[6]   0.0023
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[6]         0.0023
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[6]   0.0023
 chip_core/net4834                                             0.0023
 chip_core/net8173                                             0.0023
 chip_core/net1678                                             0.0023
 chip_core/soc.core.multiregimpl128_regs0                      0.0023
 chip_core/housekeeping/net2175                                0.0023
 chip_core/net7983                                             0.0023
 chip_core/_15319_                                             0.0023
 chip_core/net9149                                             0.0023
 chip_core/gpio_control_bidir_2[0].shift_register[9]           0.0023
 chip_core/housekeeping/_1125_                                 0.0023
 chip_core/housekeeping/_0142_                                 0.0023
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[14]   0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][5]      0.0023
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][20]   0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][17]     0.0023
 chip_core/net11289                                            0.0023
 chip_core/soc.core.storage_1[4][0]                            0.0023
 chip_core/_07051_                                             0.0023
 chip_core/net11923                                            0.0023
 chip_core/net7712                                             0.0023
 chip_core/_13090_                                             0.0023
 chip_core/net14755                                            0.0023
 chip_core/_09071_                                             0.0023
 chip_core/net11350                                            0.0023
 chip_core/_09764_                                             0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][4]       0.0023
 chip_core/housekeeping/_0579_                                 0.0023
 chip_core/net7424                                             0.0023
 chip_core/net7867                                             0.0023
 chip_core/net5742                                             0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][31]     0.0023
 chip_core/_10833_                                             0.0023
 chip_core/net12253                                            0.0023
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]   0.0023
 chip_core/housekeeping/_3053_                                 0.0023
 chip_core/net5208                                             0.0023
 chip_core/housekeeping/_0648_                                 0.0023
 chip_core/_03509_                                             0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][15]     0.0023
 chip_core/net4898                                             0.0023
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[9]       0.0023
 chip_core/_15343_                                             0.0023
 chip_core/_09537_                                             0.0023
 chip_core/_09232_                                             0.0023
 chip_core/soc.core.multiregimpl86_regs0                       0.0023
 chip_core/net12140                                            0.0023
 chip_core/net7281                                             0.0023
 chip_core/net3797                                             0.0023
 chip_core/net3504                                             0.0023
 chip_core/housekeeping/_1565_                                 0.0023
 chip_core/net4600                                             0.0023
 chip_core/_08980_                                             0.0023
 chip_core/_13094_                                             0.0023
 chip_core/_08959_                                             0.0023
 chip_core/net4121                                             0.0023
 chip_core/_12942_                                             0.0023
 chip_core/_07514_                                             0.0023
 chip_core/_04152_                                             0.0023
 chip_core/net6388                                             0.0023
 chip_core/_09525_                                             0.0023
 chip_core/housekeeping/net1641                                0.0023
 chip_core/_03187_                                             0.0023
 chip_core/net8434                                             0.0023
 chip_core/net5442                                             0.0023
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][9]      0.0022
 chip_core/_07535_                                             0.0022
 chip_core/net5717                                             0.0022
 chip_core/_08945_                                             0.0022
 chip_core/soc.core.interface3_bank_bus_dat_r[6]               0.0022
 chip_core/net7326                                             0.0022
 chip_core/net4468                                             0.0022
 chip_core/housekeeping/net1688                                0.0022
 chip_core/net5731                                             0.0022
 chip_core/net4694                                             0.0022
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[22]          0.0022
 chip_core/net6540                                             0.0022
 chip_core/net4901                                             0.0022
 chip_core/housekeeping/_0644_                                 0.0022
 chip_core/soc.core.count[2]                                   0.0022
 chip_core/soc.core.storage[1][1]                              0.0022
 chip_core/net12920                                            0.0022
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[18]   0.0022
 chip_core/_12257_                                             0.0022
 chip_core/_08909_                                             0.0022
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][22]   0.0022
 chip_core/soc.core.interface9_bank_bus_dat_r[10]              0.0022
 chip_core/net9430                                             0.0022
 chip_core/housekeeping/_3040_                                 0.0022
 chip_core/soc.core.interface0_bank_bus_dat_r[8]               0.0022
 chip_core/_14230_                                             0.0022
 chip_core/_08602_                                             0.0022
 chip_core/_15049_                                             0.0022
 chip_core/net1170                                             0.0022
 chip_core/net7603                                             0.0022
 chip_core/net6029                                             0.0022
 chip_core/net6765                                             0.0022
 chip_core/net6708                                             0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][29]     0.0022
 chip_core/housekeeping/_1197_                                 0.0022
 chip_core/net6631                                             0.0022
 chip_core/housekeeping/hkspi.pre_pass_thru_mgmt               0.0022
 chip_core/housekeeping/_1107_                                 0.0022
 chip_core/net11403                                            0.0022
 chip_core/soc.core.mgmtsoc_en_storage                         0.0022
 chip_core/soc.core.la_out_storage[75]                         0.0022
 chip_core/housekeeping/_0681_                                 0.0022
 chip_core/net8068                                             0.0022
 chip_core/_13913_                                             0.0022
 chip_core/mprj/mprj/net561                                    0.0022
 chip_core/_11600_                                             0.0022
 chip_core/housekeeping/_1943_                                 0.0022
 chip_core/soc.core.uart_phy_rx_phase[25]                      0.0022
 chip_core/_06956_                                             0.0022
 chip_core/net6810                                             0.0022
 chip_core/_13903_                                             0.0022
 chip_core/housekeeping/net2448                                0.0022
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[4]   0.0022
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[4]         0.0022
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[4]   0.0022
 chip_core/net12589                                            0.0022
 chip_core/soc.core.spimaster_storage[1]                       0.0022
 chip_core/net5112                                             0.0022
 chip_core/housekeeping/gpio_configure[9][3]                   0.0022
 chip_core/net3463                                             0.0022
 chip_core/_08740_                                             0.0022
 chip_core/housekeeping/net1396                                0.0022
 chip_core/housekeeping/_0176_                                 0.0022
 chip_core/_03348_                                             0.0022
 chip_core/_02885_                                             0.0022
 chip_core/net9615                                             0.0022
 chip_core/housekeeping/gpio_configure[11][2]                  0.0022
 chip_core/net11176                                            0.0022
 chip_core/net3696                                             0.0022
 chip_core/_02921_                                             0.0022
 chip_core/net8756                                             0.0022
 chip_core/housekeeping/_1587_                                 0.0022
 chip_core/mprj/mprj/net1097                                   0.0022
 chip_core/net1695                                             0.0022
 chip_core/_08739_                                             0.0022
 chip_core/housekeeping/gpio_configure[16][8]                  0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][9]      0.0022
 chip_core/net7412                                             0.0022
 chip_core/net3788                                             0.0022
 chip_core/_04205_                                             0.0022
 chip_core/net8664                                             0.0022
 chip_core/net9011                                             0.0022
 chip_core/housekeeping/_0873_                                 0.0022
 chip_core/soc.core.storage_1[3][1]                            0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][6]       0.0022
 chip_core/soc.core.gpioin3_enable_storage                     0.0022
 chip_core/_08074_                                             0.0022
 chip_core/mprj/mprj/net958                                    0.0022
 chip_core/net6692                                             0.0022
 chip_core/net7079                                             0.0022
 chip_core/net6559                                             0.0022
 chip_core/net12403                                            0.0022
 chip_core/_15520_                                             0.0022
 chip_core/housekeeping/net2323                                0.0022
 chip_core/_00141_                                             0.0022
 chip_core/net9310                                             0.0022
 chip_core/housekeeping/_2962_                                 0.0022
 chip_core/_08027_                                             0.0022
 chip_core/net6557                                             0.0022
 chip_core/gpio_control_in_1[0].shift_register[5]              0.0022
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[28]       0.0022
 chip_core/net6932                                             0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][24]     0.0022
 chip_core/net11108                                            0.0022
 chip_core/housekeeping/_2940_                                 0.0022
 chip_core/net5975                                             0.0022
 chip_core/net8032                                             0.0022
 chip_core/net4281                                             0.0022
 chip_core/net3543                                             0.0022
 chip_core/_06765_                                             0.0022
 chip_core/_12404_                                             0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][20]      0.0022
 chip_core/net4568                                             0.0022
 chip_core/net6887                                             0.0022
 chip_core/_12776_                                             0.0022
 chip_core/housekeeping/_1400_                                 0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][15]     0.0022
 chip_core/_05118_                                             0.0022
 chip_core/_13150_                                             0.0022
 chip_core/net7739                                             0.0022
 chip_core/net11265                                            0.0022
 chip_core/housekeeping/_3037_                                 0.0022
 chip_core/net14646                                            0.0022
 chip_core/net4398                                             0.0022
 chip_core/_09943_                                             0.0022
 chip_core/net8999                                             0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][13]     0.0022
 chip_core/_01681_                                             0.0022
 chip_core/soc.core.la_out_storage[18]                         0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][0]      0.0022
 chip_core/housekeeping/net612                                 0.0022
 chip_core/net11353                                            0.0022
 chip_core/net7749                                             0.0022
 chip_core/_01811_                                             0.0022
 chip_core/housekeeping/_0344_                                 0.0022
 chip_core/soc.core.dbg_uart_cmd[7]                            0.0022
 chip_core/housekeeping/net334                                 0.0022
 chip_core/housekeeping/_0414_                                 0.0022
 chip_core/net1766                                             0.0022
 chip_core/net7279                                             0.0022
 chip_core/_09058_                                             0.0022
 chip_core/net6905                                             0.0022
 chip_core/net9020                                             0.0022
 chip_core/net4477                                             0.0022
 chip_core/net7961                                             0.0022
 chip_core/net7353                                             0.0022
 chip_core/housekeeping/_1328_                                 0.0022
 chip_core/net7671                                             0.0022
 chip_core/net7367                                             0.0022
 chip_core/mprj/mprj/net1046                                   0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][28]     0.0022
 chip_core/soc.core.dbg_uart_rx_count[0]                       0.0022
 chip_core/net14825                                            0.0022
 chip_core/housekeeping/_2383_                                 0.0022
 chip_core/net5323                                             0.0022
 chip_core/_12547_                                             0.0022
 chip_core/net3081                                             0.0022
 chip_core/_09413_                                             0.0022
 chip_core/net13744                                            0.0022
 chip_core/net8005                                             0.0022
 chip_core/_08486_                                             0.0022
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][11]   0.0022
 chip_core/net4844                                             0.0022
 chip_core/soc.core.storage_1[6][4]                            0.0022
 chip_core/soc.core.la_ien_storage[74]                         0.0022
 chip_core/net11689                                            0.0022
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[19]   0.0022
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc[30]   0.0022
 chip_core/_03421_                                             0.0022
 chip_core/_08916_                                             0.0022
 chip_core/_09535_                                             0.0022
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][27]   0.0022
 chip_core/net4781                                             0.0022
 chip_core/_04081_                                             0.0022
 chip_core/_08937_                                             0.0022
 chip_core/soc.core.dbg_uart_length[7]                         0.0022
 chip_core/net8199                                             0.0022
 chip_core/net8833                                             0.0022
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[6]      0.0022
 chip_core/net6105                                             0.0022
 chip_core/net6795                                             0.0022
 chip_core/_10873_                                             0.0022
 chip_core/net7967                                             0.0022
 chip_core/_12328_                                             0.0022
 chip_core/net15050                                            0.0022
 chip_core/soc.core.mgmtsoc_litespimmap_count[8]               0.0022
 chip_core/_12266_                                             0.0022
 chip_core/_07744_                                             0.0022
 chip_core/net4852                                             0.0022
 chip_core/net5399                                             0.0022
 chip_core/net9167                                             0.0022
 chip_core/net12143                                            0.0022
 chip_core/net7063                                             0.0022
 chip_core/net6111                                             0.0022
 chip_core/net9409                                             0.0022
 chip_core/net6733                                             0.0022
 chip_core/net8269                                             0.0022
 chip_core/net13277                                            0.0022
 chip_core/_14914_                                             0.0022
 chip_core/net1368                                             0.0022
 chip_core/net14374                                            0.0022
 chip_core/net5786                                             0.0022
 chip_core/_07501_                                             0.0022
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][14]   0.0022
 chip_core/net9187                                             0.0022
 chip_core/_13478_                                             0.0022
 chip_core/_09795_                                             0.0022
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[0]                 0.0022
 chip_core/housekeeping/_0119_                                 0.0022
 chip_core/_12954_                                             0.0022
 chip_core/net5887                                             0.0022
 chip_core/_08772_                                             0.0022
 chip_core/_15113_                                             0.0022
 chip_core/net9748                                             0.0022
 chip_core/housekeeping/net2653                                0.0022
 chip_core/_09225_                                             0.0022
 chip_core/net3584                                             0.0022
 chip_core/net7290                                             0.0022
 chip_core/_14279_                                             0.0022
 chip_core/housekeeping/_2732_                                 0.0022
 chip_core/housekeeping/_0712_                                 0.0022
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][12]   0.0022
 chip_core/net6888                                             0.0022
 chip_core/housekeeping/_0378_                                 0.0022
 chip_core/net4581                                             0.0022
 chip_core/net3324                                             0.0022
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][22]   0.0022
 chip_core/net7010                                             0.0022
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][15]   0.0022
 chip_core/net6788                                             0.0022
 chip_core/net8319                                             0.0022
 chip_core/net8015                                             0.0022
 chip_core/net6655                                             0.0022
 chip_core/housekeeping/net2257                                0.0022
 chip_core/net7346                                             0.0022
 chip_core/_08727_                                             0.0022
 chip_core/_06860_                                             0.0022
 chip_core/housekeeping/_2632_                                 0.0022
 chip_core/net8179                                             0.0022
 chip_core/housekeeping/_0645_                                 0.0022
 chip_core/_04409_                                             0.0022
 chip_core/net4476                                             0.0022
 chip_core/_12123_                                             0.0022
 chip_core/net11985                                            0.0022
 chip_core/net4234                                             0.0022
 chip_core/net6313                                             0.0022
 chip_core/housekeeping/net586                                 0.0022
 chip_core/soc.core.la_ien_storage[98]                         0.0022
 chip_core/mprj/mprj/net914                                    0.0022
 chip_core/_14347_                                             0.0022
 chip_core/net3734                                             0.0022
 chip_core/net5407                                             0.0022
 chip_core/net3976                                             0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][1]       0.0022
 chip_core/housekeeping/_0510_                                 0.0022
 chip_core/net5968                                             0.0022
 chip_core/net6468                                             0.0022
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[12]                0.0022
 chip_core/soc.core.debug_mode_storage                         0.0022
 chip_core/housekeeping/_2608_                                 0.0022
 chip_core/_14591_                                             0.0022
 chip_core/_15392_                                             0.0022
 chip_core/net7180                                             0.0022
 chip_core/mgmt_buffers.la_data_in_enable[0]                   0.0022
 chip_core/net9066                                             0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][24]     0.0022
 chip_core/housekeeping/_1422_                                 0.0022
 chip_core/housekeeping/net2871                                0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][20]     0.0022
 chip_core/net5506                                             0.0022
 chip_core/net5651                                             0.0022
 chip_core/housekeeping/_2107_                                 0.0022
 chip_core/housekeeping/_0756_                                 0.0022
 chip_core/net12094                                            0.0022
 chip_core/housekeeping/_0253_                                 0.0022
 chip_core/_09990_                                             0.0022
 chip_core/net5550                                             0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][12]     0.0022
 chip_core/net6132                                             0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][7]       0.0022
 chip_core/net3887                                             0.0022
 chip_core/net13648                                            0.0022
 chip_core/_09458_                                             0.0022
 chip_core/net6005                                             0.0022
 chip_core/_08970_                                             0.0022
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][7]       0.0022
 chip_core/net6471                                             0.0022
 chip_core/_08488_                                             0.0022
 chip_core/net8620                                             0.0022
 chip_core/_08562_                                             0.0022
 chip_core/net8580                                             0.0022
 chip_core/_09546_                                             0.0022
 chip_core/net11762                                            0.0022
 chip_core/_15008_                                             0.0022
 chip_core/housekeeping/gpio_configure[17][6]                  0.0022
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[13]   0.0022
 chip_core/housekeeping/net1835                                0.0022
 chip_core/net6052                                             0.0022
 chip_core/_02526_                                             0.0022
 chip_core/_14078_                                             0.0022
 chip_core/_06969_                                             0.0022
 chip_core/_09484_                                             0.0022
 chip_core/_13694_                                             0.0022
 chip_core/housekeeping/wbbd_state[5]                          0.0022
 chip_core/_14242_                                             0.0022
 chip_core/_15411_                                             0.0022
 chip_core/_15374_                                             0.0022
 chip_core/_12344_                                             0.0022
 chip_core/net3343                                             0.0022
 chip_core/net5440                                             0.0022
 chip_core/net3282                                             0.0022
 chip_core/net3618                                             0.0022
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[4]        0.0022
 chip_core/housekeeping/gpio_configure[6][8]                   0.0022
 chip_core/_13859_                                             0.0022
 chip_core/housekeeping/net2437                                0.0022
 chip_core/net6499                                             0.0022
 chip_core/_13840_                                             0.0022
 chip_core/_10096_                                             0.0022
 chip_core/net9425                                             0.0022
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][10]   0.0022
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[11]   0.0022
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A0[11]        0.0022
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[11]   0.0022
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[2]   0.0021
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[2]         0.0021
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[2]   0.0021
 chip_core/soc.core.uart_tx_fifo_readable                      0.0021
 chip_core/net8825                                             0.0021
 chip_core/net8141                                             0.0021
 chip_core/soc.core.interface6_bank_bus_dat_r[25]              0.0021
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][6]   0.0021
 chip_core/net4861                                             0.0021
 chip_core/housekeeping/_1242_                                 0.0021
 chip_core/net4777                                             0.0021
 chip_core/net10801                                            0.0021
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[22]          0.0021
 chip_core/housekeeping/_3061_                                 0.0021
 chip_core/net1393                                             0.0021
 chip_core/_03906_                                             0.0021
 chip_core/mprj/mprj/net43                                     0.0021
 chip_core/net4972                                             0.0021
 chip_core/_08915_                                             0.0021
 chip_core/net11961                                            0.0021
 chip_core/net11716                                            0.0021
 chip_core/_12071_                                             0.0021
 chip_core/_09389_                                             0.0021
 chip_core/net14945                                            0.0021
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][4]      0.0021
 chip_core/_00248_                                             0.0021
 chip_core/net9209                                             0.0021
 chip_core/soc.core.storage_1[8][2]                            0.0021
 chip_core/_04178_                                             0.0021
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0021
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0021
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0021
 chip_core/_04926_                                             0.0021
 chip_core/soc.core.storage[6][3]                              0.0021
 chip_core/housekeeping/_0103_                                 0.0021
 chip_core/net8325                                             0.0021
 chip_core/_08147_                                             0.0021
 chip_core/_12672_                                             0.0021
 chip_core/_08545_                                             0.0021
 chip_core/housekeeping/gpio_configure[31][2]                  0.0021
 chip_core/_10072_                                             0.0021
 chip_core/net12532                                            0.0021
 chip_core/net5356                                             0.0021
 chip_core/net2420                                             0.0021
 chip_core/housekeeping/net1813                                0.0021
 chip_core/net4102                                             0.0021
 chip_core/net4561                                             0.0021
 chip_core/net6878                                             0.0021
 chip_core/gpio_control_in_1[10].shift_register[9]             0.0021
 chip_core/housekeeping/_1247_                                 0.0021
 chip_core/net1598                                             0.0021
 chip_core/_03054_                                             0.0021
 chip_core/net5834                                             0.0021
 chip_core/net9302                                             0.0021
 chip_core/_15511_                                             0.0021
 chip_core/_09523_                                             0.0021
 chip_core/net11303                                            0.0021
 chip_core/soc.core.interface6_bank_bus_dat_r[14]              0.0021
 chip_core/net5741                                             0.0021
 chip_core/net3169                                             0.0021
 chip_core/net4909                                             0.0021
 chip_core/net3695                                             0.0021
 chip_core/_00045_                                             0.0021
 chip_core/net4915                                             0.0021
 chip_core/net6582                                             0.0021
 chip_core/_12656_                                             0.0021
 chip_core/net7132                                             0.0021
 chip_core/_14988_                                             0.0021
 chip_core/net2322                                             0.0021
 chip_core/_13957_                                             0.0021
 chip_core/net9586                                             0.0021
 chip_core/_11668_                                             0.0021
 chip_core/net14481                                            0.0021
 chip_core/mgmt_buffers.la_data_in_enable[3]                   0.0021
 chip_core/net8736                                             0.0021
 chip_core/net12990                                            0.0021
 chip_core/net6978                                             0.0021
 chip_core/net6972                                             0.0021
 chip_core/_13533_                                             0.0021
 chip_core/_13984_                                             0.0021
 chip_core/soc.core.storage_1[6][3]                            0.0021
 chip_core/_08023_                                             0.0021
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][14]     0.0021
 chip_core/net5493                                             0.0021
 chip_core/net7082                                             0.0021
 chip_core/net11874                                            0.0021
 chip_core/housekeeping/_2678_                                 0.0021
 chip_core/net4240                                             0.0021
 chip_core/housekeeping/gpio_configure[35][6]                  0.0021
 chip_core/net4598                                             0.0021
 chip_core/net6384                                             0.0021
 chip_core/net6560                                             0.0021
 chip_core/_04424_                                             0.0021
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][5]   0.0021
 chip_core/net11391                                            0.0021
 chip_core/_09345_                                             0.0021
 chip_core/_04124_                                             0.0021
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][28]     0.0021
 chip_core/housekeeping/_0357_                                 0.0021
 chip_core/soc.core.spimaster_storage[4]                       0.0021
 chip_core/net5793                                             0.0021
 chip_core/housekeeping/net2873                                0.0021
 chip_core/net8523                                             0.0021
 chip_core/housekeeping/net2016                                0.0021
 chip_core/soc.core.rs232phy_rs232phyrx_next_state             0.0021
 chip_core/net1388                                             0.0021
 chip_core/net7863                                             0.0021
 chip_core/net12535                                            0.0021
 chip_core/soc.core.la_oe_storage[55]                          0.0021
 chip_core/net6049                                             0.0021
 chip_core/_11207_                                             0.0021
 chip_core/housekeeping/net3361                                0.0021
 chip_core/_14238_                                             0.0021
 chip_core/gpio_control_in_2[14].shift_register[8]             0.0021
 chip_core/housekeeping/_2619_                                 0.0021
 chip_core/housekeeping/_2071_                                 0.0021
 chip_core/soc.core.storage[13][3]                             0.0021
 chip_core/soc.core.la_oe_storage[38]                          0.0021
 chip_core/housekeeping/_0426_                                 0.0021
 chip_core/_10381_                                             0.0021
 chip_core/net9716                                             0.0021
 chip_core/net7253                                             0.0021
 chip_core/_14138_                                             0.0021
 chip_core/net6318                                             0.0021
 chip_core/_08422_                                             0.0021
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][29]   0.0021
 chip_core/housekeeping/_2808_                                 0.0021
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][30]   0.0021
 chip_core/housekeeping/net2126                                0.0021
 chip_core/housekeeping/_0068_                                 0.0021
 chip_core/net11197                                            0.0021
 chip_core/_14400_                                             0.0021
 chip_core/_12438_                                             0.0021
 chip_core/net7411                                             0.0021
 chip_core/_13662_                                             0.0021
 chip_core/net6565                                             0.0021
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][30]   0.0021
 chip_core/housekeeping/_0545_                                 0.0021
 chip_core/net7969                                             0.0021
 chip_core/net7922                                             0.0021
 chip_core/net6703                                             0.0021
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][9]   0.0021
 chip_core/_08588_                                             0.0021
 chip_core/net10946                                            0.0021
 chip_core/_13530_                                             0.0021
 chip_core/housekeeping/net1440                                0.0021
 chip_core/_13320_                                             0.0021
 chip_core/net9100                                             0.0021
 chip_core/net12126                                            0.0021
 chip_core/net13156                                            0.0021
 chip_core/soc.core.multiregimpl107_regs0                      0.0021
 chip_core/_11944_                                             0.0021
 chip_core/_14255_                                             0.0021
 chip_core/net6043                                             0.0021
 chip_core/net8749                                             0.0021
 chip_core/net5754                                             0.0021
 chip_core/net7949                                             0.0021
 chip_core/_14723_                                             0.0021
 chip_core/_10914_                                             0.0021
 chip_core/net12079                                            0.0021
 chip_core/_13783_                                             0.0021
 chip_core/net3810                                             0.0021
 chip_core/net9571                                             0.0021
 chip_core/_11631_                                             0.0021
 chip_core/net9749                                             0.0021
 chip_core/net3738                                             0.0021
 chip_core/net3640                                             0.0021
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][4]      0.0021
 chip_core/net5677                                             0.0021
 chip_core/housekeeping/_1315_                                 0.0021
 chip_core/net5206                                             0.0021
 chip_core/_03040_                                             0.0021
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][16]   0.0021
 chip_core/_11937_                                             0.0021
 chip_core/_04534_                                             0.0021
 chip_core/net11661                                            0.0021
 chip_core/net8581                                             0.0021
 chip_core/_10790_                                             0.0021
 chip_core/housekeeping/_2647_                                 0.0021
 chip_core/net4713                                             0.0021
 chip_core/net7689                                             0.0021
 chip_core/net6024                                             0.0021
 chip_core/_09432_                                             0.0021
 chip_core/net5878                                             0.0021
 chip_core/housekeeping/_2662_                                 0.0021
 chip_core/net11268                                            0.0021
 chip_core/net4451                                             0.0021
 chip_core/net5373                                             0.0021
 chip_core/housekeeping/_2084_                                 0.0021
 chip_core/_14544_                                             0.0021
 chip_core/net4904                                             0.0021
 chip_core/housekeeping/gpio_configure[4][5]                   0.0021
 chip_core/_09646_                                             0.0021
 chip_core/net13941                                            0.0021
 chip_core/_10027_                                             0.0021
 chip_core/net12208                                            0.0021
 chip_core/net9031                                             0.0021
 chip_core/_08878_                                             0.0021
 chip_core/_09130_                                             0.0021
 chip_core/net7023                                             0.0021
 chip_core/net7211                                             0.0021
 chip_core/net12707                                            0.0021
 chip_core/net4379                                             0.0021
 chip_core/_15377_                                             0.0021
 chip_core/soc.core.storage[5][5]                              0.0021
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[12]          0.0021
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[13]    0.0021
 chip_core/net11101                                            0.0021
 chip_core/_11876_                                             0.0021
 chip_core/_12463_                                             0.0021
 chip_core/net13965                                            0.0021
 chip_core/housekeeping/_0066_                                 0.0021
 chip_core/net9578                                             0.0021
 chip_core/net7143                                             0.0021
 chip_core/_10134_                                             0.0021
 chip_core/net9280                                             0.0021
 chip_core/net5767                                             0.0021
 chip_core/housekeeping/_0478_                                 0.0021
 chip_core/_13064_                                             0.0021
 chip_core/net14842                                            0.0021
 chip_core/net6480                                             0.0021
 chip_core/housekeeping/_0656_                                 0.0021
 chip_core/net12454                                            0.0021
 chip_core/net3772                                             0.0021
 chip_core/net8371                                             0.0021
 chip_core/housekeeping/_1554_                                 0.0021
 chip_core/_09245_                                             0.0021
 chip_core/net6923                                             0.0021
 chip_core/net9617                                             0.0021
 chip_core/housekeeping/_0528_                                 0.0021
 chip_core/net6211                                             0.0021
 chip_core/net11732                                            0.0021
 chip_core/net6500                                             0.0021
 chip_core/net8639                                             0.0021
 chip_core/net6609                                             0.0021
 chip_core/net6425                                             0.0021
 chip_core/net12938                                            0.0021
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][21]   0.0021
 chip_core/net12010                                            0.0021
 chip_core/net10360                                            0.0021
 chip_core/housekeeping/net2887                                0.0021
 chip_core/net10364                                            0.0021
 chip_core/housekeeping/gpio_configure[25][6]                  0.0021
 chip_core/_15336_                                             0.0021
 chip_core/housekeeping/_0097_                                 0.0021
 chip_core/_09912_                                             0.0021
 chip_core/soc.core.gpioin2_gpioin2_pending                    0.0021
 chip_core/_13337_                                             0.0021
 chip_core/housekeeping/_1570_                                 0.0021
 chip_core/net8524                                             0.0021
 chip_core/housekeeping/_2047_                                 0.0021
 chip_core/_07517_                                             0.0021
 chip_core/net8313                                             0.0021
 chip_core/net12612                                            0.0021
 chip_core/housekeeping/net1698                                0.0021
 chip_core/soc.core.mgmtsoc_bus_errors[11]                     0.0021
 chip_core/net5796                                             0.0021
 chip_core/net5900                                             0.0021
 chip_core/net5847                                             0.0021
 chip_core/net1402                                             0.0021
 chip_core/soc.core.interface10_bank_bus_dat_r[19]             0.0021
 chip_core/net4346                                             0.0021
 chip_core/net4530                                             0.0021
 chip_core/net14883                                            0.0021
 chip_core/net12311                                            0.0021
 chip_core/net8451                                             0.0021
 chip_core/_10341_                                             0.0021
 chip_core/housekeeping/_2739_                                 0.0021
 chip_core/net4216                                             0.0021
 chip_core/net7688                                             0.0021
 chip_core/soc.core.mgmtsoc_bus_errors[22]                     0.0021
 chip_core/soc.core.storage_1[0][1]                            0.0021
 chip_core/net5100                                             0.0021
 chip_core/net7817                                             0.0021
 chip_core/_08760_                                             0.0021
 chip_core/net6160                                             0.0021
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][24]     0.0021
 chip_core/_01832_                                             0.0021
 chip_core/net11975                                            0.0021
 chip_core/net6999                                             0.0021
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][26]     0.0021
 chip_core/_08123_                                             0.0021
 chip_core/housekeeping/net1665                                0.0021
 chip_core/net5011                                             0.0021
 chip_core/housekeeping/_0552_                                 0.0021
 chip_core/_02999_                                             0.0021
 chip_core/housekeeping/_0096_                                 0.0021
 chip_core/mprj/mprj/net734                                    0.0021
 chip_core/net7598                                             0.0021
 chip_core/net4338                                             0.0021
 chip_core/_08742_                                             0.0021
 chip_core/_13981_                                             0.0021
 chip_core/net3204                                             0.0021
 chip_core/mprj/mprj/net766                                    0.0021
 chip_core/_09198_                                             0.0021
 chip_core/net4958                                             0.0021
 chip_core/_04453_                                             0.0021
 chip_core/net12039                                            0.0021
 chip_core/housekeeping/_2074_                                 0.0021
 chip_core/_07521_                                             0.0021
 chip_core/net7361                                             0.0021
 chip_core/net4822                                             0.0021
 chip_core/net6611                                             0.0021
 chip_core/_04985_                                             0.0021
 chip_core/_14451_                                             0.0021
 chip_core/net13289                                            0.0021
 chip_core/net11094                                            0.0021
 chip_core/housekeeping/gpio_configure[18][12]                 0.0021
 chip_core/net7103                                             0.0021
 chip_core/soc.core.la_ien_storage[16]                         0.0021
 chip_core/net4618                                             0.0021
 chip_core/net4648                                             0.0021
 chip_core/_13730_                                             0.0021
 chip_core/net12300                                            0.0021
 chip_core/net15026                                            0.0021
 chip_core/net6642                                             0.0021
 chip_core/net14840                                            0.0021
 chip_core/gpio_control_in_1[10].shift_register[7]             0.0021
 chip_core/net5622                                             0.0021
 chip_core/net7587                                             0.0021
 chip_core/_13100_                                             0.0021
 chip_core/net12100                                            0.0021
 chip_core/net11706                                            0.0021
 chip_core/net5906                                             0.0021
 chip_core/housekeeping/_0777_                                 0.0021
 chip_core/mprj/mprj/net707                                    0.0021
 chip_core/net12739                                            0.0021
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[13]        0.0021
 chip_core/net9676                                             0.0021
 chip_core/net9311                                             0.0021
 chip_core/net5857                                             0.0021
 chip_core/soc.core.multiregimpl134_regs1                      0.0021
 chip_core/net7844                                             0.0021
 chip_core/_09382_                                             0.0021
 chip_core/net3535                                             0.0021
 chip_core/net6862                                             0.0020
 chip_core/net1865                                             0.0020
 chip_core/net6786                                             0.0020
 chip_core/net13060                                            0.0020
 chip_core/_06716_                                             0.0020
 chip_core/housekeeping/net145                                 0.0020
 chip_core/housekeeping/net1858                                0.0020
 chip_core/net9737                                             0.0020
 chip_core/net8238                                             0.0020
 chip_core/net8546                                             0.0020
 chip_core/net8296                                             0.0020
 chip_core/net4982                                             0.0020
 chip_core/mgmt_buffers.mprj_adr_o_core[29]                    0.0020
 chip_core/_07876_                                             0.0020
 chip_core/net7104                                             0.0020
 chip_core/_08837_                                             0.0020
 chip_core/net6457                                             0.0020
 chip_core/_15516_                                             0.0020
 chip_core/net5281                                             0.0020
 chip_core/mprj/mprj/net444                                    0.0020
 chip_core/_09115_                                             0.0020
 chip_core/housekeeping/serial_data_staging_2[12]              0.0020
 chip_core/net7608                                             0.0020
 chip_core/net7508                                             0.0020
 chip_core/net5226                                             0.0020
 chip_core/_09228_                                             0.0020
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]   0.0020
 chip_core/net2191                                             0.0020
 chip_core/net15038                                            0.0020
 chip_core/net7879                                             0.0020
 chip_core/_07757_                                             0.0020
 chip_core/gpio_control_in_1[5].shift_register[0]              0.0020
 chip_core/mprj/mprj/net340                                    0.0020
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[7]   0.0020
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[7]   0.0020
 chip_core/net12621                                            0.0020
 chip_core/_09055_                                             0.0020
 chip_core/net11831                                            0.0020
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[15]   0.0020
 chip_core/net5792                                             0.0020
 chip_core/_09498_                                             0.0020
 chip_core/net7850                                             0.0020
 chip_core/mprj/mprj/net798                                    0.0020
 chip_core/net1773                                             0.0020
 chip_core/net6652                                             0.0020
 chip_core/net7996                                             0.0020
 chip_core/housekeeping/net538                                 0.0020
 chip_core/net6002                                             0.0020
 chip_core/net6401                                             0.0020
 chip_core/net1782                                             0.0020
 chip_core/net9744                                             0.0020
 chip_core/net5987                                             0.0020
 chip_core/net6484                                             0.0020
 chip_core/soc.core.storage_1[5][4]                            0.0020
 chip_core/housekeeping/net105                                 0.0020
 chip_core/net5336                                             0.0020
 chip_core/housekeeping/_0310_                                 0.0020
 chip_core/net6128                                             0.0020
 chip_core/_05003_                                             0.0020
 chip_core/net6406                                             0.0020
 chip_core/net5891                                             0.0020
 chip_core/_08537_                                             0.0020
 chip_core/_00228_                                             0.0020
 chip_core/_09543_                                             0.0020
 chip_core/housekeeping/gpio_configure[12][7]                  0.0020
 chip_core/net4083                                             0.0020
 chip_core/soc.core.VexRiscv.lastStagePc[6]                    0.0020
 chip_core/_03610_                                             0.0020
 chip_core/_14992_                                             0.0020
 chip_core/net14856                                            0.0020
 chip_core/net7040                                             0.0020
 chip_core/soc.core.storage[5][6]                              0.0020
 chip_core/_01552_                                             0.0020
 chip_core/net6286                                             0.0020
 chip_core/_08882_                                             0.0020
 chip_core/_06792_                                             0.0020
 chip_core/net11139                                            0.0020
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][2]   0.0020
 chip_core/net7356                                             0.0020
 chip_core/net7122                                             0.0020
 chip_core/net12109                                            0.0020
 chip_core/net8000                                             0.0020
 chip_core/net2639                                             0.0020
 chip_core/_04107_                                             0.0020
 chip_core/net10941                                            0.0020
 chip_core/mprj/mprj/net365                                    0.0020
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[0].A   0.0020
 chip_core/net6990                                             0.0020
 chip_core/soc.core.la_out_storage[68]                         0.0020
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][26]      0.0020
 chip_core/net8117                                             0.0020
 chip_core/housekeeping/wbbd_busy                              0.0020
 chip_core/net6896                                             0.0020
 chip_core/net6305                                             0.0020
 chip_core/_04061_                                             0.0020
 chip_core/net11313                                            0.0020
 chip_core/_07933_                                             0.0020
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0020
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0020
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0020
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][31]     0.0020
 chip_core/net6658                                             0.0020
 chip_core/net6225                                             0.0020
 chip_core/net12723                                            0.0020
 chip_core/net4368                                             0.0020
 chip_core/net13140                                            0.0020
 chip_core/_08780_                                             0.0020
 chip_core/_14999_                                             0.0020
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[6]   0.0020
 chip_core/net8642                                             0.0020
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[16]   0.0020
 chip_core/housekeeping/_0504_                                 0.0020
 chip_core/net13673                                            0.0020
 chip_core/housekeeping/gpio_configure[31][10]                 0.0020
 chip_core/net4884                                             0.0020
 chip_core/housekeeping/net1491                                0.0020
 chip_core/net9565                                             0.0020
 chip_core/net6123                                             0.0020
 chip_core/net9304                                             0.0020
 chip_core/net4416                                             0.0020
 chip_core/_11975_                                             0.0020
 chip_core/_14134_                                             0.0020
 chip_core/_03575_                                             0.0020
 chip_core/net1935                                             0.0020
 chip_core/_13227_                                             0.0020
 chip_core/mgmt_buffers.la_oenb_core[49]                       0.0020
 chip_core/net5389                                             0.0020
 chip_core/net1871                                             0.0020
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[1]        0.0020
 chip_core/housekeeping/_0558_                                 0.0020
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][2]      0.0020
 chip_core/net14164                                            0.0020
 chip_core/housekeeping/net3314                                0.0020
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][3]      0.0020
 chip_core/net13334                                            0.0020
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][5]   0.0020
 chip_core/housekeeping/net1267                                0.0020
 chip_core/net2965                                             0.0020
 chip_core/net1289                                             0.0020
 chip_core/mgmt_buffers.la_oenb_core[43]                       0.0020
 chip_core/net5996                                             0.0020
 chip_core/_14096_                                             0.0020
 chip_core/housekeeping/net327                                 0.0020
 chip_core/_08170_                                             0.0020
 chip_core/soc.core.storage_1[15][3]                           0.0020
 chip_core/soc.core.storage_1[1][2]                            0.0020
 chip_core/net9704                                             0.0020
 chip_core/net13290                                            0.0020
 chip_core/_15421_                                             0.0020
 chip_core/_14409_                                             0.0020
 chip_core/net8551                                             0.0020
 chip_core/net9667                                             0.0020
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]   0.0020
 chip_core/soc.core.multiregimpl75_regs0                       0.0020
 chip_core/housekeeping/net122                                 0.0020
 chip_core/net11602                                            0.0020
 chip_core/_12307_                                             0.0020
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]   0.0020
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][31]   0.0020
 chip_core/housekeeping/_2443_                                 0.0020
 chip_core/_07737_                                             0.0020
 chip_core/soc.core.la_oe_storage[53]                          0.0020
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][26]     0.0020
 chip_core/_14212_                                             0.0020
 chip_core/net12790                                            0.0020
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][28]      0.0020
 chip_core/net7058                                             0.0020
 chip_core/net1877                                             0.0020
 chip_core/housekeeping/_0141_                                 0.0020
 chip_core/_14600_                                             0.0020
 chip_core/net6041                                             0.0020
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[0]   0.0020
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][25]   0.0020
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][7]      0.0020
 chip_core/housekeeping/net2143                                0.0020
 chip_core/net9030                                             0.0020
 chip_core/_14483_                                             0.0020
 chip_core/housekeeping/_0262_                                 0.0020
 chip_core/_15298_                                             0.0020
 chip_core/_11575_                                             0.0020
 chip_core/soc.core.la_out_storage[65]                         0.0020
 chip_core/net8304                                             0.0020
 chip_core/soc.core.storage[13][0]                             0.0020
 chip_core/net1881                                             0.0020
 chip_core/_02984_                                             0.0020
 chip_core/housekeeping/_0217_                                 0.0020
 chip_core/net12681                                            0.0020
 chip_core/net11911                                            0.0020
 chip_core/net9550                                             0.0020
 chip_core/net7744                                             0.0020
 chip_core/net7425                                             0.0020
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][8]      0.0020
 chip_core/_13096_                                             0.0020
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[17]   0.0020
 chip_core/_12379_                                             0.0020
 chip_core/housekeeping/gpio_configure[19][12]                 0.0020
 chip_core/net3174                                             0.0020
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0020
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0020
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0020
 chip_core/housekeeping/gpio_configure[12][0]                  0.0020
 chip_core/housekeeping/net2482                                0.0020
 chip_core/_08202_                                             0.0020
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[30]   0.0020
 chip_core/housekeeping/_2059_                                 0.0020
 chip_core/net6526                                             0.0020
 chip_core/housekeeping/net527                                 0.0020
 chip_core/gpio_control_in_2[2].shift_register[2]              0.0020
 chip_core/net7686                                             0.0020
 chip_core/_11461_                                             0.0020
 chip_core/net13320                                            0.0020
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[28]   0.0020
 chip_core/net14465                                            0.0020
 chip_core/net5663                                             0.0020
 chip_core/net1466                                             0.0020
 chip_core/housekeeping/_0391_                                 0.0020
 chip_core/housekeeping/net1894                                0.0020
 chip_core/housekeeping/_1815_                                 0.0020
 chip_core/housekeeping/_2799_                                 0.0020
 chip_core/_11438_                                             0.0020
 chip_core/housekeeping/_0573_                                 0.0020
 chip_core/_15157_                                             0.0020
 chip_core/_07830_                                             0.0020
 chip_core/net5349                                             0.0020
 chip_core/net13354                                            0.0020
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][25]      0.0020
 chip_core/net3653                                             0.0020
 chip_core/_08869_                                             0.0020
 chip_core/net6085                                             0.0020
 chip_core/net2510                                             0.0020
 chip_core/housekeeping/hkspi.fixed[1]                         0.0020
 chip_core/net6193                                             0.0020
 chip_core/net12273                                            0.0020
 chip_core/_13748_                                             0.0020
 chip_core/housekeeping/_1418_                                 0.0020
 chip_core/net8131                                             0.0020
 chip_core/_08845_                                             0.0020
 chip_core/soc.core.uart_phy_tx_data_rs232phy_rs232phytx_next_value2[1]   0.0020
 chip_core/net4671                                             0.0020
 chip_core/net12609                                            0.0020
 chip_core/net13907                                            0.0020
 chip_core/_14395_                                             0.0020
 chip_core/net5409                                             0.0020
 chip_core/net2336                                             0.0020
 chip_core/housekeeping/_1012_                                 0.0020
 chip_core/_12526_                                             0.0020
 chip_core/net12376                                            0.0020
 chip_core/_09276_                                             0.0020
 chip_core/net7387                                             0.0020
 chip_core/net9336                                             0.0020
 chip_core/_13844_                                             0.0020
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[0].A           0.0020
 chip_core/net8460                                             0.0020
 chip_core/net5202                                             0.0020
 chip_core/net7431                                             0.0020
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][4]       0.0020
 chip_core/soc.core.mgmtsoc_scratch_storage[20]                0.0020
 chip_core/net6849                                             0.0020
 chip_core/net11371                                            0.0020
 chip_core/_11507_                                             0.0020
 chip_core/_04913_                                             0.0020
 chip_core/_09243_                                             0.0020
 chip_core/net1952                                             0.0020
 chip_core/housekeeping/_2559_                                 0.0020
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[29]       0.0020
 chip_core/net11768                                            0.0020
 chip_core/soc.core.dbg_uart_rx_phase[6]                       0.0020
 chip_core/net5620                                             0.0020
 chip_core/net8725                                             0.0020
 chip_core/net7786                                             0.0020
 chip_core/net8867                                             0.0020
 chip_core/_11363_                                             0.0020
 chip_core/net7328                                             0.0020
 chip_core/housekeeping/net1741                                0.0020
 chip_core/soc.core.la_oe_storage[52]                          0.0020
 chip_core/housekeeping/_1384_                                 0.0020
 chip_core/net12507                                            0.0020
 chip_core/net6939                                             0.0020
 chip_core/soc.core.la_out_storage[30]                         0.0020
 chip_core/_13281_                                             0.0020
 chip_core/net10853                                            0.0020
 chip_core/net5322                                             0.0020
 chip_core/net10824                                            0.0020
 chip_core/net5626                                             0.0020
 chip_core/_09371_                                             0.0020
 chip_core/net7325                                             0.0020
 chip_core/net7307                                             0.0020
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0020
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0020
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0020
 chip_core/net1785                                             0.0020
 chip_core/net6927                                             0.0020
 chip_core/net5867                                             0.0020
 chip_core/_03557_                                             0.0020
 chip_core/net6987                                             0.0020
 chip_core/net5877                                             0.0020
 chip_core/housekeeping/mgmt_gpio_data_buf[18]                 0.0020
 chip_core/_13949_                                             0.0020
 chip_core/_08127_                                             0.0020
 chip_core/_08300_                                             0.0020
 chip_core/net4013                                             0.0020
 chip_core/net1372                                             0.0020
 chip_core/_07558_                                             0.0020
 chip_core/net11582                                            0.0020
 chip_core/housekeeping/_0374_                                 0.0020
 chip_core/net9503                                             0.0020
 chip_core/net4358                                             0.0020
 chip_core/housekeeping/net3138                                0.0020
 chip_core/net6902                                             0.0020
 chip_core/net7792                                             0.0020
 chip_core/net7176                                             0.0020
 chip_core/net8337                                             0.0020
 chip_core/net6814                                             0.0020
 chip_core/housekeeping/net1410                                0.0020
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0020
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0020
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0020
 chip_core/_13666_                                             0.0020
 chip_core/net6737                                             0.0020
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0020
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0020
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0020
 chip_core/net7364                                             0.0020
 chip_core/_06800_                                             0.0020
 chip_core/net7272                                             0.0020
 chip_core/housekeeping/gpio_configure[23][5]                  0.0020
 chip_core/net6233                                             0.0020
 chip_core/net5204                                             0.0020
 chip_core/net11552                                            0.0020
 chip_core/net1747                                             0.0020
 chip_core/net7404                                             0.0020
 chip_core/net14061                                            0.0020
 chip_core/housekeeping/_2217_                                 0.0020
 chip_core/_04830_                                             0.0020
 chip_core/net7111                                             0.0020
 chip_core/net5245                                             0.0020
 chip_core/net7750                                             0.0020
 chip_core/_09496_                                             0.0020
 chip_core/_09863_                                             0.0020
 chip_core/gpio_control_in_2[14].shift_register[5]             0.0020
 chip_core/_01804_                                             0.0020
 chip_core/net8710                                             0.0020
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][10]   0.0020
 chip_core/_08237_                                             0.0020
 chip_core/_04024_                                             0.0020
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][14]     0.0020
 chip_core/net1268                                             0.0020
 chip_core/net6649                                             0.0020
 chip_core/housekeeping/net2957                                0.0020
 chip_core/net8801                                             0.0020
 chip_core/net11688                                            0.0020
 chip_core/_13277_                                             0.0020
 chip_core/housekeeping/_0349_                                 0.0020
 chip_core/_13232_                                             0.0020
 chip_core/housekeeping/_2656_                                 0.0020
 chip_core/housekeeping/net1225                                0.0020
 chip_core/_01573_                                             0.0020
 chip_core/_01714_                                             0.0020
 chip_core/net5719                                             0.0020
 chip_core/_01823_                                             0.0020
 chip_core/net14703                                            0.0020
 chip_core/_09135_                                             0.0020
 chip_core/housekeeping/wbbd_state[4]                          0.0020
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][3]      0.0020
 chip_core/_10962_                                             0.0020
 chip_core/net5330                                             0.0020
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[0].A   0.0020
 chip_core/_10026_                                             0.0020
 chip_core/net9249                                             0.0020
 chip_core/net12458                                            0.0020
 chip_core/_14085_                                             0.0020
 chip_core/net8220                                             0.0020
 chip_core/net4670                                             0.0020
 chip_core/soc.core.uart_phy_rx_phase[23]                      0.0020
 chip_core/net12394                                            0.0020
 chip_core/net12065                                            0.0020
 chip_core/soc.core.VexRiscv.lastStagePc[4]                    0.0020
 chip_core/net9000                                             0.0019
 chip_core/net9639                                             0.0019
 chip_core/_04789_                                             0.0019
 chip_core/net1831                                             0.0019
 chip_core/net3942                                             0.0019
 chip_core/_03381_                                             0.0019
 chip_core/net4400                                             0.0019
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0019
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0019
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0019
 chip_core/_01618_                                             0.0019
 chip_core/_04143_                                             0.0019
 chip_core/net8638                                             0.0019
 chip_core/net6028                                             0.0019
 chip_core/soc.core.multiregimpl31_regs1                       0.0019
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[0]   0.0019
 chip_core/net1276                                             0.0019
 chip_core/housekeeping/net1361                                0.0019
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][11]      0.0019
 chip_core/mprj/mprj/net590                                    0.0019
 chip_core/net9429                                             0.0019
 chip_core/housekeeping/gpio_configure[18][0]                  0.0019
 chip_core/_11644_                                             0.0019
 chip_core/_12361_                                             0.0019
 chip_core/net7557                                             0.0019
 chip_core/net7708                                             0.0019
 chip_core/net12483                                            0.0019
 chip_core/net3892                                             0.0019
 chip_core/net5179                                             0.0019
 chip_core/net11090                                            0.0019
 chip_core/housekeeping/gpio_configure[34][8]                  0.0019
 chip_core/net6595                                             0.0019
 chip_core/net8352                                             0.0019
 chip_core/_04856_                                             0.0019
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][14]   0.0019
 chip_core/soc.core.dbg_uart_tx_phase[0]                       0.0019
 chip_core/net5917                                             0.0019
 chip_core/net6938                                             0.0019
 chip_core/soc.core.la_ien_storage[80]                         0.0019
 chip_core/net6821                                             0.0019
 chip_core/_08771_                                             0.0019
 chip_core/_10233_                                             0.0019
 chip_core/net12166                                            0.0019
 chip_core/_10335_                                             0.0019
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][25]     0.0019
 chip_core/soc.core.interface11_bank_bus_dat_r[5]              0.0019
 chip_core/_05109_                                             0.0019
 chip_core/net9445                                             0.0019
 chip_core/net7280                                             0.0019
 chip_core/net6117                                             0.0019
 chip_core/soc.core.dbg_uart_count[17]                         0.0019
 chip_core/soc.core.la_oe_storage[87]                          0.0019
 chip_core/net11746                                            0.0019
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][12]   0.0019
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0019
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0019
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B   0.0019
 chip_core/net9752                                             0.0019
 chip_core/net7221                                             0.0019
 chip_core/net1777                                             0.0019
 chip_core/net1795                                             0.0019
 chip_core/net11546                                            0.0019
 chip_core/housekeeping/net2557                                0.0019
 chip_core/net14865                                            0.0019
 chip_core/net8635                                             0.0019
 chip_core/net7024                                             0.0019
 chip_core/net14681                                            0.0019
 chip_core/net9221                                             0.0019
 chip_core/net9596                                             0.0019
 chip_core/net15036                                            0.0019
 chip_core/_07743_                                             0.0019
 chip_core/_14128_                                             0.0019
 chip_core/net4560                                             0.0019
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[30]   0.0019
 chip_core/_10009_                                             0.0019
 chip_core/net8178                                             0.0019
 chip_core/_11345_                                             0.0019
 chip_core/net12170                                            0.0019
 chip_core/net7796                                             0.0019
 chip_core/net6114                                             0.0019
 chip_core/net6204                                             0.0019
 chip_core/mprj/mprj/net1073                                   0.0019
 chip_core/net7090                                             0.0019
 chip_core/net14785                                            0.0019
 chip_core/_08834_                                             0.0019
 chip_core/mprj/mprj/net794                                    0.0019
 chip_core/net6191                                             0.0019
 chip_core/net5484                                             0.0019
 chip_core/net11275                                            0.0019
 chip_core/housekeeping/net625                                 0.0019
 chip_core/net1950                                             0.0019
 chip_core/net7304                                             0.0019
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][16]   0.0019
 chip_core/soc.core.la_ien_storage[58]                         0.0019
 chip_core/_12619_                                             0.0019
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][20]      0.0019
 chip_core/_15522_                                             0.0019
 chip_core/soc.core.dbg_uart_words_count[5]                    0.0019
 chip_core/net4314                                             0.0019
 chip_core/soc.core.la_ien_storage[108]                        0.0019
 chip_core/net4372                                             0.0019
 chip_core/_14618_                                             0.0019
 chip_core/net11126                                            0.0019
 chip_core/net14667                                            0.0019
 chip_core/soc.core.uart_rx_fifo_produce[3]                    0.0019
 chip_core/net12924                                            0.0019
 chip_core/housekeeping/net2112                                0.0019
 chip_core/soc.core.dbg_uart_tx_data[7]                        0.0019
 chip_core/net5844                                             0.0019
 chip_core/housekeeping/net2902                                0.0019
 chip_core/net3741                                             0.0019
 chip_core/net9471                                             0.0019
 chip_core/_09485_                                             0.0019
 chip_core/net6183                                             0.0019
 chip_core/mprj/mprj/net824                                    0.0019
 chip_core/net8039                                             0.0019
 chip_core/net8958                                             0.0019
 chip_core/net4996                                             0.0019
 chip_core/net12755                                            0.0019
 chip_core/net1352                                             0.0019
 chip_core/housekeeping/hkspi.odata[1]                         0.0019
 chip_core/_14303_                                             0.0019
 chip_core/_10747_                                             0.0019
 chip_core/net6989                                             0.0019
 chip_core/_07916_                                             0.0019
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[9]   0.0019
 chip_core/_07438_                                             0.0019
 chip_core/soc.core.VexRiscv.memory_to_writeBack_MEMORY_ENABLE   0.0019
 chip_core/mprj/mprj/net395                                    0.0019
 chip_core/_09611_                                             0.0019
 chip_core/net6566                                             0.0019
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[8]           0.0019
 chip_core/_12687_                                             0.0019
 chip_core/soc.core.VexRiscv.DebugPlugin_stepIt                0.0019
 chip_core/housekeeping/gpio_configure[17][9]                  0.0019
 chip_core/net3660                                             0.0019
 chip_core/_12025_                                             0.0019
 chip_core/housekeeping/gpio_configure[9][2]                   0.0019
 chip_core/net9494                                             0.0019
 chip_core/net7748                                             0.0019
 chip_core/_05126_                                             0.0019
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][13]     0.0019
 chip_core/net4628                                             0.0019
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][18]     0.0019
 chip_core/soc.core.dbg_uart_tx_data[5]                        0.0019
 chip_core/net6710                                             0.0019
 chip_core/net8747                                             0.0019
 chip_core/soc.core.la_oe_storage[60]                          0.0019
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][14]     0.0019
 chip_core/soc.core.interface0_bank_bus_dat_r[4]               0.0019
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[14]          0.0019
 chip_core/net9467                                             0.0019
 chip_core/net5016                                             0.0019
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][15]     0.0019
 chip_core/net14596                                            0.0019
 chip_core/soc.core.multiregimpl126_regs0                      0.0019
 chip_core/_01565_                                             0.0019
 chip_core/housekeeping/net1868                                0.0019
 chip_core/_09050_                                             0.0019
 chip_core/net12157                                            0.0019
 chip_core/_05035_                                             0.0019
 chip_core/net12363                                            0.0019
 chip_core/_15355_                                             0.0019
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][17]   0.0019
 chip_core/net9033                                             0.0019
 chip_core/net8631                                             0.0019
 chip_core/net5580                                             0.0019
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[25]         0.0019
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0019
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0019
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B   0.0019
 chip_core/soc.core.mgmtsoc_bus_errors[3]                      0.0019
 chip_core/net7550                                             0.0019
 chip_core/net5714                                             0.0019
 chip_core/net1878                                             0.0019
 chip_core/soc.core.la_ien_storage[67]                         0.0019
 chip_core/_08797_                                             0.0019
 chip_core/net12486                                            0.0019
 chip_core/net11062                                            0.0019
 chip_core/housekeeping/_1608_                                 0.0019
 chip_core/housekeeping/_1818_                                 0.0019
 chip_core/net7388                                             0.0019
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][2]      0.0019
 chip_core/soc.core.storage[10][4]                             0.0019
 chip_core/housekeeping/net2733                                0.0019
 chip_core/net1420                                             0.0019
 chip_core/_13912_                                             0.0019
 chip_core/net5923                                             0.0019
 chip_core/net8300                                             0.0019
 chip_core/net6909                                             0.0019
 chip_core/soc.core.multiregimpl5_regs0                        0.0019
 chip_core/net8697                                             0.0019
 chip_core/_00216_                                             0.0019
 chip_core/_03640_                                             0.0019
 chip_core/housekeeping/gpio_configure[4][7]                   0.0019
 chip_core/_12708_                                             0.0019
 chip_core/net8322                                             0.0019
 chip_core/housekeeping/serial_data_staging_1[11]              0.0019
 chip_core/net1445                                             0.0019
 chip_core/net12343                                            0.0019
 chip_core/soc.core.storage[7][4]                              0.0019
 chip_core/_12264_                                             0.0019
 chip_core/_04356_                                             0.0019
 chip_core/net8029                                             0.0019
 chip_core/net11405                                            0.0019
 chip_core/housekeeping/net2028                                0.0019
 chip_core/_15514_                                             0.0019
 chip_core/net3722                                             0.0019
 chip_core/net3594                                             0.0019
 chip_core/soc.core.dbg_uart_rx_phase[28]                      0.0019
 chip_core/_14272_                                             0.0019
 chip_core/soc.core.storage_1[10][7]                           0.0019
 chip_core/soc.core.rs232phy_rs232phytx_state                  0.0019
 chip_core/net6220                                             0.0019
 chip_core/housekeeping/net1722                                0.0019
 chip_core/net1385                                             0.0019
 chip_core/net4621                                             0.0019
 chip_core/net3341                                             0.0019
 chip_core/soc.core.la_oe_storage[71]                          0.0019
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_address[4]   0.0019
 chip_core/_07782_                                             0.0019
 chip_core/net11705                                            0.0019
 chip_core/mprj/mprj/net779                                    0.0019
 chip_core/net9374                                             0.0019
 chip_core/net12563                                            0.0019
 chip_core/_14590_                                             0.0019
 chip_core/_09213_                                             0.0019
 chip_core/net4469                                             0.0019
 chip_core/net14211                                            0.0019
 chip_core/net13681                                            0.0019
 chip_core/soc.core.storage_1[0][7]                            0.0019
 chip_core/_08614_                                             0.0019
 chip_core/_12394_                                             0.0019
 chip_core/soc.core.interface0_bank_bus_dat_r[20]              0.0019
 chip_core/_13439_                                             0.0019
 chip_core/net11971                                            0.0019
 chip_core/soc.core.mgmtsoc_litespisdrphycore_cnt[2]           0.0019
 chip_core/housekeeping/_0404_                                 0.0019
 chip_core/net12258                                            0.0019
 chip_core/net12165                                            0.0019
 chip_core/net6539                                             0.0019
 chip_core/_12342_                                             0.0019
 chip_core/net11969                                            0.0019
 chip_core/_04524_                                             0.0019
 chip_core/_12536_                                             0.0019
 chip_core/mprj/mprj/net466                                    0.0019
 chip_core/net4272                                             0.0019
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[17]   0.0019
 chip_core/net13848                                            0.0019
 chip_core/housekeeping/_0620_                                 0.0019
 chip_core/net14900                                            0.0019
 chip_core/net4293                                             0.0019
 chip_core/soc.core.storage_1[7][1]                            0.0019
 chip_core/net7047                                             0.0019
 chip_core/net2474                                             0.0019
 chip_core/net4062                                             0.0019
 chip_core/_14288_                                             0.0019
 chip_core/_12060_                                             0.0019
 chip_core/housekeeping/net2595                                0.0019
 chip_core/housekeeping/gpio_configure[19][0]                  0.0019
 chip_core/housekeeping/gpio_configure[8][9]                   0.0019
 chip_core/net8093                                             0.0019
 chip_core/net12544                                            0.0019
 chip_core/housekeeping/net582                                 0.0019
 chip_core/housekeeping/_0363_                                 0.0019
 chip_core/_01742_                                             0.0019
 chip_core/net5546                                             0.0019
 chip_core/housekeeping/gpio_configure[17][10]                 0.0019
 chip_core/housekeeping/net1848                                0.0019
 chip_core/net3393                                             0.0019
 chip_core/_12553_                                             0.0019
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][24]     0.0019
 chip_core/net14882                                            0.0019
 chip_core/net14935                                            0.0019
 chip_core/net12525                                            0.0019
 chip_core/net7494                                             0.0019
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][4]      0.0019
 chip_core/housekeeping/_1048_                                 0.0019
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][4]   0.0019
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][28]      0.0019
 chip_core/housekeeping/_0407_                                 0.0019
 chip_core/_15297_                                             0.0019
 chip_core/net14684                                            0.0019
 chip_core/net1650                                             0.0019
 chip_core/_15452_                                             0.0019
 chip_core/net14690                                            0.0019
 chip_core/_08029_                                             0.0019
 chip_core/net14849                                            0.0019
 chip_core/net7159                                             0.0019
 chip_core/_07079_                                             0.0019
 chip_core/_12605_                                             0.0019
 chip_core/housekeeping/net2384                                0.0019
 chip_core/net6586                                             0.0019
 chip_core/net2331                                             0.0019
 chip_core/housekeeping/net1565                                0.0019
 chip_core/net5697                                             0.0019
 chip_core/net11657                                            0.0019
 chip_core/gpio_control_in_1[2].shift_register[5]              0.0019
 chip_core/net12397                                            0.0019
 chip_core/net6942                                             0.0019
 chip_core/net12590                                            0.0019
 chip_core/soc.core.storage[5][7]                              0.0019
 chip_core/housekeeping/_0514_                                 0.0019
 chip_core/net13128                                            0.0019
 chip_core/_11576_                                             0.0019
 chip_core/net7369                                             0.0019
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][31]     0.0019
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][28]     0.0019
 chip_core/net10839                                            0.0019
 chip_core/net4529                                             0.0019
 chip_core/_07773_                                             0.0019
 chip_core/net14209                                            0.0019
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[13]   0.0019
 chip_core/net8092                                             0.0019
 chip_core/housekeeping/net2492                                0.0019
 chip_core/housekeeping/gpio_configure[14][6]                  0.0019
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][30]   0.0019
 chip_core/net1297                                             0.0019
 chip_core/_14350_                                             0.0019
 chip_core/_09138_                                             0.0019
 chip_core/housekeeping/_0123_                                 0.0019
 chip_core/soc.core.spi_enabled_storage                        0.0019
 chip_core/net4149                                             0.0019
 chip_core/net7954                                             0.0019
 chip_core/soc.core.spimaster_storage[6]                       0.0019
 chip_core/net12186                                            0.0019
 chip_core/net12499                                            0.0019
 chip_core/soc.core.VexRiscv.CsrPlugin_mie_MSIE                0.0019
 chip_core/net7928                                             0.0019
 chip_core/net8746                                             0.0019
 chip_core/net9041                                             0.0019
 chip_core/soc.core.la_oe_storage[67]                          0.0019
 chip_core/soc.core.la_oe_storage[117]                         0.0019
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]   0.0019
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[28]   0.0019
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[14]   0.0019
 chip_core/net3633                                             0.0019
 chip_core/net4274                                             0.0019
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[3]        0.0019
 chip_core/net12946                                            0.0019
 chip_core/_07024_                                             0.0019
 chip_core/housekeeping/_3039_                                 0.0019
 chip_core/net12433                                            0.0019
 chip_core/_03757_                                             0.0019
 chip_core/_14428_                                             0.0019
 chip_core/_07561_                                             0.0019
 chip_core/net12132                                            0.0019
 chip_core/_02918_                                             0.0019
 chip_core/soc.core.spi_master_cs_storage[12]                  0.0019
 chip_core/housekeeping/_1281_                                 0.0019
 chip_core/housekeeping/net109                                 0.0019
 chip_core/net2713                                             0.0019
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][25]   0.0019
 chip_core/housekeeping/net676                                 0.0019
 chip_core/housekeeping/_2578_                                 0.0018
 chip_core/net11123                                            0.0018
 chip_core/net12700                                            0.0018
 chip_core/_11671_                                             0.0018
 chip_core/housekeeping/_1513_                                 0.0018
 chip_core/_14281_                                             0.0018
 chip_core/_12254_                                             0.0018
 chip_core/soc.core.multiregimpl30_regs1                       0.0018
 chip_core/net5936                                             0.0018
 chip_core/net3992                                             0.0018
 chip_core/net6757                                             0.0018
 chip_core/_12820_                                             0.0018
 chip_core/net8272                                             0.0018
 chip_core/soc.core.uart_phy_tx_count[0]                       0.0018
 chip_core/net4096                                             0.0018
 chip_core/_10980_                                             0.0018
 chip_core/net12263                                            0.0018
 chip_core/housekeeping/_0815_                                 0.0018
 chip_core/net1719                                             0.0018
 chip_core/net12116                                            0.0018
 chip_core/net7760                                             0.0018
 chip_core/housekeeping/net1740                                0.0018
 chip_core/net4528                                             0.0018
 chip_core/_09478_                                             0.0018
 chip_core/net15054                                            0.0018
 chip_core/net6979                                             0.0018
 chip_core/net6444                                             0.0018
 chip_core/net2973                                             0.0018
 chip_core/housekeeping/gpio_configure[9][8]                   0.0018
 chip_core/housekeeping/net3304                                0.0018
 chip_core/net8985                                             0.0018
 chip_core/soc.core.dbg_uart_rx_phase[27]                      0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][3]      0.0018
 chip_core/soc.core.storage[10][3]                             0.0018
 chip_core/net9670                                             0.0018
 chip_core/net5291                                             0.0018
 chip_core/_11591_                                             0.0018
 chip_core/_13435_                                             0.0018
 chip_core/housekeeping/net2484                                0.0018
 chip_core/_12725_                                             0.0018
 chip_core/net9681                                             0.0018
 chip_core/mprj/mprj/net36                                     0.0018
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[19]   0.0018
 chip_core/net11335                                            0.0018
 chip_core/_13255_                                             0.0018
 chip_core/net5385                                             0.0018
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][24]   0.0018
 chip_core/_13797_                                             0.0018
 chip_core/net6038                                             0.0018
 chip_core/_09890_                                             0.0018
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][0]   0.0018
 chip_core/net12524                                            0.0018
 chip_core/net6438                                             0.0018
 chip_core/net6520                                             0.0018
 chip_core/net6143                                             0.0018
 chip_core/_10573_                                             0.0018
 chip_core/_01639_                                             0.0018
 chip_core/_15245_                                             0.0018
 chip_core/_14579_                                             0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][20]     0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][18]     0.0018
 chip_core/net5976                                             0.0018
 chip_core/soc.core.dbg_uart_data[4]                           0.0018
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPendings_3     0.0018
 chip_core/housekeeping/clk2_output_dest                       0.0018
 chip_core/_12291_                                             0.0018
 chip_core/net1898                                             0.0018
 chip_core/net9614                                             0.0018
 chip_core/gpio_control_bidir_2[0].shift_register[10]          0.0018
 chip_core/_11658_                                             0.0018
 chip_core/net3480                                             0.0018
 chip_core/net7474                                             0.0018
 chip_core/housekeeping/_2543_                                 0.0018
 chip_core/_09330_                                             0.0018
 chip_core/_14511_                                             0.0018
 chip_core/net4768                                             0.0018
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[26]          0.0018
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[0]           0.0018
 chip_core/_13163_                                             0.0018
 chip_core/soc.core.la_out_storage[99]                         0.0018
 chip_core/net6467                                             0.0018
 chip_core/_10866_                                             0.0018
 chip_core/net13657                                            0.0018
 chip_core/net15004                                            0.0018
 chip_core/net6823                                             0.0018
 chip_core/housekeeping/_0238_                                 0.0018
 chip_core/net12716                                            0.0018
 chip_core/net2578                                             0.0018
 chip_core/net7033                                             0.0018
 chip_core/net7230                                             0.0018
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[8]           0.0018
 chip_core/_13942_                                             0.0018
 chip_core/net11522                                            0.0018
 chip_core/soc.core.storage[1][2]                              0.0018
 chip_core/net7927                                             0.0018
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[19]   0.0018
 chip_core/net5501                                             0.0018
 chip_core/net4214                                             0.0018
 chip_core/soc.core.la_out_storage[69]                         0.0018
 chip_core/housekeeping/_0270_                                 0.0018
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[23]       0.0018
 chip_core/soc.core.dbg_uart_tx_phase[22]                      0.0018
 chip_core/_12941_                                             0.0018
 chip_core/soc.core.multiregimpl72_regs0                       0.0018
 chip_core/net9536                                             0.0018
 chip_core/soc.core.VexRiscv.externalInterruptArray_regNext[0]   0.0018
 chip_core/net3277                                             0.0018
 chip_core/housekeeping/net974                                 0.0018
 chip_core/net6353                                             0.0018
 chip_core/net5370                                             0.0018
 chip_core/housekeeping/mgmt_gpio_data[29]                     0.0018
 chip_core/_06967_                                             0.0018
 chip_core/net5507                                             0.0018
 chip_core/_06982_                                             0.0018
 chip_core/_14978_                                             0.0018
 chip_core/mprj/mprj/net756                                    0.0018
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0018
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0018
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0018
 chip_core/net4254                                             0.0018
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[4]   0.0018
 chip_core/soc.core.mgmtsoc_litespisdrphycore_storage[0]       0.0018
 chip_core/net8135                                             0.0018
 chip_core/_07654_                                             0.0018
 chip_core/_14286_                                             0.0018
 chip_core/net6108                                             0.0018
 chip_core/_14069_                                             0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][22]      0.0018
 chip_core/housekeeping/_0816_                                 0.0018
 chip_core/housekeeping/_0084_                                 0.0018
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[17]   0.0018
 chip_core/net11088                                            0.0018
 chip_core/soc.core.storage_1[6][7]                            0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][9]      0.0018
 chip_core/net1924                                             0.0018
 chip_core/housekeeping/_3086_                                 0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][6]      0.0018
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][11]   0.0018
 chip_core/net9117                                             0.0018
 chip_core/net1880                                             0.0018
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0018
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0018
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0018
 chip_core/net5632                                             0.0018
 chip_core/net7050                                             0.0018
 chip_core/net8508                                             0.0018
 chip_core/soc.core.la_ien_storage[65]                         0.0018
 chip_core/net6852                                             0.0018
 chip_core/net6321                                             0.0018
 chip_core/soc.core.VexRiscv._zz_execute_ALU_BITWISE_CTRL[0]   0.0018
 chip_core/housekeeping/_2733_                                 0.0018
 chip_core/housekeeping/_1203_                                 0.0018
 chip_core/_11605_                                             0.0018
 chip_core/net8846                                             0.0018
 chip_core/housekeeping/_0299_                                 0.0018
 chip_core/housekeeping/_2233_                                 0.0018
 chip_core/net5978                                             0.0018
 chip_core/_11661_                                             0.0018
 chip_core/net7776                                             0.0018
 chip_core/mprj/mprj/net713                                    0.0018
 chip_core/_04868_                                             0.0018
 chip_core/housekeeping/hkspi.writemode                        0.0018
 chip_core/housekeeping/_3032_                                 0.0018
 chip_core/soc.core.spi_master_cs                              0.0018
 chip_core/_13335_                                             0.0018
 chip_core/net9424                                             0.0018
 chip_core/_04071_                                             0.0018
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][5]   0.0018
 chip_core/housekeeping/gpio_configure[25][10]                 0.0018
 chip_core/housekeeping/gpio_configure[24][6]                  0.0018
 chip_core/net5096                                             0.0018
 chip_core/_08783_                                             0.0018
 chip_core/net5755                                             0.0018
 chip_core/net4893                                             0.0018
 chip_core/net4316                                             0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][28]      0.0018
 chip_core/net11058                                            0.0018
 chip_core/net6268                                             0.0018
 chip_core/housekeeping/_0215_                                 0.0018
 chip_core/_09290_                                             0.0018
 chip_core/gpio_control_in_1[7].shift_register[0]              0.0018
 chip_core/net1376                                             0.0018
 chip_core/net11500                                            0.0018
 chip_core/_13896_                                             0.0018
 chip_core/net6930                                             0.0018
 chip_core/housekeeping/_2702_                                 0.0018
 chip_core/soc.core.multiregimpl66_regs1                       0.0018
 chip_core/net8730                                             0.0018
 chip_core/soc.core.interface3_bank_bus_dat_r[14]              0.0018
 chip_core/net983                                              0.0018
 chip_core/_04961_                                             0.0018
 chip_core/net6479                                             0.0018
 chip_core/_09891_                                             0.0018
 chip_core/net11757                                            0.0018
 chip_core/net3717                                             0.0018
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]   0.0018
 chip_core/housekeeping/_2606_                                 0.0018
 chip_core/net3893                                             0.0018
 chip_core/_09176_                                             0.0018
 chip_core/housekeeping/_3029_                                 0.0018
 chip_core/net9247                                             0.0018
 chip_core/net9755                                             0.0018
 chip_core/_13685_                                             0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][19]     0.0018
 chip_core/_13943_                                             0.0018
 chip_core/net5047                                             0.0018
 chip_core/_09111_                                             0.0018
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][27]   0.0018
 chip_core/net8482                                             0.0018
 chip_core/_09291_                                             0.0018
 chip_core/net5231                                             0.0018
 chip_core/_13249_                                             0.0018
 chip_core/net6646                                             0.0018
 chip_core/gpio_control_bidir_2[2].shift_register[1]           0.0018
 chip_core/net12476                                            0.0018
 chip_core/net1916                                             0.0018
 chip_core/net5401                                             0.0018
 chip_core/housekeeping/_0694_                                 0.0018
 chip_core/net6831                                             0.0018
 chip_core/net7179                                             0.0018
 chip_core/net12641                                            0.0018
 chip_core/_10349_                                             0.0018
 chip_core/net6437                                             0.0018
 chip_core/housekeeping/gpio_configure[20][1]                  0.0018
 chip_core/net2961                                             0.0018
 chip_core/net1953                                             0.0018
 chip_core/_09106_                                             0.0018
 chip_core/net5944                                             0.0018
 chip_core/net7823                                             0.0018
 chip_core/net14893                                            0.0018
 chip_core/net5000                                             0.0018
 chip_core/net8363                                             0.0018
 chip_core/net9535                                             0.0018
 chip_core/net12495                                            0.0018
 chip_core/net5415                                             0.0018
 chip_core/net11906                                            0.0018
 chip_core/_12767_                                             0.0018
 chip_core/net2374                                             0.0018
 chip_core/net12422                                            0.0018
 chip_core/net2458                                             0.0018
 chip_core/net4585                                             0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][28]     0.0018
 chip_core/net11082                                            0.0018
 chip_core/housekeeping/_0531_                                 0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][9]      0.0018
 chip_core/net8191                                             0.0018
 chip_core/_01835_                                             0.0018
 chip_core/housekeeping/_1284_                                 0.0018
 chip_core/_03566_                                             0.0018
 chip_core/mprj/mprj/net1143                                   0.0018
 chip_core/_12112_                                             0.0018
 chip_core/_08616_                                             0.0018
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][1]   0.0018
 chip_core/net5234                                             0.0018
 chip_core/mgmt_buffers.mprj_dat_i_core_bar[8]                 0.0018
 chip_core/net6290                                             0.0018
 chip_core/net1469                                             0.0018
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][25]   0.0018
 chip_core/soc.core.gpioin5_gpioin5_trigger_d                  0.0018
 chip_core/net867                                              0.0018
 chip_core/net11990                                            0.0018
 chip_core/soc.core.interface0_bank_bus_dat_r[0]               0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][17]     0.0018
 chip_core/_12245_                                             0.0018
 chip_core/net8259                                             0.0018
 chip_core/gpio_control_in_1a[2].shift_register[6]             0.0018
 chip_core/_08297_                                             0.0018
 chip_core/net6961                                             0.0018
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[25]       0.0018
 chip_core/net3683                                             0.0018
 chip_core/_02875_                                             0.0018
 chip_core/net9226                                             0.0018
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][9]   0.0018
 chip_core/soc.core.la_out_storage[123]                        0.0018
 chip_core/net6933                                             0.0018
 chip_core/net5140                                             0.0018
 chip_core/housekeeping/_1120_                                 0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][8]       0.0018
 chip_core/housekeeping/_2556_                                 0.0018
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[12]               0.0018
 chip_core/_12758_                                             0.0018
 chip_core/net7677                                             0.0018
 chip_core/gpio_control_in_2[6].shift_register[1]              0.0018
 chip_core/housekeeping/_1812_                                 0.0018
 chip_core/net13198                                            0.0018
 chip_core/housekeeping/gpio_configure[8][0]                   0.0018
 chip_core/housekeeping/hkspi.addr[5]                          0.0018
 chip_core/net11323                                            0.0018
 chip_core/net8392                                             0.0018
 chip_core/net9463                                             0.0018
 chip_core/net15033                                            0.0018
 chip_core/net13274                                            0.0018
 chip_core/_08598_                                             0.0018
 chip_core/net7655                                             0.0018
 chip_core/housekeeping/net1381                                0.0018
 chip_core/net12619                                            0.0018
 chip_core/_14572_                                             0.0018
 chip_core/net8223                                             0.0018
 chip_core/net4902                                             0.0018
 chip_core/net6189                                             0.0018
 chip_core/housekeeping/_2900_                                 0.0018
 chip_core/net6182                                             0.0018
 chip_core/net7303                                             0.0018
 chip_core/net14768                                            0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][5]       0.0018
 chip_core/net12787                                            0.0018
 chip_core/_13073_                                             0.0018
 chip_core/_04121_                                             0.0018
 chip_core/_09482_                                             0.0018
 chip_core/mprj/mprj/net1077                                   0.0018
 chip_core/housekeeping/net3354                                0.0018
 chip_core/net6096                                             0.0018
 chip_core/net6299                                             0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][8]      0.0018
 chip_core/soc.core.la_oe_storage[75]                          0.0018
 chip_core/_14362_                                             0.0018
 chip_core/housekeeping/net514                                 0.0018
 chip_core/net8022                                             0.0018
 chip_core/housekeeping/_1426_                                 0.0018
 chip_core/net7896                                             0.0018
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][0]   0.0018
 chip_core/net6730                                             0.0018
 chip_core/housekeeping/_0379_                                 0.0018
 chip_core/net8462                                             0.0018
 chip_core/_06855_                                             0.0018
 chip_core/_03888_                                             0.0018
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[25]   0.0018
 chip_core/net11432                                            0.0018
 chip_core/_15428_                                             0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][13]     0.0018
 chip_core/_01661_                                             0.0018
 chip_core/_12700_                                             0.0018
 chip_core/net12539                                            0.0018
 chip_core/housekeeping/net1416                                0.0018
 chip_core/net13739                                            0.0018
 chip_core/_11313_                                             0.0018
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[1]        0.0018
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][20]   0.0018
 chip_core/net7284                                             0.0018
 chip_core/mprj/mprj/net320                                    0.0018
 chip_core/housekeeping/_0725_                                 0.0018
 chip_core/housekeeping/_0439_                                 0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][27]      0.0018
 chip_core/net2703                                             0.0018
 chip_core/mprj/mprj/net449                                    0.0018
 chip_core/net11727                                            0.0018
 chip_core/net6940                                             0.0018
 chip_core/housekeeping/_1606_                                 0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][3]       0.0018
 chip_core/net8394                                             0.0018
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][16]     0.0018
 chip_core/net1314                                             0.0018
 chip_core/net7417                                             0.0018
 chip_core/soc.core.VexRiscv.dBus_cmd_payload_address[6]       0.0018
 chip_core/net4987                                             0.0018
 chip_core/soc.core.interface0_bank_bus_dat_r[18]              0.0017
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][21]   0.0017
 chip_core/net6344                                             0.0017
 chip_core/soc.core.la_ien_storage[90]                         0.0017
 chip_core/housekeeping/_0757_                                 0.0017
 chip_core/housekeeping/_0471_                                 0.0017
 chip_core/net1885                                             0.0017
 chip_core/soc.core.mgmtsoc_reload_storage[13]                 0.0017
 chip_core/housekeeping/_1806_                                 0.0017
 chip_core/housekeeping/net116                                 0.0017
 chip_core/mprj/mprj/net1017                                   0.0017
 chip_core/net12367                                            0.0017
 chip_core/net12526                                            0.0017
 chip_core/net6314                                             0.0017
 chip_core/soc.core.mgmtsoc_litespisdrphycore_cnt[6]           0.0017
 chip_core/mprj/mprj/net1130                                   0.0017
 chip_core/net11169                                            0.0017
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][25]   0.0017
 chip_core/housekeeping/net1203                                0.0017
 chip_core/housekeeping/mgmt_gpio_data[1]                      0.0017
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[25]   0.0017
 chip_core/housekeeping/net1238                                0.0017
 chip_core/_02888_                                             0.0017
 chip_core/net6527                                             0.0017
 chip_core/net7562                                             0.0017
 chip_core/gpio_control_bidir_2[0].shift_register[7]           0.0017
 chip_core/net8830                                             0.0017
 chip_core/net1910                                             0.0017
 chip_core/housekeeping/_2881_                                 0.0017
 chip_core/net13506                                            0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][14]     0.0017
 chip_core/net8103                                             0.0017
 chip_core/_07139_                                             0.0017
 chip_core/net5292                                             0.0017
 chip_core/net6133                                             0.0017
 chip_core/net7349                                             0.0017
 chip_core/mgmt_buffers.la_oenb_core[34]                       0.0017
 chip_core/net14656                                            0.0017
 chip_core/_08514_                                             0.0017
 chip_core/mgmt_buffers.la_data_in_mprj_bar[1]                 0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][10]     0.0017
 chip_core/housekeeping/_0904_                                 0.0017
 chip_core/housekeeping/_3080_                                 0.0017
 chip_core/net6359                                             0.0017
 chip_core/net8529                                             0.0017
 chip_core/net13680                                            0.0017
 chip_core/net4827                                             0.0017
 chip_core/net11586                                            0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][15]      0.0017
 chip_core/gpio_control_bidir_1[1].shift_register[1]           0.0017
 chip_core/net4143                                             0.0017
 chip_core/net6405                                             0.0017
 chip_core/net6300                                             0.0017
 chip_core/_08655_                                             0.0017
 chip_core/_09067_                                             0.0017
 chip_core/net11544                                            0.0017
 chip_core/net6261                                             0.0017
 chip_core/_10118_                                             0.0017
 chip_core/housekeeping/net824                                 0.0017
 chip_core/net11463                                            0.0017
 chip_core/net6382                                             0.0017
 chip_core/net14909                                            0.0017
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][21]   0.0017
 chip_core/net4001                                             0.0017
 chip_core/_14537_                                             0.0017
 chip_core/housekeeping/_2194_                                 0.0017
 chip_core/housekeeping/_0116_                                 0.0017
 chip_core/housekeeping/net1245                                0.0017
 chip_core/net3102                                             0.0017
 chip_core/net7768                                             0.0017
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[17]   0.0017
 chip_core/housekeeping/net3202                                0.0017
 chip_core/_04139_                                             0.0017
 chip_core/_08779_                                             0.0017
 chip_core/_09308_                                             0.0017
 chip_core/_03053_                                             0.0017
 chip_core/_09644_                                             0.0017
 chip_core/_08267_                                             0.0017
 chip_core/soc.core.storage[6][4]                              0.0017
 chip_core/_10351_                                             0.0017
 chip_core/net5704                                             0.0017
 chip_core/housekeeping/net272                                 0.0017
 chip_core/net7555                                             0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][19]     0.0017
 chip_core/net6267                                             0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][3]      0.0017
 chip_core/net952                                              0.0017
 chip_core/net12491                                            0.0017
 chip_core/_12251_                                             0.0017
 chip_core/soc.core.la_out_storage[52]                         0.0017
 chip_core/net9688                                             0.0017
 chip_core/net12211                                            0.0017
 chip_core/net2242                                             0.0017
 chip_core/net3912                                             0.0017
 chip_core/net5591                                             0.0017
 chip_core/_09879_                                             0.0017
 chip_core/_09324_                                             0.0017
 chip_core/_08674_                                             0.0017
 chip_core/net7209                                             0.0017
 chip_core/net8689                                             0.0017
 chip_core/soc.core.multiregimpl1_regs1                        0.0017
 chip_core/net4265                                             0.0017
 chip_core/soc.core.interface19_bank_bus_dat_r[0]              0.0017
 chip_core/_13223_                                             0.0017
 chip_core/housekeeping/_2630_                                 0.0017
 chip_core/_09313_                                             0.0017
 chip_core/net5709                                             0.0017
 chip_core/net11939                                            0.0017
 chip_core/housekeeping/_2961_                                 0.0017
 chip_core/net9665                                             0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][24]     0.0017
 chip_core/net6667                                             0.0017
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0017
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0017
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B   0.0017
 chip_core/net9593                                             0.0017
 chip_core/net5036                                             0.0017
 chip_core/net9042                                             0.0017
 chip_core/housekeeping/net2346                                0.0017
 chip_core/net14934                                            0.0017
 chip_core/_01664_                                             0.0017
 chip_core/_01386_                                             0.0017
 chip_core/net5999                                             0.0017
 chip_core/housekeeping/gpio_configure[36][8]                  0.0017
 chip_core/_00179_                                             0.0017
 chip_core/housekeeping/gpio_configure[27][4]                  0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][9]      0.0017
 chip_core/net3427                                             0.0017
 chip_core/housekeeping/_1535_                                 0.0017
 chip_core/net4334                                             0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][7]      0.0017
 chip_core/soc.core.mgmtsoc_value[14]                          0.0017
 chip_core/net12005                                            0.0017
 chip_core/net11980                                            0.0017
 chip_core/net6073                                             0.0017
 chip_core/net12480                                            0.0017
 chip_core/net6147                                             0.0017
 chip_core/_03569_                                             0.0017
 chip_core/net7573                                             0.0017
 chip_core/housekeeping/net1262                                0.0017
 chip_core/net7446                                             0.0017
 chip_core/soc.core.la_oe_storage[72]                          0.0017
 chip_core/net5764                                             0.0017
 chip_core/gpio_control_in_1a[3].shift_register[2]             0.0017
 chip_core/net6700                                             0.0017
 chip_core/housekeeping/net1467                                0.0017
 chip_core/net2477                                             0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][11]     0.0017
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][25]   0.0017
 chip_core/_14627_                                             0.0017
 chip_core/_08093_                                             0.0017
 chip_core/net13643                                            0.0017
 chip_core/net6578                                             0.0017
 chip_core/_14820_                                             0.0017
 chip_core/net9334                                             0.0017
 chip_core/net5105                                             0.0017
 chip_core/net4486                                             0.0017
 chip_core/net4020                                             0.0017
 chip_core/_07822_                                             0.0017
 chip_core/_14945_                                             0.0017
 chip_core/soc.core.dbg_uart_count[2]                          0.0017
 chip_core/net3735                                             0.0017
 chip_core/_15510_                                             0.0017
 chip_core/net7392                                             0.0017
 chip_core/housekeeping/net163                                 0.0017
 chip_core/net5549                                             0.0017
 chip_core/net9719                                             0.0017
 chip_core/housekeeping/_0783_                                 0.0017
 chip_core/net3554                                             0.0017
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[24]   0.0017
 chip_core/net11984                                            0.0017
 chip_core/gpio_control_in_1[4].shift_register[11]             0.0017
 chip_core/housekeeping/net3326                                0.0017
 chip_core/housekeeping/_3164_                                 0.0017
 chip_core/_09504_                                             0.0017
 chip_core/net8698                                             0.0017
 chip_core/net5025                                             0.0017
 chip_core/net14881                                            0.0017
 chip_core/_09585_                                             0.0017
 chip_core/_11480_                                             0.0017
 chip_core/housekeeping/_2133_                                 0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][27]     0.0017
 chip_core/housekeeping/net2547                                0.0017
 chip_core/net5875                                             0.0017
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][18]   0.0017
 chip_core/housekeeping/_1423_                                 0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][22]     0.0017
 chip_core/housekeeping/gpio_configure[15][4]                  0.0017
 chip_core/_05100_                                             0.0017
 chip_core/net5840                                             0.0017
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[0]         0.0017
 chip_core/housekeeping/net1155                                0.0017
 chip_core/_13522_                                             0.0017
 chip_core/housekeeping/_2388_                                 0.0017
 chip_core/soc.core.mgmtsoc_load_storage[26]                   0.0017
 chip_core/mprj/mprj/net473                                    0.0017
 chip_core/housekeeping/_0314_                                 0.0017
 chip_core/net6564                                             0.0017
 chip_core/net14816                                            0.0017
 chip_core/net9711                                             0.0017
 chip_core/_13273_                                             0.0017
 chip_core/net8885                                             0.0017
 chip_core/net4706                                             0.0017
 chip_core/net6350                                             0.0017
 chip_core/housekeeping/net1743                                0.0017
 chip_core/_12348_                                             0.0017
 chip_core/net11537                                            0.0017
 chip_core/_03525_                                             0.0017
 chip_core/_09385_                                             0.0017
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_address[3]   0.0017
 chip_core/housekeeping/gpio_configure[21][12]                 0.0017
 chip_core/mprj/mprj/net8                                      0.0017
 chip_core/_14933_                                             0.0017
 chip_core/net6176                                             0.0017
 chip_core/net7955                                             0.0017
 chip_core/soc.core.la_oe_storage[41]                          0.0017
 chip_core/net12254                                            0.0017
 chip_core/net13441                                            0.0017
 chip_core/_08552_                                             0.0017
 chip_core/net3823                                             0.0017
 chip_core/_07415_                                             0.0017
 chip_core/housekeeping/_0458_                                 0.0017
 chip_core/net5661                                             0.0017
 chip_core/soc.core.la_ien_storage[64]                         0.0017
 chip_core/mgmt_buffers.la_data_in_core[40]                    0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][7]      0.0017
 chip_core/net5014                                             0.0017
 chip_core/housekeeping/net3274                                0.0017
 chip_core/net6691                                             0.0017
 chip_core/net7414                                             0.0017
 chip_core/net6576                                             0.0017
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[15].A          0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][2]      0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][4]       0.0017
 chip_core/net4932                                             0.0017
 chip_core/net2681                                             0.0017
 chip_core/net6202                                             0.0017
 chip_core/soc.core.interface19_bank_bus_dat_r[1]              0.0017
 chip_core/housekeeping/_3085_                                 0.0017
 chip_core/net1225                                             0.0017
 chip_core/net4986                                             0.0017
 chip_core/soc.core.storage[10][7]                             0.0017
 chip_core/housekeeping/_0298_                                 0.0017
 chip_core/_08951_                                             0.0017
 chip_core/net8413                                             0.0017
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.SEL[2]   0.0017
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.SEL[2]   0.0017
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.SEL[2]        0.0017
 chip_core/net5210                                             0.0017
 chip_core/_13481_                                             0.0017
 chip_core/net5982                                             0.0017
 chip_core/_08773_                                             0.0017
 chip_core/housekeeping/_0237_                                 0.0017
 chip_core/net14078                                            0.0017
 chip_core/net4299                                             0.0017
 chip_core/net4174                                             0.0017
 chip_core/net1271                                             0.0017
 chip_core/net4947                                             0.0017
 chip_core/_13852_                                             0.0017
 chip_core/net3438                                             0.0017
 chip_core/net9589                                             0.0017
 chip_core/housekeeping/_0966_                                 0.0017
 chip_core/net12586                                            0.0017
 chip_core/net5575                                             0.0017
 chip_core/net14666                                            0.0017
 chip_core/net5060                                             0.0017
 chip_core/housekeeping/net1145                                0.0017
 chip_core/housekeeping/_2242_                                 0.0017
 chip_core/_08750_                                             0.0017
 chip_core/_11614_                                             0.0017
 chip_core/net6282                                             0.0017
 chip_core/_13582_                                             0.0017
 chip_core/net6168                                             0.0017
 chip_core/net5593                                             0.0017
 chip_core/net12807                                            0.0017
 chip_core/housekeeping/_2870_                                 0.0017
 chip_core/net11891                                            0.0017
 chip_core/_00323_                                             0.0017
 chip_core/net1914                                             0.0017
 chip_core/_03702_                                             0.0017
 chip_core/net11202                                            0.0017
 chip_core/net11654                                            0.0017
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][3]   0.0017
 chip_core/housekeeping/gpio_configure[24][5]                  0.0017
 chip_core/net14806                                            0.0017
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[26]   0.0017
 chip_core/net12237                                            0.0017
 chip_core/net5382                                             0.0017
 chip_core/net2402                                             0.0017
 chip_core/_08948_                                             0.0017
 chip_core/net1095                                             0.0017
 chip_core/net6661                                             0.0017
 chip_core/housekeeping/net1016                                0.0017
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][20]     0.0017
 chip_core/net8762                                             0.0017
 chip_core/net9652                                             0.0017
 chip_core/_14466_                                             0.0017
 chip_core/_10679_                                             0.0017
 chip_core/net13081                                            0.0017
 chip_core/mgmt_buffers.la_oenb_core[38]                       0.0017
 chip_core/net9590                                             0.0017
 chip_core/_03507_                                             0.0017
 chip_core/soc.core.interface3_bank_bus_dat_r[3]               0.0017
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][25]   0.0017
 chip_core/mprj/mprj/net467                                    0.0017
 chip_core/housekeeping/net1001                                0.0017
 chip_core/net4625                                             0.0017
 chip_core/net5829                                             0.0017
 chip_core/net2611                                             0.0017
 chip_core/net982                                              0.0017
 chip_core/housekeeping/_2686_                                 0.0017
 chip_core/housekeeping/net591                                 0.0017
 chip_core/mprj/mprj/net1138                                   0.0017
 chip_core/net13689                                            0.0017
 chip_core/net1374                                             0.0017
 chip_core/net14880                                            0.0017
 chip_core/net1938                                             0.0017
 chip_core/_07417_                                             0.0017
 chip_core/net12649                                            0.0017
 chip_core/_03964_                                             0.0017
 chip_core/net6199                                             0.0017
 chip_core/_08827_                                             0.0017
 chip_core/_13236_                                             0.0017
 chip_core/net11861                                            0.0017
 chip_core/net1224                                             0.0017
 chip_core/net980                                              0.0017
 chip_core/net12259                                            0.0017
 chip_core/net8440                                             0.0017
 chip_core/soc.core.mgmtsoc_value_status[10]                   0.0017
 chip_core/net6926                                             0.0017
 chip_core/net3896                                             0.0017
 chip_core/_03142_                                             0.0017
 chip_core/housekeeping/net1215                                0.0017
 chip_core/housekeeping/_2562_                                 0.0017
 chip_core/_10493_                                             0.0017
 chip_core/housekeeping/_0003_                                 0.0016
 chip_core/net4081                                             0.0016
 chip_core/_11513_                                             0.0016
 chip_core/net12596                                            0.0016
 chip_core/net5511                                             0.0016
 chip_core/net7152                                             0.0016
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]   0.0016
 chip_core/net12587                                            0.0016
 chip_core/mgmt_buffers.la_data_in_mprj_bar[4]                 0.0016
 chip_core/net8001                                             0.0016
 chip_core/net6791                                             0.0016
 chip_core/housekeeping/_0308_                                 0.0016
 chip_core/_12237_                                             0.0016
 chip_core/net8142                                             0.0016
 chip_core/net4465                                             0.0016
 chip_core/net5790                                             0.0016
 chip_core/soc.core.multiregimpl45_regs0                       0.0016
 chip_core/gpio_control_in_1a[4].shift_register[4]             0.0016
 chip_core/housekeeping/net124                                 0.0016
 chip_core/mprj/mprj/net168                                    0.0016
 chip_core/housekeeping/_0547_                                 0.0016
 chip_core/_03125_                                             0.0016
 chip_core/soc.core.multiregimpl77_regs1                       0.0016
 chip_core/mprj/mprj/net1047                                   0.0016
 chip_core/housekeeping/_2243_                                 0.0016
 chip_core/net11606                                            0.0016
 chip_core/housekeeping/net1488                                0.0016
 chip_core/housekeeping/net367                                 0.0016
 chip_core/housekeeping/net2263                                0.0016
 chip_core/_13416_                                             0.0016
 chip_core/_13552_                                             0.0016
 chip_core/net1194                                             0.0016
 chip_core/net8216                                             0.0016
 chip_core/housekeeping/_2909_                                 0.0016
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[22]   0.0016
 chip_core/_13874_                                             0.0016
 chip_core/net4423                                             0.0016
 chip_core/net7864                                             0.0016
 chip_core/soc.core.multiregimpl0_regs0                        0.0016
 chip_core/mprj/mprj/net682                                    0.0016
 chip_core/net995                                              0.0016
 chip_core/housekeeping/net2252                                0.0016
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[24]   0.0016
 chip_core/soc.core.mgmtsoc_vexriscv_transfer_complete         0.0016
 chip_core/_02916_                                             0.0016
 chip_core/_14493_                                             0.0016
 chip_core/net1815                                             0.0016
 chip_core/mprj/mprj/net719                                    0.0016
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[8]     0.0016
 chip_core/net6324                                             0.0016
 chip_core/housekeeping/_3133_                                 0.0016
 chip_core/net14756                                            0.0016
 chip_core/soc.core.la_ien_storage[76]                         0.0016
 chip_core/_01400_                                             0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][23]     0.0016
 chip_core/_09747_                                             0.0016
 chip_core/housekeeping/_2466_                                 0.0016
 chip_core/soc.core.uart_rx_fifo_level0[1]                     0.0016
 chip_core/housekeeping/net1377                                0.0016
 chip_core/net5556                                             0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][10]     0.0016
 chip_core/net1603                                             0.0016
 chip_core/housekeeping/_1602_                                 0.0016
 chip_core/housekeeping/gpio_configure[15][10]                 0.0016
 chip_core/soc.core.mgmtsoc_value_status[25]                   0.0016
 chip_core/housekeeping/net285                                 0.0016
 chip_core/net7957                                             0.0016
 chip_core/net13215                                            0.0016
 chip_core/net7316                                             0.0016
 chip_core/housekeeping/net1583                                0.0016
 chip_core/net5711                                             0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][1]      0.0016
 chip_core/housekeeping/_2032_                                 0.0016
 chip_core/_07601_                                             0.0016
 chip_core/soc.core.storage[6][5]                              0.0016
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[17]   0.0016
 chip_core/housekeeping/net2818                                0.0016
 chip_core/housekeeping/_1524_                                 0.0016
 chip_core/_03541_                                             0.0016
 chip_core/net7852                                             0.0016
 chip_core/net9025                                             0.0016
 chip_core/_12360_                                             0.0016
 chip_core/housekeeping/_2631_                                 0.0016
 chip_core/net4886                                             0.0016
 chip_core/net12115                                            0.0016
 chip_core/_13898_                                             0.0016
 chip_core/_07002_                                             0.0016
 chip_core/_14473_                                             0.0016
 chip_core/_09183_                                             0.0016
 chip_core/net14921                                            0.0016
 chip_core/net11995                                            0.0016
 chip_core/_14313_                                             0.0016
 chip_core/housekeeping/_1402_                                 0.0016
 chip_core/_13986_                                             0.0016
 chip_core/net969                                              0.0016
 chip_core/_13484_                                             0.0016
 chip_core/net12206                                            0.0016
 chip_core/net6968                                             0.0016
 chip_core/net8025                                             0.0016
 chip_core/net12183                                            0.0016
 chip_core/net2386                                             0.0016
 chip_core/net14225                                            0.0016
 chip_core/_09608_                                             0.0016
 chip_core/_10104_                                             0.0016
 chip_core/_04175_                                             0.0016
 chip_core/net1351                                             0.0016
 chip_core/net14275                                            0.0016
 chip_core/net1912                                             0.0016
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[8]           0.0016
 chip_core/_07736_                                             0.0016
 chip_core/soc.core.uart_phy_tx_phase[29]                      0.0016
 chip_core/net1468                                             0.0016
 chip_core/net13831                                            0.0016
 chip_core/_11403_                                             0.0016
 chip_core/mgmt_buffers.mprj_dat_i_user[0]                     0.0016
 chip_core/net12250                                            0.0016
 chip_core/net5953                                             0.0016
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[6]   0.0016
 chip_core/housekeeping/mgmt_gpio_data_buf[22]                 0.0016
 chip_core/_15259_                                             0.0016
 chip_core/net8037                                             0.0016
 chip_core/housekeeping/_2041_                                 0.0016
 chip_core/housekeeping/serial_data_staging_1[12]              0.0016
 chip_core/_09533_                                             0.0016
 chip_core/housekeeping/_1460_                                 0.0016
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[22]   0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][1]      0.0016
 chip_core/housekeeping/net107                                 0.0016
 chip_core/_01571_                                             0.0016
 chip_core/housekeeping/mgmt_gpio_data_buf[19]                 0.0016
 chip_core/_15462_                                             0.0016
 chip_core/net7914                                             0.0016
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][20]   0.0016
 chip_core/net3812                                             0.0016
 chip_core/net5535                                             0.0016
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[8]   0.0016
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[8]   0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][16]     0.0016
 chip_core/net7288                                             0.0016
 chip_core/housekeeping/serial_xfer                            0.0016
 chip_core/housekeeping/_2324_                                 0.0016
 chip_core/housekeeping/net2780                                0.0016
 chip_core/soc.core.uart_rx_fifo_produce[2]                    0.0016
 chip_core/net4119                                             0.0016
 chip_core/soc.core.mgmtsoc_value[18]                          0.0016
 chip_core/housekeeping/_2150_                                 0.0016
 chip_core/net6555                                             0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][24]     0.0016
 chip_core/_14044_                                             0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][3]       0.0016
 chip_core/soc.core.hk_dat_i[23]                               0.0016
 chip_core/_14416_                                             0.0016
 chip_core/housekeeping/_0723_                                 0.0016
 chip_core/housekeeping/net3228                                0.0016
 chip_core/net7929                                             0.0016
 chip_core/net6489                                             0.0016
 chip_core/net1185                                             0.0016
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[1]         0.0016
 chip_core/_12642_                                             0.0016
 chip_core/net6875                                             0.0016
 chip_core/_11458_                                             0.0016
 chip_core/net5938                                             0.0016
 chip_core/_12739_                                             0.0016
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[0]   0.0016
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[0]         0.0016
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[0]   0.0016
 chip_core/_12107_                                             0.0016
 chip_core/soc.core.interface11_bank_bus_dat_r[2]              0.0016
 chip_core/housekeeping/net978                                 0.0016
 chip_core/_04897_                                             0.0016
 chip_core/_09368_                                             0.0016
 chip_core/net6695                                             0.0016
 chip_core/net9203                                             0.0016
 chip_core/housekeeping/_2775_                                 0.0016
 chip_core/net1508                                             0.0016
 chip_core/net6158                                             0.0016
 chip_core/housekeeping/net550                                 0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][13]     0.0016
 chip_core/_02831_                                             0.0016
 chip_core/net6696                                             0.0016
 chip_core/housekeeping/_2469_                                 0.0016
 chip_core/_10940_                                             0.0016
 chip_core/_14122_                                             0.0016
 chip_core/_08584_                                             0.0016
 chip_core/net15029                                            0.0016
 chip_core/net8046                                             0.0016
 chip_core/_12730_                                             0.0016
 chip_core/net4532                                             0.0016
 chip_core/soc.core.interface6_bank_bus_dat_r[18]              0.0016
 chip_core/_12236_                                             0.0016
 chip_core/net6069                                             0.0016
 chip_core/net6087                                             0.0016
 chip_core/_13326_                                             0.0016
 chip_core/net4620                                             0.0016
 chip_core/_14236_                                             0.0016
 chip_core/net9299                                             0.0016
 chip_core/_13182_                                             0.0016
 chip_core/_13719_                                             0.0016
 chip_core/net12441                                            0.0016
 chip_core/_01546_                                             0.0016
 chip_core/net4178                                             0.0016
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[7]        0.0016
 chip_core/net7637                                             0.0016
 chip_core/net9478                                             0.0016
 chip_core/net8411                                             0.0016
 chip_core/soc.core.gpioin1_gpioin1_in_pads_n_d                0.0016
 chip_core/housekeeping/_0792_                                 0.0016
 chip_core/net11480                                            0.0016
 chip_core/net7754                                             0.0016
 chip_core/_11676_                                             0.0016
 chip_core/net11330                                            0.0016
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[1]   0.0016
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[1]         0.0016
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[1]   0.0016
 chip_core/net8065                                             0.0016
 chip_core/_09622_                                             0.0016
 chip_core/housekeeping/_0578_                                 0.0016
 chip_core/net11356                                            0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][4]      0.0016
 chip_core/_11014_                                             0.0016
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][20]   0.0016
 chip_core/net6536                                             0.0016
 chip_core/net6815                                             0.0016
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[12]              0.0016
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[7]   0.0016
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[7]         0.0016
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[7]   0.0016
 chip_core/mprj/mprj/net390                                    0.0016
 chip_core/net11065                                            0.0016
 chip_core/_14387_                                             0.0016
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[31]   0.0016
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][22]   0.0016
 chip_core/housekeeping/net1                                   0.0016
 chip_core/net11675                                            0.0016
 chip_core/_03400_                                             0.0016
 chip_core/housekeeping/gpio_configure[7][3]                   0.0016
 chip_core/net7490                                             0.0016
 chip_core/_13724_                                             0.0016
 chip_core/net6621                                             0.0016
 chip_core/net14874                                            0.0016
 chip_core/net6348                                             0.0016
 chip_core/net1330                                             0.0016
 chip_core/net1014                                             0.0016
 chip_core/soc.core.la_out_storage[39]                         0.0016
 chip_core/net13282                                            0.0016
 chip_core/_14496_                                             0.0016
 chip_core/_03361_                                             0.0016
 chip_core/net5947                                             0.0016
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[4]   0.0016
 chip_core/net6579                                             0.0016
 chip_core/_02867_                                             0.0016
 chip_core/soc.core.multiregimpl24_regs0                       0.0016
 chip_core/soc.core.VexRiscv.execute_CsrPlugin_csr_772         0.0016
 chip_core/_08864_                                             0.0016
 chip_core/_03530_                                             0.0016
 chip_core/net6706                                             0.0016
 chip_core/net13119                                            0.0016
 chip_core/_04907_                                             0.0016
 chip_core/housekeeping/net901                                 0.0016
 chip_core/net981                                              0.0016
 chip_core/_09376_                                             0.0016
 chip_core/mgmt_buffers.la_data_in_mprj_bar[15]                0.0016
 chip_core/net1274                                             0.0016
 chip_core/net7933                                             0.0016
 chip_core/net1884                                             0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][14]      0.0016
 chip_core/_01451_                                             0.0016
 chip_core/net5876                                             0.0016
 chip_core/housekeeping/_2091_                                 0.0016
 chip_core/housekeeping/_2976_                                 0.0016
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[3]           0.0016
 chip_core/net2480                                             0.0016
 chip_core/mprj/mprj/net6                                      0.0016
 chip_core/_12294_                                             0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][25]     0.0016
 chip_core/housekeeping/net579                                 0.0016
 chip_core/_08359_                                             0.0016
 chip_core/net4879                                             0.0016
 chip_core/_15125_                                             0.0016
 chip_core/net11809                                            0.0016
 chip_core/net1029                                             0.0016
 chip_core/net4319                                             0.0016
 chip_core/net14648                                            0.0016
 chip_core/net7519                                             0.0016
 chip_core/_13705_                                             0.0016
 chip_core/net9508                                             0.0016
 chip_core/net9434                                             0.0016
 chip_core/housekeeping/net2217                                0.0016
 chip_core/net8860                                             0.0016
 chip_core/housekeeping/_2231_                                 0.0016
 chip_core/housekeeping/_2737_                                 0.0016
 chip_core/_11331_                                             0.0016
 chip_core/net4733                                             0.0016
 chip_core/net14860                                            0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][4]       0.0016
 chip_core/housekeeping/net3457                                0.0016
 chip_core/net11393                                            0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][17]     0.0016
 chip_core/net5128                                             0.0016
 chip_core/housekeeping/net1459                                0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][5]       0.0016
 chip_core/net4956                                             0.0016
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][25]   0.0016
 chip_core/_04512_                                             0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][17]     0.0016
 chip_core/housekeeping/net1458                                0.0016
 chip_core/_15499_                                             0.0016
 chip_core/housekeeping/net871                                 0.0016
 chip_core/housekeeping/_0071_                                 0.0016
 chip_core/soc.core.mgmtsoc_litespimmap_count[1]               0.0016
 chip_core/_08846_                                             0.0016
 chip_core/net6606                                             0.0016
 chip_core/_04779_                                             0.0016
 chip_core/net3636                                             0.0016
 chip_core/housekeeping/_2863_                                 0.0016
 chip_core/housekeeping/gpio_configure[33][9]                  0.0016
 chip_core/net11345                                            0.0016
 chip_core/net3024                                             0.0016
 chip_core/housekeeping/pad_count_1[2]                         0.0016
 chip_core/housekeeping/net3147                                0.0016
 chip_core/net6054                                             0.0016
 chip_core/_10068_                                             0.0016
 chip_core/net3645                                             0.0016
 chip_core/_13528_                                             0.0016
 chip_core/_07531_                                             0.0016
 chip_core/_12761_                                             0.0016
 chip_core/_08785_                                             0.0016
 chip_core/net1228                                             0.0016
 chip_core/net15052                                            0.0016
 chip_core/net9048                                             0.0016
 chip_core/net5862                                             0.0016
 chip_core/net14594                                            0.0016
 chip_core/net8728                                             0.0016
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[27]   0.0016
 chip_core/_03351_                                             0.0016
 chip_core/_09064_                                             0.0016
 chip_core/net13120                                            0.0016
 chip_core/net10974                                            0.0016
 chip_core/soc.core.la_ien_storage[89]                         0.0016
 chip_core/housekeeping/_1903_                                 0.0016
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[26]   0.0016
 chip_core/net6317                                             0.0016
 chip_core/net8276                                             0.0016
 chip_core/net7037                                             0.0016
 chip_core/net8013                                             0.0016
 chip_core/soc.core.VexRiscv.execute_CsrPlugin_csr_834         0.0016
 chip_core/soc.core.mgmtsoc_bus_errors[8]                      0.0016
 chip_core/_12991_                                             0.0016
 chip_core/net7146                                             0.0016
 chip_core/net10841                                            0.0016
 chip_core/soc.core.storage[4][0]                              0.0016
 chip_core/net4772                                             0.0016
 chip_core/net5412                                             0.0016
 chip_core/net7254                                             0.0016
 chip_core/housekeeping/_0762_                                 0.0016
 chip_core/_01673_                                             0.0016
 chip_core/housekeeping/_2943_                                 0.0016
 chip_core/_12595_                                             0.0016
 chip_core/net8509                                             0.0016
 chip_core/net12820                                            0.0016
 chip_core/net7917                                             0.0016
 chip_core/_07810_                                             0.0016
 chip_core/_03571_                                             0.0016
 chip_core/mprj/mprj/net425                                    0.0016
 chip_core/net11833                                            0.0016
 chip_core/housekeeping/net431                                 0.0016
 chip_core/net12351                                            0.0016
 chip_core/net2197                                             0.0016
 chip_core/net1853                                             0.0016
 chip_core/housekeeping/net1479                                0.0016
 chip_core/housekeeping/gpio_configure[24][0]                  0.0016
 chip_core/_12501_                                             0.0016
 chip_core/_08815_                                             0.0016
 chip_core/net12413                                            0.0016
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][14]     0.0015
 chip_core/soc.core.interface9_bank_bus_dat_r[5]               0.0015
 chip_core/net1335                                             0.0015
 chip_core/mprj/mprj/net427                                    0.0015
 chip_core/net12355                                            0.0015
 chip_core/_08294_                                             0.0015
 chip_core/net1893                                             0.0015
 chip_core/housekeeping/net504                                 0.0015
 chip_core/housekeeping/net417                                 0.0015
 chip_core/_12027_                                             0.0015
 chip_core/housekeeping/net769                                 0.0015
 chip_core/net5564                                             0.0015
 chip_core/_08733_                                             0.0015
 chip_core/housekeeping/net330                                 0.0015
 chip_core/net5531                                             0.0015
 chip_core/housekeeping/_1581_                                 0.0015
 chip_core/_00219_                                             0.0015
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][20]   0.0015
 chip_core/net6129                                             0.0015
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid   0.0015
 chip_core/net14714                                            0.0015
 chip_core/_09902_                                             0.0015
 chip_core/mgmt_buffers.la_oenb_core[61]                       0.0015
 chip_core/_07781_                                             0.0015
 chip_core/net6258                                             0.0015
 chip_core/_11635_                                             0.0015
 chip_core/net4201                                             0.0015
 chip_core/net5402                                             0.0015
 chip_core/net710                                              0.0015
 chip_core/soc.core.la_out_storage[124]                        0.0015
 chip_core/net1547                                             0.0015
 chip_core/_08339_                                             0.0015
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[21]   0.0015
 chip_core/housekeeping/_0208_                                 0.0015
 chip_core/net1104                                             0.0015
 chip_core/net13724                                            0.0015
 chip_core/_03232_                                             0.0015
 chip_core/housekeeping/gpio_configure[22][0]                  0.0015
 chip_core/housekeeping/net842                                 0.0015
 chip_core/net6573                                             0.0015
 chip_core/net12320                                            0.0015
 chip_core/net3251                                             0.0015
 chip_core/_12393_                                             0.0015
 chip_core/housekeeping/net540                                 0.0015
 chip_core/housekeeping/net2360                                0.0015
 chip_core/housekeeping/_1221_                                 0.0015
 chip_core/_08705_                                             0.0015
 chip_core/housekeeping/_3068_                                 0.0015
 chip_core/net7080                                             0.0015
 chip_core/net7263                                             0.0015
 chip_core/_05115_                                             0.0015
 chip_core/_12074_                                             0.0015
 chip_core/net11873                                            0.0015
 chip_core/_02978_                                             0.0015
 chip_core/_09369_                                             0.0015
 chip_core/housekeeping/net1417                                0.0015
 chip_core/housekeeping/_3019_                                 0.0015
 chip_core/_11441_                                             0.0015
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][27]     0.0015
 chip_core/net5195                                             0.0015
 chip_core/housekeeping/net1921                                0.0015
 chip_core/net3960                                             0.0015
 chip_core/housekeeping/_1908_                                 0.0015
 chip_core/net13149                                            0.0015
 chip_core/net11438                                            0.0015
 chip_core/housekeeping/_0438_                                 0.0015
 chip_core/net1016                                             0.0015
 chip_core/_13507_                                             0.0015
 chip_core/net12635                                            0.0015
 chip_core/net4612                                             0.0015
 chip_core/net6605                                             0.0015
 chip_core/net13943                                            0.0015
 chip_core/net5027                                             0.0015
 chip_core/_14302_                                             0.0015
 chip_core/net12239                                            0.0015
 chip_core/housekeeping/_2327_                                 0.0015
 chip_core/net5515                                             0.0015
 chip_core/soc.core.la_ien_storage[79]                         0.0015
 chip_core/_13248_                                             0.0015
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][25]      0.0015
 chip_core/net11896                                            0.0015
 chip_core/net6260                                             0.0015
 chip_core/housekeeping/net1089                                0.0015
 chip_core/_07829_                                             0.0015
 chip_core/housekeeping/net2894                                0.0015
 chip_core/net14069                                            0.0015
 chip_core/_12789_                                             0.0015
 chip_core/_12522_                                             0.0015
 chip_core/net5931                                             0.0015
 chip_core/housekeeping/_2178_                                 0.0015
 chip_core/soc.core.la_out_storage[43]                         0.0015
 chip_core/_15534_                                             0.0015
 chip_core/_09936_                                             0.0015
 chip_core/net6693                                             0.0015
 chip_core/housekeeping/gpio_configure[10][0]                  0.0015
 chip_core/_12409_                                             0.0015
 chip_core/_15546_                                             0.0015
 chip_core/_13953_                                             0.0015
 chip_core/_13929_                                             0.0015
 chip_core/_03311_                                             0.0015
 chip_core/net13719                                            0.0015
 chip_core/soc.core.uart_rx_fifo_consume[1]                    0.0015
 chip_core/net5513                                             0.0015
 chip_core/_13524_                                             0.0015
 chip_core/net9537                                             0.0015
 chip_core/net2683                                             0.0015
 chip_core/_12193_                                             0.0015
 chip_core/net13658                                            0.0015
 chip_core/soc.core.hk_dat_i[0]                                0.0015
 chip_core/net13526                                            0.0015
 chip_core/housekeeping/_1605_                                 0.0015
 chip_core/housekeeping/_1516_                                 0.0015
 chip_core/net11759                                            0.0015
 chip_core/net3004                                             0.0015
 chip_core/net5242                                             0.0015
 chip_core/net11364                                            0.0015
 chip_core/_10663_                                             0.0015
 chip_core/_07636_                                             0.0015
 chip_core/net7544                                             0.0015
 chip_core/net9052                                             0.0015
 chip_core/soc.core.dbg_uart_data[15]                          0.0015
 chip_core/_08079_                                             0.0015
 chip_core/housekeeping/_2649_                                 0.0015
 chip_core/net1160                                             0.0015
 chip_core/housekeeping/_2713_                                 0.0015
 chip_core/net6680                                             0.0015
 chip_core/net4322                                             0.0015
 chip_core/mprj/mprj/net666                                    0.0015
 chip_core/net10391                                            0.0015
 chip_core/net6491                                             0.0015
 chip_core/housekeeping/gpio_configure[11][12]                 0.0015
 chip_core/_04858_                                             0.0015
 chip_core/_09436_                                             0.0015
 chip_core/net8315                                             0.0015
 chip_core/_08171_                                             0.0015
 chip_core/net14615                                            0.0015
 chip_core/_14062_                                             0.0015
 chip_core/net14867                                            0.0015
 chip_core/net11784                                            0.0015
 chip_core/net4383                                             0.0015
 chip_core/housekeeping/_0804_                                 0.0015
 chip_core/housekeeping/_2239_                                 0.0015
 chip_core/_09168_                                             0.0015
 chip_core/_12832_                                             0.0015
 chip_core/_15060_                                             0.0015
 chip_core/net13905                                            0.0015
 chip_core/net14979                                            0.0015
 chip_core/soc.core.multiregimpl73_regs1                       0.0015
 chip_core/_04863_                                             0.0015
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][13]   0.0015
 chip_core/_13674_                                             0.0015
 chip_core/_12830_                                             0.0015
 chip_core/_15256_                                             0.0015
 chip_core/soc.core.dbg_uart_tx_count[2]                       0.0015
 chip_core/net2040                                             0.0015
 chip_core/net7131                                             0.0015
 chip_core/net15044                                            0.0015
 chip_core/soc.core.mgmtsoc_pending_r                          0.0015
 chip_core/_08453_                                             0.0015
 chip_core/housekeeping/_0082_                                 0.0015
 chip_core/housekeeping/net634                                 0.0015
 chip_core/net1528                                             0.0015
 chip_core/_08758_                                             0.0015
 chip_core/net1690                                             0.0015
 chip_core/_13382_                                             0.0015
 chip_core/net2052                                             0.0015
 chip_core/net4410                                             0.0015
 chip_core/_04210_                                             0.0015
 chip_core/_12191_                                             0.0015
 chip_core/housekeeping/_2471_                                 0.0015
 chip_core/net1900                                             0.0015
 chip_core/net4778                                             0.0015
 chip_core/housekeeping/_0037_                                 0.0015
 chip_core/net6409                                             0.0015
 chip_core/_15047_                                             0.0015
 chip_core/net972                                              0.0015
 chip_core/net7344                                             0.0015
 chip_core/housekeeping/net1248                                0.0015
 chip_core/net3840                                             0.0015
 chip_core/net2401                                             0.0015
 chip_core/net7332                                             0.0015
 chip_core/_12891_                                             0.0015
 chip_core/_04554_                                             0.0015
 chip_core/housekeeping/net1109                                0.0015
 chip_core/housekeeping/_2734_                                 0.0015
 chip_core/net8889                                             0.0015
 chip_core/net13646                                            0.0015
 chip_core/_07843_                                             0.0015
 chip_core/net5435                                             0.0015
 chip_core/net9447                                             0.0015
 chip_core/housekeeping/serial_data_staging_2[1]               0.0015
 chip_core/net11464                                            0.0015
 chip_core/net13573                                            0.0015
 chip_core/_03322_                                             0.0015
 chip_core/net10888                                            0.0015
 chip_core/_03523_                                             0.0015
 chip_core/_03528_                                             0.0015
 chip_core/net9213                                             0.0015
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][12]     0.0015
 chip_core/net5583                                             0.0015
 chip_core/net15011                                            0.0015
 chip_core/net9613                                             0.0015
 chip_core/net4348                                             0.0015
 chip_core/housekeeping/gpio_configure[8][7]                   0.0015
 chip_core/net1872                                             0.0015
 chip_core/housekeeping/_1931_                                 0.0015
 chip_core/net8156                                             0.0015
 chip_core/housekeeping/_2298_                                 0.0015
 chip_core/net2376                                             0.0015
 chip_core/_08904_                                             0.0015
 chip_core/net5104                                             0.0015
 chip_core/_11558_                                             0.0015
 chip_core/net5750                                             0.0015
 chip_core/net2368                                             0.0015
 chip_core/net5802                                             0.0015
 chip_core/net7647                                             0.0015
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[7]   0.0015
 chip_core/housekeeping/_2300_                                 0.0015
 chip_core/housekeeping/_1089_                                 0.0015
 chip_core/net8837                                             0.0015
 chip_core/_08975_                                             0.0015
 chip_core/net12493                                            0.0015
 chip_core/mprj/mprj/net488                                    0.0015
 chip_core/_11610_                                             0.0015
 chip_core/net6464                                             0.0015
 chip_core/gpio_control_bidir_2[2].shift_register[2]           0.0015
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[27]   0.0015
 chip_core/net8018                                             0.0015
 chip_core/_11539_                                             0.0015
 chip_core/net1198                                             0.0015
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][4]   0.0015
 chip_core/net2680                                             0.0015
 chip_core/housekeeping/net996                                 0.0015
 chip_core/soc.core.mgmtsoc_scratch_storage[17]                0.0015
 chip_core/soc.core.mgmtsoc_litespisdrphycore_cnt[3]           0.0015
 chip_core/_13470_                                             0.0015
 chip_core/housekeeping/_2566_                                 0.0015
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_len[0]   0.0015
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[10]   0.0015
 chip_core/_09489_                                             0.0015
 chip_core/net9120                                             0.0015
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][18]      0.0015
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]   0.0015
 chip_core/_09091_                                             0.0015
 chip_core/housekeeping/net903                                 0.0015
 chip_core/net4740                                             0.0015
 chip_core/_14377_                                             0.0015
 chip_core/housekeeping/net283                                 0.0015
 chip_core/net4711                                             0.0015
 chip_core/net7813                                             0.0015
 chip_core/net6521                                             0.0015
 chip_core/mprj/mprj/net1021                                   0.0015
 chip_core/net6440                                             0.0015
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][14]   0.0015
 chip_core/_15034_                                             0.0015
 chip_core/_08777_                                             0.0015
 chip_core/housekeeping/net155                                 0.0015
 chip_core/housekeeping/_0368_                                 0.0015
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][30]      0.0015
 chip_core/_13047_                                             0.0015
 chip_core/housekeeping/_0151_                                 0.0015
 chip_core/soc.core.la_ien_storage[3]                          0.0015
 chip_core/housekeeping/_2841_                                 0.0015
 chip_core/_06746_                                             0.0015
 chip_core/net5193                                             0.0015
 chip_core/_02998_                                             0.0015
 chip_core/_12058_                                             0.0015
 chip_core/net8645                                             0.0015
 chip_core/housekeeping/net1226                                0.0015
 chip_core/net9022                                             0.0015
 chip_core/_08704_                                             0.0015
 chip_core/net11252                                            0.0015
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][20]   0.0015
 chip_core/net13042                                            0.0015
 chip_core/net6431                                             0.0015
 chip_core/_05090_                                             0.0015
 chip_core/net3873                                             0.0015
 chip_core/net4479                                             0.0015
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][23]   0.0015
 chip_core/_13856_                                             0.0015
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][13]     0.0015
 chip_core/_08790_                                             0.0015
 chip_core/net14589                                            0.0015
 chip_core/housekeeping/gpio_configure[23][8]                  0.0015
 chip_core/mprj/mprj/net656                                    0.0015
 chip_core/_11998_                                             0.0015
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[24]   0.0015
 chip_core/net3471                                             0.0015
 chip_core/net6326                                             0.0015
 chip_core/net9658                                             0.0015
 chip_core/soc.core.interface6_bank_bus_dat_r[22]              0.0015
 chip_core/net5221                                             0.0015
 chip_core/_04209_                                             0.0015
 chip_core/net8868                                             0.0015
 chip_core/net8043                                             0.0015
 chip_core/net5547                                             0.0015
 chip_core/_12882_                                             0.0015
 chip_core/housekeeping/mgmt_gpio_data[33]                     0.0015
 chip_core/net4720                                             0.0015
 chip_core/net6620                                             0.0015
 chip_core/net6857                                             0.0015
 chip_core/net5660                                             0.0015
 chip_core/_00207_                                             0.0015
 chip_core/net6523                                             0.0015
 chip_core/net6623                                             0.0015
 chip_core/net1414                                             0.0015
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][4]      0.0015
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[24]        0.0015
 chip_core/_09892_                                             0.0015
 chip_core/net11693                                            0.0015
 chip_core/mgmt_buffers.la_oenb_core[45]                       0.0015
 chip_core/housekeeping/net1379                                0.0015
 chip_core/soc.core.interface9_bank_bus_dat_r[4]               0.0015
 chip_core/_14215_                                             0.0015
 chip_core/net9687                                             0.0015
 chip_core/net8027                                             0.0015
 chip_core/net9220                                             0.0015
 chip_core/net3531                                             0.0015
 chip_core/_15102_                                             0.0015
 chip_core/net8808                                             0.0015
 chip_core/net4203                                             0.0015
 chip_core/net13690                                            0.0015
 chip_core/net9663                                             0.0015
 chip_core/soc.core.multiregimpl117_regs0                      0.0015
 chip_core/net2438                                             0.0015
 chip_core/net8648                                             0.0015
 chip_core/net2347                                             0.0015
 chip_core/_09495_                                             0.0015
 chip_core/soc.core.uart_phy_rx_tick                           0.0015
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][25]      0.0015
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][12]   0.0015
 chip_core/net11517                                            0.0015
 chip_core/net9285                                             0.0015
 chip_core/housekeeping/net2514                                0.0015
 chip_core/_03500_                                             0.0015
 chip_core/net13088                                            0.0015
 chip_core/housekeeping/net1486                                0.0015
 chip_core/housekeeping/_2751_                                 0.0015
 chip_core/net8066                                             0.0015
 chip_core/net13963                                            0.0015
 chip_core/net6863                                             0.0015
 chip_core/_15356_                                             0.0015
 chip_core/_10991_                                             0.0015
 chip_core/housekeeping/net2298                                0.0015
 chip_core/_15406_                                             0.0015
 chip_core/housekeeping/net1391                                0.0015
 chip_core/_04792_                                             0.0015
 chip_core/net2371                                             0.0015
 chip_core/mprj/mprj/net344                                    0.0015
 chip_core/_08133_                                             0.0015
 chip_core/net3725                                             0.0015
 chip_core/net6985                                             0.0015
 chip_core/soc.core.sync_array_muxed                           0.0015
 chip_core/net7092                                             0.0015
 chip_core/net4209                                             0.0015
 chip_core/net14653                                            0.0015
 chip_core/net975                                              0.0015
 chip_core/_00218_                                             0.0015
 chip_core/_13266_                                             0.0015
 chip_core/net12276                                            0.0015
 chip_core/net7594                                             0.0015
 chip_core/housekeeping/net1378                                0.0015
 chip_core/housekeeping/_2541_                                 0.0015
 chip_core/net12745                                            0.0015
 chip_core/_12051_                                             0.0015
 chip_core/_10380_                                             0.0015
 chip_core/net8843                                             0.0015
 chip_core/net8206                                             0.0015
 chip_core/net10849                                            0.0015
 chip_core/housekeeping/_3058_                                 0.0015
 chip_core/net6161                                             0.0015
 chip_core/housekeeping/_3149_                                 0.0015
 chip_core/net1669                                             0.0015
 chip_core/housekeeping/net3149                                0.0015
 chip_core/_13012_                                             0.0015
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][17]   0.0014
 chip_core/net5608                                             0.0014
 chip_core/net6956                                             0.0014
 chip_core/net6426                                             0.0014
 chip_core/net8674                                             0.0014
 chip_core/_04809_                                             0.0014
 chip_core/net5514                                             0.0014
 chip_core/soc.core.storage[12][1]                             0.0014
 chip_core/net7403                                             0.0014
 chip_core/net3402                                             0.0014
 chip_core/_07696_                                             0.0014
 chip_core/_08188_                                             0.0014
 chip_core/net13826                                            0.0014
 chip_core/net3161                                             0.0014
 chip_core/_15197_                                             0.0014
 chip_core/gpio_control_in_2[15].shift_register[10]            0.0014
 chip_core/net8722                                             0.0014
 chip_core/net11487                                            0.0014
 chip_core/net5021                                             0.0014
 chip_core/_12719_                                             0.0014
 chip_core/housekeeping/gpio_configure[10][6]                  0.0014
 chip_core/net4753                                             0.0014
 chip_core/net10829                                            0.0014
 chip_core/net9115                                             0.0014
 chip_core/net10762                                            0.0014
 chip_core/net12199                                            0.0014
 chip_core/mprj/mprj/net626                                    0.0014
 chip_core/net7502                                             0.0014
 chip_core/mprj/mprj/net973                                    0.0014
 chip_core/net5267                                             0.0014
 chip_core/_08510_                                             0.0014
 chip_core/_13468_                                             0.0014
 chip_core/net1539                                             0.0014
 chip_core/net9034                                             0.0014
 chip_core/housekeeping/net3106                                0.0014
 chip_core/_06974_                                             0.0014
 chip_core/_10971_                                             0.0014
 chip_core/net11015                                            0.0014
 chip_core/net1543                                             0.0014
 chip_core/net6770                                             0.0014
 chip_core/_13093_                                             0.0014
 chip_core/net7897                                             0.0014
 chip_core/net11850                                            0.0014
 chip_core/net5173                                             0.0014
 chip_core/_09427_                                             0.0014
 chip_core/net7869                                             0.0014
 chip_core/net11192                                            0.0014
 chip_core/net5351                                             0.0014
 chip_core/housekeeping/_0272_                                 0.0014
 chip_core/soc.core.dbg_uart_tx_tick                           0.0014
 chip_core/net9174                                             0.0014
 chip_core/housekeeping/net2643                                0.0014
 chip_core/net9150                                             0.0014
 chip_core/_04138_                                             0.0014
 chip_core/net6010                                             0.0014
 chip_core/net11979                                            0.0014
 chip_core/net5695                                             0.0014
 chip_core/net5106                                             0.0014
 chip_core/net14047                                            0.0014
 chip_core/_04418_                                             0.0014
 chip_core/net8261                                             0.0014
 chip_core/net5880                                             0.0014
 chip_core/housekeeping/net772                                 0.0014
 chip_core/net5509                                             0.0014
 chip_core/soc.core.uart_phy_rx_phase[17]                      0.0014
 chip_core/gpio_control_in_1[9].shift_register[0]              0.0014
 chip_core/_03940_                                             0.0014
 chip_core/housekeeping/_2742_                                 0.0014
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[24]   0.0014
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][20]      0.0014
 chip_core/net10734                                            0.0014
 chip_core/net4432                                             0.0014
 chip_core/net7149                                             0.0014
 chip_core/housekeeping/net518                                 0.0014
 chip_core/_12762_                                             0.0014
 chip_core/housekeeping/_0857_                                 0.0014
 chip_core/net1569                                             0.0014
 chip_core/soc.core.dbg_uart_words_count[2]                    0.0014
 chip_core/soc.core.multiregimpl71_regs1                       0.0014
 chip_core/net7095                                             0.0014
 chip_core/_01745_                                             0.0014
 chip_core/soc.core.multiregimpl97_regs1                       0.0014
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][27]   0.0014
 chip_core/net12474                                            0.0014
 chip_core/net14430                                            0.0014
 chip_core/housekeeping/net3099                                0.0014
 chip_core/_10616_                                             0.0014
 chip_core/housekeeping/_0512_                                 0.0014
 chip_core/net9443                                             0.0014
 chip_core/net14463                                            0.0014
 chip_core/net14951                                            0.0014
 chip_core/_08829_                                             0.0014
 chip_core/_13671_                                             0.0014
 chip_core/net1245                                             0.0014
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[5]     0.0014
 chip_core/_07769_                                             0.0014
 chip_core/net14727                                            0.0014
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[4]   0.0014
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][10]     0.0014
 chip_core/net8386                                             0.0014
 chip_core/net6675                                             0.0014
 chip_core/net2388                                             0.0014
 chip_core/housekeeping/net2178                                0.0014
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[11]   0.0014
 chip_core/net6196                                             0.0014
 chip_core/housekeeping/net2951                                0.0014
 chip_core/mprj/mprj/net966                                    0.0014
 chip_core/_11409_                                             0.0014
 chip_core/net12341                                            0.0014
 chip_core/net1559                                             0.0014
 chip_core/_11659_                                             0.0014
 chip_core/housekeeping/gpio_configure[22][8]                  0.0014
 chip_core/net4044                                             0.0014
 chip_core/net1309                                             0.0014
 chip_core/_04859_                                             0.0014
 chip_core/net14091                                            0.0014
 chip_core/net3533                                             0.0014
 chip_core/net1308                                             0.0014
 chip_core/net7567                                             0.0014
 chip_core/_14573_                                             0.0014
 chip_core/soc.core.interface11_bank_bus_dat_r[4]              0.0014
 chip_core/_07832_                                             0.0014
 chip_core/_03474_                                             0.0014
 chip_core/net8378                                             0.0014
 chip_core/_07752_                                             0.0014
 chip_core/housekeeping/net281                                 0.0014
 chip_core/housekeeping/net482                                 0.0014
 chip_core/net5102                                             0.0014
 chip_core/net11317                                            0.0014
 chip_core/net5448                                             0.0014
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[9]         0.0014
 chip_core/net12492                                            0.0014
 chip_core/_11667_                                             0.0014
 chip_core/housekeeping/net732                                 0.0014
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[13]   0.0014
 chip_core/net11913                                            0.0014
 chip_core/_09612_                                             0.0014
 chip_core/soc.core.multiregimpl31_regs0                       0.0014
 chip_core/net14341                                            0.0014
 chip_core/_12538_                                             0.0014
 chip_core/housekeeping/_1290_                                 0.0014
 chip_core/net6403                                             0.0014
 chip_core/net4085                                             0.0014
 chip_core/net8984                                             0.0014
 chip_core/housekeeping/net2593                                0.0014
 chip_core/housekeeping/_2218_                                 0.0014
 chip_core/_11647_                                             0.0014
 chip_core/mprj/mprj/_094_                                     0.0014
 chip_core/_08369_                                             0.0014
 chip_core/soc.core.mgmtsoc_litespisdrphycore_clk              0.0014
 chip_core/housekeeping/gpio_configure[1][9]                   0.0014
 chip_core/housekeeping/net2097                                0.0014
 chip_core/housekeeping/_1424_                                 0.0014
 chip_core/net11887                                            0.0014
 chip_core/mprj/mprj/net579                                    0.0014
 chip_core/net6918                                             0.0014
 chip_core/housekeeping/net2665                                0.0014
 chip_core/net1106                                             0.0014
 chip_core/_07836_                                             0.0014
 chip_core/net8720                                             0.0014
 chip_core/net2378                                             0.0014
 chip_core/gpio_control_in_2[6].shift_register[10]             0.0014
 chip_core/net2529                                             0.0014
 chip_core/net4519                                             0.0014
 chip_core/housekeeping/_2426_                                 0.0014
 chip_core/net12653                                            0.0014
 chip_core/net2659                                             0.0014
 chip_core/_10949_                                             0.0014
 chip_core/soc.core.mgmtsoc_pending_re                         0.0014
 chip_core/net1490                                             0.0014
 chip_core/net11569                                            0.0014
 chip_core/net12371                                            0.0014
 chip_core/_12757_                                             0.0014
 chip_core/net4446                                             0.0014
 chip_core/_13904_                                             0.0014
 chip_core/net4828                                             0.0014
 chip_core/net12290                                            0.0014
 chip_core/_13697_                                             0.0014
 chip_core/housekeeping/_0989_                                 0.0014
 chip_core/net6685                                             0.0014
 chip_core/_13867_                                             0.0014
 chip_core/_04895_                                             0.0014
 chip_core/net11814                                            0.0014
 chip_core/housekeeping/_2477_                                 0.0014
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[10]   0.0014
 chip_core/_08629_                                             0.0014
 chip_core/soc.core.interface11_bank_bus_dat_r[1]              0.0014
 chip_core/net4120                                             0.0014
 chip_core/net9241                                             0.0014
 chip_core/net1313                                             0.0014
 chip_core/soc.core.multiregimpl19_regs0                       0.0014
 chip_core/_04531_                                             0.0014
 chip_core/_14335_                                             0.0014
 chip_core/net8569                                             0.0014
 chip_core/net1171                                             0.0014
 chip_core/_03160_                                             0.0014
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[7]   0.0014
 chip_core/housekeeping/gpio_configure[16][3]                  0.0014
 chip_core/_08862_                                             0.0014
 chip_core/housekeeping/net1562                                0.0014
 chip_core/_03545_                                             0.0014
 chip_core/net7788                                             0.0014
 chip_core/net3434                                             0.0014
 chip_core/net6237                                             0.0014
 chip_core/housekeeping/_1188_                                 0.0014
 chip_core/_03055_                                             0.0014
 chip_core/net2581                                             0.0014
 chip_core/_12875_                                             0.0014
 chip_core/housekeeping/gpio_configure[37][10]                 0.0014
 chip_core/housekeeping/net792                                 0.0014
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][23]     0.0014
 chip_core/housekeeping/_3089_                                 0.0014
 chip_core/net8623                                             0.0014
 chip_core/net4268                                             0.0014
 chip_core/net5958                                             0.0014
 chip_core/housekeeping/_0327_                                 0.0014
 chip_core/_06875_                                             0.0014
 chip_core/net3054                                             0.0014
 chip_core/_11602_                                             0.0014
 chip_core/net2669                                             0.0014
 chip_core/net6580                                             0.0014
 chip_core/_03498_                                             0.0014
 chip_core/net9417                                             0.0014
 chip_core/soc.core.uart_phy_tx_phase[20]                      0.0014
 chip_core/housekeeping/_2144_                                 0.0014
 chip_core/net5600                                             0.0014
 chip_core/net5963                                             0.0014
 chip_core/mprj/mprj/net1115                                   0.0014
 chip_core/net3922                                             0.0014
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][31]     0.0014
 chip_core/net9699                                             0.0014
 chip_core/housekeeping/_1260_                                 0.0014
 chip_core/_01689_                                             0.0014
 chip_core/_09300_                                             0.0014
 chip_core/net7009                                             0.0014
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[7]     0.0014
 chip_core/gpio_control_bidir_2[1].shift_register[5]           0.0014
 chip_core/net4580                                             0.0014
 chip_core/net13075                                            0.0014
 chip_core/net11584                                            0.0014
 chip_core/housekeeping/net1833                                0.0014
 chip_core/net14037                                            0.0014
 chip_core/_11639_                                             0.0014
 chip_core/soc.core.la_ien_storage[86]                         0.0014
 chip_core/net1449                                             0.0014
 chip_core/_14221_                                             0.0014
 chip_core/net14150                                            0.0014
 chip_core/_13267_                                             0.0014
 chip_core/_09108_                                             0.0014
 chip_core/_08583_                                             0.0014
 chip_core/net6679                                             0.0014
 chip_core/soc.core.mgmtsoc_litespimmap_storage[5]             0.0014
 chip_core/net12303                                            0.0014
 chip_core/net11840                                            0.0014
 chip_core/net5586                                             0.0014
 chip_core/net1331                                             0.0014
 chip_core/net12805                                            0.0014
 chip_core/net7377                                             0.0014
 chip_core/net4339                                             0.0014
 chip_core/housekeeping/_1392_                                 0.0014
 chip_core/net2692                                             0.0014
 chip_core/net5357                                             0.0014
 chip_core/net5163                                             0.0014
 chip_core/housekeeping/mgmt_gpio_data[35]                     0.0014
 chip_core/net9103                                             0.0014
 chip_core/_07523_                                             0.0014
 chip_core/soc.core.spi_master_control_storage[1]              0.0014
 chip_core/housekeeping/net1590                                0.0014
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][5]      0.0014
 chip_core/net5178                                             0.0014
 chip_core/net11666                                            0.0014
 chip_core/_11358_                                             0.0014
 chip_core/net8959                                             0.0014
 chip_core/housekeeping/_2779_                                 0.0014
 chip_core/net7168                                             0.0014
 chip_core/net9649                                             0.0014
 chip_core/soc.core.VexRiscv.when_DebugPlugin_l260_1           0.0014
 chip_core/_10951_                                             0.0014
 chip_core/soc.core.la_out_storage[115]                        0.0014
 chip_core/_11878_                                             0.0014
 chip_core/_14879_                                             0.0014
 chip_core/housekeeping/net1294                                0.0014
 chip_core/housekeeping/_1885_                                 0.0014
 chip_core/housekeeping/_0300_                                 0.0014
 chip_core/soc.core.interface9_bank_bus_dat_r[7]               0.0014
 chip_core/net7347                                             0.0014
 chip_core/_13332_                                             0.0014
 chip_core/_12116_                                             0.0014
 chip_core/housekeeping/net516                                 0.0014
 chip_core/net2332                                             0.0014
 chip_core/mgmt_buffers.la_data_in_enable[15]                  0.0014
 chip_core/_13087_                                             0.0014
 chip_core/net13461                                            0.0014
 chip_core/_09730_                                             0.0014
 chip_core/soc.core.uart_phy_tx_data[2]                        0.0014
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][28]     0.0014
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][6]      0.0014
 chip_core/_01839_                                             0.0014
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[26]   0.0014
 chip_core/net12078                                            0.0014
 chip_core/net1071                                             0.0014
 chip_core/net2195                                             0.0014
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[19]   0.0014
 chip_core/housekeeping/net724                                 0.0014
 chip_core/net12135                                            0.0014
 chip_core/net1324                                             0.0014
 chip_core/net2482                                             0.0014
 chip_core/_03287_                                             0.0014
 chip_core/net3452                                             0.0014
 chip_core/_07787_                                             0.0014
 chip_core/net13211                                            0.0014
 chip_core/net4419                                             0.0014
 chip_core/net7085                                             0.0014
 chip_core/_12242_                                             0.0014
 chip_core/net1710                                             0.0014
 chip_core/_12996_                                             0.0014
 chip_core/net5522                                             0.0014
 chip_core/net6229                                             0.0014
 chip_core/_03517_                                             0.0014
 chip_core/net7801                                             0.0014
 chip_core/_12321_                                             0.0014
 chip_core/housekeeping/_1263_                                 0.0014
 chip_core/net11221                                            0.0014
 chip_core/_02936_                                             0.0014
 chip_core/net11352                                            0.0014
 chip_core/_07005_                                             0.0014
 chip_core/net5799                                             0.0014
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[23]               0.0014
 chip_core/net11359                                            0.0014
 chip_core/net3334                                             0.0014
 chip_core/net4977                                             0.0014
 chip_core/_15041_                                             0.0014
 chip_core/net11628                                            0.0014
 chip_core/gpio_control_in_1a[5].shift_register[2]             0.0014
 chip_core/net13530                                            0.0014
 chip_core/_15168_                                             0.0014
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[21]               0.0014
 chip_core/net1608                                             0.0014
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][11]   0.0014
 chip_core/_13340_                                             0.0014
 chip_core/net11945                                            0.0014
 chip_core/net6745                                             0.0014
 chip_core/net14635                                            0.0014
 chip_core/net5110                                             0.0014
 chip_core/_02841_                                             0.0014
 chip_core/net14550                                            0.0014
 chip_core/mprj/mprj/net544                                    0.0014
 chip_core/housekeeping/gpio_configure[10][3]                  0.0014
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][18]     0.0014
 chip_core/housekeeping/_1933_                                 0.0014
 chip_core/_11559_                                             0.0014
 chip_core/_11662_                                             0.0014
 chip_core/soc.core.mgmtsoc_litespimmap_storage[1]             0.0014
 chip_core/housekeeping/_3101_                                 0.0014
 chip_core/net14003                                            0.0014
 chip_core/net7157                                             0.0014
 chip_core/mprj/mprj/net516                                    0.0014
 chip_core/_14926_                                             0.0014
 chip_core/net14919                                            0.0014
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][26]      0.0014
 chip_core/net8348                                             0.0014
 chip_core/net9367                                             0.0014
 chip_core/net14797                                            0.0014
 chip_core/net7977                                             0.0014
 chip_core/_01547_                                             0.0014
 chip_core/net6889                                             0.0014
 chip_core/_15180_                                             0.0014
 chip_core/soc.core.storage_1[0][4]                            0.0013
 chip_core/housekeeping/_2970_                                 0.0013
 chip_core/net8082                                             0.0013
 chip_core/net7830                                             0.0013
 chip_core/net1891                                             0.0013
 chip_core/_08761_                                             0.0013
 chip_core/net6385                                             0.0013
 chip_core/net5559                                             0.0013
 chip_core/net1249                                             0.0013
 chip_core/_13798_                                             0.0013
 chip_core/_03563_                                             0.0013
 chip_core/_07825_                                             0.0013
 chip_core/_13291_                                             0.0013
 chip_core/_13187_                                             0.0013
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[26]         0.0013
 chip_core/soc.core.multiregimpl121_regs0                      0.0013
 chip_core/housekeeping/net982                                 0.0013
 chip_core/net6250                                             0.0013
 chip_core/net8716                                             0.0013
 chip_core/net2340                                             0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][7]      0.0013
 chip_core/net7466                                             0.0013
 chip_core/net8673                                             0.0013
 chip_core/housekeeping/net2551                                0.0013
 chip_core/housekeeping/net2587                                0.0013
 chip_core/housekeeping/_0556_                                 0.0013
 chip_core/_13786_                                             0.0013
 chip_core/net5698                                             0.0013
 chip_core/net4955                                             0.0013
 chip_core/housekeeping/net1489                                0.0013
 chip_core/net6223                                             0.0013
 chip_core/net8875                                             0.0013
 chip_core/net2574                                             0.0013
 chip_core/net8127                                             0.0013
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_valid               0.0013
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[21]   0.0013
 chip_core/housekeeping/gpio_configure[16][1]                  0.0013
 chip_core/net1114                                             0.0013
 chip_core/net5631                                             0.0013
 chip_core/soc.core.VexRiscv.lastStagePc[24]                   0.0013
 chip_core/_03462_                                             0.0013
 chip_core/_04243_                                             0.0013
 chip_core/housekeeping/_3070_                                 0.0013
 chip_core/net14563                                            0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][5]      0.0013
 chip_core/housekeeping/hkspi.addr[6]                          0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][1]       0.0013
 chip_core/net5488                                             0.0013
 chip_core/_09441_                                             0.0013
 chip_core/housekeeping/_3129_                                 0.0013
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][19]   0.0013
 chip_core/housekeeping/gpio_configure[11][0]                  0.0013
 chip_core/housekeeping/gpio_configure[37][12]                 0.0013
 chip_core/net13535                                            0.0013
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[23]   0.0013
 chip_core/net13531                                            0.0013
 chip_core/net1850                                             0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][1]      0.0013
 chip_core/housekeeping/_0307_                                 0.0013
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[7]   0.0013
 chip_core/net11616                                            0.0013
 chip_core/net11423                                            0.0013
 chip_core/net1474                                             0.0013
 chip_core/net5735                                             0.0013
 chip_core/_03010_                                             0.0013
 chip_core/housekeeping/_2989_                                 0.0013
 chip_core/soc.core.uart_rx_fifo_readable                      0.0013
 chip_core/_07741_                                             0.0013
 chip_core/_03519_                                             0.0013
 chip_core/_04076_                                             0.0013
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][10]   0.0013
 chip_core/_09224_                                             0.0013
 chip_core/soc.core.interface10_bank_bus_dat_r[10]             0.0013
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[17]   0.0013
 chip_core/_00208_                                             0.0013
 chip_core/housekeeping/gpio_configure[21][7]                  0.0013
 chip_core/net12522                                            0.0013
 chip_core/net11311                                            0.0013
 chip_core/mgmt_buffers.la_data_in_core[41]                    0.0013
 chip_core/housekeeping/net909                                 0.0013
 chip_core/soc.core.hk_dat_i[6]                                0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][20]     0.0013
 chip_core/net5967                                             0.0013
 chip_core/net1380                                             0.0013
 chip_core/_08648_                                             0.0013
 chip_core/net2334                                             0.0013
 chip_core/net4674                                             0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][16]     0.0013
 chip_core/net5350                                             0.0013
 chip_core/_13124_                                             0.0013
 chip_core/net13286                                            0.0013
 chip_core/housekeeping/_1306_                                 0.0013
 chip_core/soc.core.mgmtsoc_value[17]                          0.0013
 chip_core/net6074                                             0.0013
 chip_core/soc.core.la_ien_storage[95]                         0.0013
 chip_core/housekeeping/net763                                 0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][29]     0.0013
 chip_core/_04541_                                             0.0013
 chip_core/net9579                                             0.0013
 chip_core/housekeeping/net1869                                0.0013
 chip_core/net2712                                             0.0013
 chip_core/net11433                                            0.0013
 chip_core/_12332_                                             0.0013
 chip_core/net9321                                             0.0013
 chip_core/_14912_                                             0.0013
 chip_core/net3000                                             0.0013
 chip_core/net6951                                             0.0013
 chip_core/_08757_                                             0.0013
 chip_core/soc.core.VexRiscv.execute_arbitration_isValid       0.0013
 chip_core/net2689                                             0.0013
 chip_core/net6533                                             0.0013
 chip_core/_11017_                                             0.0013
 chip_core/net1012                                             0.0013
 chip_core/housekeeping/net1164                                0.0013
 chip_core/housekeeping/gpio_configure[31][0]                  0.0013
 chip_core/housekeeping/_1481_                                 0.0013
 chip_core/net8326                                             0.0013
 chip_core/net12676                                            0.0013
 chip_core/housekeeping/_2460_                                 0.0013
 chip_core/net2387                                             0.0013
 chip_core/_14241_                                             0.0013
 chip_core/_15366_                                             0.0013
 chip_core/soc.core.flash_cs_n                                 0.0013
 chip_core/_14058_                                             0.0013
 chip_core/_12925_                                             0.0013
 chip_core/net5969                                             0.0013
 chip_core/net3901                                             0.0013
 chip_core/housekeeping/_2362_                                 0.0013
 chip_core/net1704                                             0.0013
 chip_core/net4114                                             0.0013
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[22]              0.0013
 chip_core/net9419                                             0.0013
 chip_core/_12745_                                             0.0013
 chip_core/net9308                                             0.0013
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][29]   0.0013
 chip_core/net7627                                             0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][6]      0.0013
 chip_core/_13128_                                             0.0013
 chip_core/net11723                                            0.0013
 chip_core/net13723                                            0.0013
 chip_core/_07349_                                             0.0013
 chip_core/mprj/mprj/net924                                    0.0013
 chip_core/_11060_                                             0.0013
 chip_core/_14492_                                             0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][18]     0.0013
 chip_core/net3737                                             0.0013
 chip_core/net14633                                            0.0013
 chip_core/mprj/mprj/net1088                                   0.0013
 chip_core/soc.core.dbg_uart_cmd[0]                            0.0013
 chip_core/_12861_                                             0.0013
 chip_core/net11244                                            0.0013
 chip_core/net14775                                            0.0013
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[20]          0.0013
 chip_core/_04832_                                             0.0013
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[1]   0.0013
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[1]   0.0013
 chip_core/housekeeping/_1269_                                 0.0013
 chip_core/_03314_                                             0.0013
 chip_core/net7628                                             0.0013
 chip_core/net4516                                             0.0013
 chip_core/net6858                                             0.0013
 chip_core/net8848                                             0.0013
 chip_core/_03760_                                             0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][26]     0.0013
 chip_core/housekeeping/_1406_                                 0.0013
 chip_core/net1334                                             0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][2]      0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][26]      0.0013
 chip_core/_08745_                                             0.0013
 chip_core/_09100_                                             0.0013
 chip_core/net1735                                             0.0013
 chip_core/net6624                                             0.0013
 chip_core/net12267                                            0.0013
 chip_core/net4031                                             0.0013
 chip_core/housekeeping/_3065_                                 0.0013
 chip_core/housekeeping/net1494                                0.0013
 chip_core/net13558                                            0.0013
 chip_core/net1275                                             0.0013
 chip_core/_14081_                                             0.0013
 chip_core/net8073                                             0.0013
 chip_core/housekeeping/gpio_configure[35][12]                 0.0013
 chip_core/net4677                                             0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][25]     0.0013
 chip_core/net14650                                            0.0013
 chip_core/soc.core.uart_phy_tx_count[3]                       0.0013
 chip_core/net10902                                            0.0013
 chip_core/net14983                                            0.0013
 chip_core/net1206                                             0.0013
 chip_core/net6276                                             0.0013
 chip_core/net3935                                             0.0013
 chip_core/net5810                                             0.0013
 chip_core/_12285_                                             0.0013
 chip_core/net12304                                            0.0013
 chip_core/mprj/mprj/net489                                    0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][21]     0.0013
 chip_core/_09117_                                             0.0013
 chip_core/gpio_control_in_1[10].shift_register[6]             0.0013
 chip_core/net1301                                             0.0013
 chip_core/housekeeping/_0854_                                 0.0013
 chip_core/net2354                                             0.0013
 chip_core/net11825                                            0.0013
 chip_core/net1712                                             0.0013
 chip_core/housekeeping/_0220_                                 0.0013
 chip_core/net9067                                             0.0013
 chip_core/net11722                                            0.0013
 chip_core/net5621                                             0.0013
 chip_core/net14672                                            0.0013
 chip_core/housekeeping/_1191_                                 0.0013
 chip_core/housekeeping/_0276_                                 0.0013
 chip_core/net12387                                            0.0013
 chip_core/housekeeping/_0826_                                 0.0013
 chip_core/net6593                                             0.0013
 chip_core/net7737                                             0.0013
 chip_core/net7600                                             0.0013
 chip_core/net1167                                             0.0013
 chip_core/net8792                                             0.0013
 chip_core/net6051                                             0.0013
 chip_core/_11648_                                             0.0013
 chip_core/net7953                                             0.0013
 chip_core/_14371_                                             0.0013
 chip_core/net13167                                            0.0013
 chip_core/net2638                                             0.0013
 chip_core/net7257                                             0.0013
 chip_core/net14547                                            0.0013
 chip_core/net2524                                             0.0013
 chip_core/net1701                                             0.0013
 chip_core/net5126                                             0.0013
 chip_core/housekeeping/_1161_                                 0.0013
 chip_core/housekeeping/_3093_                                 0.0013
 chip_core/_14103_                                             0.0013
 chip_core/net9242                                             0.0013
 chip_core/housekeeping/_1907_                                 0.0013
 chip_core/net9696                                             0.0013
 chip_core/soc.core.uart_enabled_storage                       0.0013
 chip_core/net11681                                            0.0013
 chip_core/net8227                                             0.0013
 chip_core/net4371                                             0.0013
 chip_core/net5988                                             0.0013
 chip_core/housekeeping/_0831_                                 0.0013
 chip_core/net2200                                             0.0013
 chip_core/net4743                                             0.0013
 chip_core/_04914_                                             0.0013
 chip_core/net1684                                             0.0013
 chip_core/mgmt_buffers.la_data_out_core[13]                   0.0013
 chip_core/housekeeping/_1336_                                 0.0013
 chip_core/net7800                                             0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][12]      0.0013
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[1]   0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][7]       0.0013
 chip_core/net2530                                             0.0013
 chip_core/net1213                                             0.0013
 chip_core/housekeeping/net2614                                0.0013
 chip_core/_03397_                                             0.0013
 chip_core/_06971_                                             0.0013
 chip_core/net6567                                             0.0013
 chip_core/net1282                                             0.0013
 chip_core/_04788_                                             0.0013
 chip_core/_03581_                                             0.0013
 chip_core/net2700                                             0.0013
 chip_core/housekeeping/_2728_                                 0.0013
 chip_core/net7020                                             0.0013
 chip_core/_03830_                                             0.0013
 chip_core/net5361                                             0.0013
 chip_core/mprj/mprj/net1003                                   0.0013
 chip_core/net7616                                             0.0013
 chip_core/net1554                                             0.0013
 chip_core/_02920_                                             0.0013
 chip_core/net6558                                             0.0013
 chip_core/housekeeping/_1558_                                 0.0013
 chip_core/net5114                                             0.0013
 chip_core/net7730                                             0.0013
 chip_core/net1418                                             0.0013
 chip_core/soc.core.multiregimpl65_regs1                       0.0013
 chip_core/net14106                                            0.0013
 chip_core/net14799                                            0.0013
 chip_core/housekeeping/_3011_                                 0.0013
 chip_core/_10065_                                             0.0013
 chip_core/net1951                                             0.0013
 chip_core/net7611                                             0.0013
 chip_core/_12396_                                             0.0013
 chip_core/_09229_                                             0.0013
 chip_core/net11854                                            0.0013
 chip_core/net6965                                             0.0013
 chip_core/net6514                                             0.0013
 chip_core/net13344                                            0.0013
 chip_core/net1725                                             0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][8]       0.0013
 chip_core/net8062                                             0.0013
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][10]   0.0013
 chip_core/net758                                              0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][25]     0.0013
 chip_core/net13751                                            0.0013
 chip_core/housekeeping/mgmt_gpio_data_buf[9]                  0.0013
 chip_core/_15073_                                             0.0013
 chip_core/soc.core.la_out_storage[62]                         0.0013
 chip_core/net5881                                             0.0013
 chip_core/_13636_                                             0.0013
 chip_core/mprj/mprj/net3                                      0.0013
 chip_core/_14213_                                             0.0013
 chip_core/housekeeping/net1326                                0.0013
 chip_core/net2427                                             0.0013
 chip_core/net12112                                            0.0013
 chip_core/net6309                                             0.0013
 chip_core/housekeeping/_1044_                                 0.0013
 chip_core/net14315                                            0.0013
 chip_core/_10967_                                             0.0013
 chip_core/net6543                                             0.0013
 chip_core/_15177_                                             0.0013
 chip_core/net1392                                             0.0013
 chip_core/net14760                                            0.0013
 chip_core/_14032_                                             0.0013
 chip_core/net13717                                            0.0013
 chip_core/net7368                                             0.0013
 chip_core/net1117                                             0.0013
 chip_core/housekeeping/net337                                 0.0013
 chip_core/housekeeping/net1765                                0.0013
 chip_core/net12517                                            0.0013
 chip_core/gpio_control_in_2[15].shift_register[11]            0.0013
 chip_core/_08578_                                             0.0013
 chip_core/net4289                                             0.0013
 chip_core/net13080                                            0.0013
 chip_core/_13776_                                             0.0013
 chip_core/net1015                                             0.0013
 chip_core/_15308_                                             0.0013
 chip_core/_14875_                                             0.0013
 chip_core/_11425_                                             0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][9]       0.0013
 chip_core/net14670                                            0.0013
 chip_core/net2397                                             0.0013
 chip_core/net6988                                             0.0013
 chip_core/soc.core.mgmtsoc_master_cs_storage                  0.0013
 chip_core/net12735                                            0.0013
 chip_core/housekeeping/_2312_                                 0.0013
 chip_core/_12229_                                             0.0013
 chip_core/_15530_                                             0.0013
 chip_core/net12047                                            0.0013
 chip_core/housekeeping/_1434_                                 0.0013
 chip_core/_01735_                                             0.0013
 chip_core/net13773                                            0.0013
 chip_core/net7357                                             0.0013
 chip_core/net8627                                             0.0013
 chip_core/net14845                                            0.0013
 chip_core/net1041                                             0.0013
 chip_core/net12806                                            0.0013
 chip_core/net5342                                             0.0013
 chip_core/net12378                                            0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][16]      0.0013
 chip_core/net1946                                             0.0013
 chip_core/net8146                                             0.0013
 chip_core/net8596                                             0.0013
 chip_core/housekeeping/_2987_                                 0.0013
 chip_core/housekeeping/_0808_                                 0.0013
 chip_core/net7166                                             0.0013
 chip_core/housekeeping/net3219                                0.0013
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]   0.0013
 chip_core/_04222_                                             0.0013
 chip_core/_11533_                                             0.0013
 chip_core/_07748_                                             0.0013
 chip_core/net13216                                            0.0013
 chip_core/housekeeping/net1014                                0.0013
 chip_core/_04798_                                             0.0013
 chip_core/gpio_control_in_1[8].shift_register[2]              0.0013
 chip_core/net6717                                             0.0013
 chip_core/net2134                                             0.0013
 chip_core/net6616                                             0.0013
 chip_core/net7937                                             0.0013
 chip_core/net12130                                            0.0013
 chip_core/_01728_                                             0.0013
 chip_core/net8282                                             0.0013
 chip_core/_09293_                                             0.0013
 chip_core/net2540                                             0.0013
 chip_core/_03068_                                             0.0013
 chip_core/net6130                                             0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][22]     0.0013
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][27]      0.0013
 chip_core/housekeeping/mgmt_gpio_data[20]                     0.0013
 chip_core/net11701                                            0.0013
 chip_core/_07459_                                             0.0013
 chip_core/net5097                                             0.0012
 chip_core/net2188                                             0.0012
 chip_core/net7978                                             0.0012
 chip_core/_14605_                                             0.0012
 chip_core/housekeeping/gpio_configure[11][3]                  0.0012
 chip_core/net1473                                             0.0012
 chip_core/net12412                                            0.0012
 chip_core/net1624                                             0.0012
 chip_core/net4157                                             0.0012
 chip_core/housekeeping/net1151                                0.0012
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[18]    0.0012
 chip_core/gpio_control_in_2[14].shift_register[7]             0.0012
 chip_core/_08013_                                             0.0012
 chip_core/net6445                                             0.0012
 chip_core/net3975                                             0.0012
 chip_core/net5406                                             0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][11]     0.0012
 chip_core/net11045                                            0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][22]     0.0012
 chip_core/net5162                                             0.0012
 chip_core/net13899                                            0.0012
 chip_core/gpio_control_in_2[12].shift_register[5]             0.0012
 chip_core/housekeeping/gpio_configure[5][6]                   0.0012
 chip_core/_09860_                                             0.0012
 chip_core/net14546                                            0.0012
 chip_core/_07533_                                             0.0012
 chip_core/net10999                                            0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][21]     0.0012
 chip_core/net5849                                             0.0012
 chip_core/mgmt_buffers.la_data_in_core[38]                    0.0012
 chip_core/net12301                                            0.0012
 chip_core/net7860                                             0.0012
 chip_core/housekeeping/net1273                                0.0012
 chip_core/_03296_                                             0.0012
 chip_core/_14456_                                             0.0012
 chip_core/net13124                                            0.0012
 chip_core/_08716_                                             0.0012
 chip_core/net6524                                             0.0012
 chip_core/_02899_                                             0.0012
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][10]   0.0012
 chip_core/net989                                              0.0012
 chip_core/_10059_                                             0.0012
 chip_core/housekeeping/net1179                                0.0012
 chip_core/housekeeping/_0460_                                 0.0012
 chip_core/net4865                                             0.0012
 chip_core/net3883                                             0.0012
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[7]   0.0012
 chip_core/net2549                                             0.0012
 chip_core/net4049                                             0.0012
 chip_core/_11615_                                             0.0012
 chip_core/net13131                                            0.0012
 chip_core/housekeeping/net622                                 0.0012
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][5]   0.0012
 chip_core/mprj/mprj/net359                                    0.0012
 chip_core/net6360                                             0.0012
 chip_core/net8906                                             0.0012
 chip_core/net8607                                             0.0012
 chip_core/net5781                                             0.0012
 chip_core/net5247                                             0.0012
 chip_core/_03136_                                             0.0012
 chip_core/net1460                                             0.0012
 chip_core/housekeeping/gpio_configure[15][6]                  0.0012
 chip_core/net7018                                             0.0012
 chip_core/_14943_                                             0.0012
 chip_core/net6439                                             0.0012
 chip_core/net5965                                             0.0012
 chip_core/net1123                                             0.0012
 chip_core/net11400                                            0.0012
 chip_core/net7465                                             0.0012
 chip_core/_03606_                                             0.0012
 chip_core/net3837                                             0.0012
 chip_core/_14100_                                             0.0012
 chip_core/net14774                                            0.0012
 chip_core/housekeeping/net678                                 0.0012
 chip_core/net6311                                             0.0012
 chip_core/_04170_                                             0.0012
 chip_core/housekeeping/_0731_                                 0.0012
 chip_core/net7107                                             0.0012
 chip_core/net12754                                            0.0012
 chip_core/housekeeping/net2385                                0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][25]     0.0012
 chip_core/_05124_                                             0.0012
 chip_core/net4433                                             0.0012
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[18]   0.0012
 chip_core/housekeeping/mgmt_gpio_data_buf[0]                  0.0012
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][17]   0.0012
 chip_core/_15221_                                             0.0012
 chip_core/net9279                                             0.0012
 chip_core/net12686                                            0.0012
 chip_core/net14694                                            0.0012
 chip_core/_12997_                                             0.0012
 chip_core/_14299_                                             0.0012
 chip_core/mprj/mprj/net1031                                   0.0012
 chip_core/housekeeping/_1519_                                 0.0012
 chip_core/net4104                                             0.0012
 chip_core/_08798_                                             0.0012
 chip_core/housekeeping/_1580_                                 0.0012
 chip_core/_03196_                                             0.0012
 chip_core/net9490                                             0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][17]     0.0012
 chip_core/_11521_                                             0.0012
 chip_core/mprj/mprj/net636                                    0.0012
 chip_core/_07812_                                             0.0012
 chip_core/net7048                                             0.0012
 chip_core/net1541                                             0.0012
 chip_core/_14976_                                             0.0012
 chip_core/net4653                                             0.0012
 chip_core/net10944                                            0.0012
 chip_core/net11005                                            0.0012
 chip_core/net8302                                             0.0012
 chip_core/net4698                                             0.0012
 chip_core/net2147                                             0.0012
 chip_core/net4008                                             0.0012
 chip_core/net11982                                            0.0012
 chip_core/net9412                                             0.0012
 chip_core/net6495                                             0.0012
 chip_core/housekeeping/_3168_                                 0.0012
 chip_core/_09942_                                             0.0012
 chip_core/net12789                                            0.0012
 chip_core/_11006_                                             0.0012
 chip_core/net9534                                             0.0012
 chip_core/net14207                                            0.0012
 chip_core/net2436                                             0.0012
 chip_core/net14410                                            0.0012
 chip_core/soc.core.mgmtsoc_litespisdrphycore_cnt[7]           0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][0]      0.0012
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[20]         0.0012
 chip_core/net2074                                             0.0012
 chip_core/housekeeping/net2132                                0.0012
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][8]   0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][31]      0.0012
 chip_core/_12491_                                             0.0012
 chip_core/_13709_                                             0.0012
 chip_core/net11604                                            0.0012
 chip_core/_07811_                                             0.0012
 chip_core/net9230                                             0.0012
 chip_core/net1098                                             0.0012
 chip_core/_08238_                                             0.0012
 chip_core/net9660                                             0.0012
 chip_core/_13419_                                             0.0012
 chip_core/_03243_                                             0.0012
 chip_core/net12726                                            0.0012
 chip_core/gpio_control_in_2[12].shift_register[11]            0.0012
 chip_core/net7034                                             0.0012
 chip_core/net12482                                            0.0012
 chip_core/net7214                                             0.0012
 chip_core/_12225_                                             0.0012
 chip_core/net5642                                             0.0012
 chip_core/net3308                                             0.0012
 chip_core/housekeeping/net623                                 0.0012
 chip_core/net5148                                             0.0012
 chip_core/net6014                                             0.0012
 chip_core/mprj/mprj/net35                                     0.0012
 chip_core/net1398                                             0.0012
 chip_core/net5391                                             0.0012
 chip_core/housekeeping/_0389_                                 0.0012
 chip_core/housekeeping/net2654                                0.0012
 chip_core/_08754_                                             0.0012
 chip_core/housekeeping/_0375_                                 0.0012
 chip_core/net6436                                             0.0012
 chip_core/net7853                                             0.0012
 chip_core/mprj/mprj/net967                                    0.0012
 chip_core/_12233_                                             0.0012
 chip_core/_14540_                                             0.0012
 chip_core/_07670_                                             0.0012
 chip_core/_13854_                                             0.0012
 chip_core/_10056_                                             0.0012
 chip_core/net14765                                            0.0012
 chip_core/net13116                                            0.0012
 chip_core/_09893_                                             0.0012
 chip_core/net7769                                             0.0012
 chip_core/gpio_control_in_2[13].shift_register[5]             0.0012
 chip_core/net8059                                             0.0012
 chip_core/net7569                                             0.0012
 chip_core/net4710                                             0.0012
 chip_core/net5948                                             0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][31]     0.0012
 chip_core/housekeeping/net1074                                0.0012
 chip_core/_09913_                                             0.0012
 chip_core/net7129                                             0.0012
 chip_core/_09544_                                             0.0012
 chip_core/net9303                                             0.0012
 chip_core/net7083                                             0.0012
 chip_core/housekeeping/_0263_                                 0.0012
 chip_core/_07776_                                             0.0012
 chip_core/housekeeping/net288                                 0.0012
 chip_core/_03147_                                             0.0012
 chip_core/housekeeping/_2857_                                 0.0012
 chip_core/net2962                                             0.0012
 chip_core/mprj/mprj/net631                                    0.0012
 chip_core/mgmt_buffers.la_data_out_core[14]                   0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][28]     0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][12]     0.0012
 chip_core/net929                                              0.0012
 chip_core/net8884                                             0.0012
 chip_core/_13265_                                             0.0012
 chip_core/net12361                                            0.0012
 chip_core/net2599                                             0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][17]      0.0012
 chip_core/housekeeping/_0421_                                 0.0012
 chip_core/mprj/mprj/net457                                    0.0012
 chip_core/net5589                                             0.0012
 chip_core/net5276                                             0.0012
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]   0.0012
 chip_core/_12640_                                             0.0012
 chip_core/housekeeping/_2137_                                 0.0012
 chip_core/_07504_                                             0.0012
 chip_core/net5059                                             0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][31]     0.0012
 chip_core/net12626                                            0.0012
 chip_core/housekeeping/_1560_                                 0.0012
 chip_core/net12741                                            0.0012
 chip_core/net6910                                             0.0012
 chip_core/net1061                                             0.0012
 chip_core/housekeeping/_0200_                                 0.0012
 chip_core/housekeeping/_3160_                                 0.0012
 chip_core/housekeeping/net983                                 0.0012
 chip_core/net7045                                             0.0012
 chip_core/housekeeping/_1137_                                 0.0012
 chip_core/housekeeping/_0657_                                 0.0012
 chip_core/net12768                                            0.0012
 chip_core/net14788                                            0.0012
 chip_core/housekeeping/net867                                 0.0012
 chip_core/_11903_                                             0.0012
 chip_core/net13028                                            0.0012
 chip_core/net12719                                            0.0012
 chip_core/housekeeping/net1315                                0.0012
 chip_core/_12765_                                             0.0012
 chip_core/net6628                                             0.0012
 chip_core/_11666_                                             0.0012
 chip_core/net9288                                             0.0012
 chip_core/net14154                                            0.0012
 chip_core/net13449                                            0.0012
 chip_core/net5318                                             0.0012
 chip_core/_08938_                                             0.0012
 chip_core/_12161_                                             0.0012
 chip_core/net13900                                            0.0012
 chip_core/_12796_                                             0.0012
 chip_core/_08927_                                             0.0012
 chip_core/net6272                                             0.0012
 chip_core/net8971                                             0.0012
 chip_core/net7433                                             0.0012
 chip_core/_13493_                                             0.0012
 chip_core/_13900_                                             0.0012
 chip_core/housekeeping/_2292_                                 0.0012
 chip_core/_08594_                                             0.0012
 chip_core/net6929                                             0.0012
 chip_core/net11261                                            0.0012
 chip_core/soc.core.uart_pending_r[1]                          0.0012
 chip_core/net4253                                             0.0012
 chip_core/net11981                                            0.0012
 chip_core/_12979_                                             0.0012
 chip_core/_12733_                                             0.0012
 chip_core/net1044                                             0.0012
 chip_core/net8804                                             0.0012
 chip_core/net12357                                            0.0012
 chip_core/_07278_                                             0.0012
 chip_core/soc.core.interface6_bank_bus_dat_r[17]              0.0012
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[7]   0.0012
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[29]         0.0012
 chip_core/net9137                                             0.0012
 chip_core/net8129                                             0.0012
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[5]     0.0012
 chip_core/net4642                                             0.0012
 chip_core/housekeeping/net1401                                0.0012
 chip_core/_03518_                                             0.0012
 chip_core/net13813                                            0.0012
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[20]   0.0012
 chip_core/housekeeping/net3366                                0.0012
 chip_core/net12691                                            0.0012
 chip_core/net1697                                             0.0012
 chip_core/housekeeping/net899                                 0.0012
 chip_core/net11639                                            0.0012
 chip_core/_12994_                                             0.0012
 chip_core/net4091                                             0.0012
 chip_core/net13010                                            0.0012
 chip_core/_07814_                                             0.0012
 chip_core/_03005_                                             0.0012
 chip_core/_13583_                                             0.0012
 chip_core/_08105_                                             0.0012
 chip_core/soc.core.dbg_uart_words_count[4]                    0.0012
 chip_core/net8170                                             0.0012
 chip_core/net12395                                            0.0012
 chip_core/net12951                                            0.0012
 chip_core/net7060                                             0.0012
 chip_core/housekeeping/_0140_                                 0.0012
 chip_core/net13635                                            0.0012
 chip_core/_14940_                                             0.0012
 chip_core/net5946                                             0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][19]      0.0012
 chip_core/_07953_                                             0.0012
 chip_core/net3226                                             0.0012
 chip_core/net10831                                            0.0012
 chip_core/_11317_                                             0.0012
 chip_core/net9216                                             0.0012
 chip_core/_15523_                                             0.0012
 chip_core/net1176                                             0.0012
 chip_core/net3608                                             0.0012
 chip_core/housekeeping/net1400                                0.0012
 chip_core/net10932                                            0.0012
 chip_core/net13248                                            0.0012
 chip_core/net13214                                            0.0012
 chip_core/net6728                                             0.0012
 chip_core/net4762                                             0.0012
 chip_core/_09510_                                             0.0012
 chip_core/housekeeping/_0002_                                 0.0012
 chip_core/_13013_                                             0.0012
 chip_core/housekeeping/mgmt_gpio_data[34]                     0.0012
 chip_core/net7055                                             0.0012
 chip_core/net4627                                             0.0012
 chip_core/net1854                                             0.0012
 chip_core/net4448                                             0.0012
 chip_core/housekeeping/_1264_                                 0.0012
 chip_core/net12972                                            0.0012
 chip_core/net7721                                             0.0012
 chip_core/net1028                                             0.0012
 chip_core/net11055                                            0.0012
 chip_core/net5544                                             0.0012
 chip_core/_09326_                                             0.0012
 chip_core/net7031                                             0.0012
 chip_core/housekeeping/net957                                 0.0012
 chip_core/net14989                                            0.0012
 chip_core/net4097                                             0.0012
 chip_core/net6617                                             0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][13]      0.0012
 chip_core/net11863                                            0.0012
 chip_core/net13170                                            0.0012
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0012
 chip_core/gpio_control_in_1[3].shift_register[10]             0.0012
 chip_core/net4308                                             0.0012
 chip_core/net970                                              0.0012
 chip_core/net5227                                             0.0012
 chip_core/housekeeping/net1052                                0.0012
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][18]   0.0012
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][27]   0.0012
 chip_core/housekeeping/_2710_                                 0.0012
 chip_core/net7547                                             0.0012
 chip_core/_11949_                                             0.0012
 chip_core/_13835_                                             0.0012
 chip_core/housekeeping/_1483_                                 0.0012
 chip_core/net8713                                             0.0012
 chip_core/net1457                                             0.0012
 chip_core/_13149_                                             0.0012
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][9]   0.0012
 chip_core/housekeeping/net2280                                0.0012
 chip_core/net2481                                             0.0012
 chip_core/net3030                                             0.0012
 chip_core/_08884_                                             0.0012
 chip_core/_13979_                                             0.0012
 chip_core/_13806_                                             0.0012
 chip_core/net6817                                             0.0012
 chip_core/net12013                                            0.0012
 chip_core/_08075_                                             0.0012
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398[1]   0.0012
 chip_core/net6149                                             0.0012
 chip_core/housekeeping/_1212_                                 0.0012
 chip_core/soc.core.multiregimpl30_regs0                       0.0012
 chip_core/housekeeping/net1012                                0.0012
 chip_core/net2575                                             0.0012
 chip_core/housekeeping/net166                                 0.0012
 chip_core/_03539_                                             0.0012
 chip_core/net4924                                             0.0012
 chip_core/net2240                                             0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][2]      0.0012
 chip_core/housekeeping/net2693                                0.0012
 chip_core/housekeeping/net329                                 0.0012
 chip_core/net3201                                             0.0012
 chip_core/gpio_control_in_2[11].shift_register[7]             0.0012
 chip_core/net13326                                            0.0012
 chip_core/net1181                                             0.0012
 chip_core/mprj/mprj/net1137                                   0.0012
 chip_core/_11872_                                             0.0012
 chip_core/_04874_                                             0.0012
 chip_core/_11993_                                             0.0012
 chip_core/_11012_                                             0.0012
 chip_core/net2377                                             0.0012
 chip_core/_12056_                                             0.0012
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][24]   0.0012
 chip_core/_13521_                                             0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][10]     0.0012
 chip_core/net3416                                             0.0012
 chip_core/net9375                                             0.0012
 chip_core/net9481                                             0.0012
 chip_core/soc.core.la_ien_storage[112]                        0.0012
 chip_core/_14065_                                             0.0012
 chip_core/_15497_                                             0.0012
 chip_core/net1526                                             0.0012
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[10]   0.0012
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][21]     0.0012
 chip_core/_09269_                                             0.0012
 chip_core/housekeeping/_0571_                                 0.0012
 chip_core/_13742_                                             0.0012
 chip_core/gpio_control_in_2[14].shift_register[9]             0.0012
 chip_core/net11518                                            0.0012
 chip_core/_13553_                                             0.0012
 chip_core/net8055                                             0.0012
 chip_core/net8564                                             0.0012
 chip_core/_08217_                                             0.0012
 chip_core/mprj/mprj/net12                                     0.0012
 chip_core/net1686                                             0.0012
 chip_core/net14345                                            0.0012
 chip_core/net9641                                             0.0011
 chip_core/_09506_                                             0.0011
 chip_core/net9677                                             0.0011
 chip_core/mgmt_buffers.la_data_out_core[11]                   0.0011
 chip_core/_11509_                                             0.0011
 chip_core/_07479_                                             0.0011
 chip_core/net8158                                             0.0011
 chip_core/housekeeping/_2214_                                 0.0011
 chip_core/net12114                                            0.0011
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[23]   0.0011
 chip_core/net5023                                             0.0011
 chip_core/housekeeping/_1563_                                 0.0011
 chip_core/housekeeping/_0561_                                 0.0011
 chip_core/net7012                                             0.0011
 chip_core/soc.core.uart_phy_rx_phase[28]                      0.0011
 chip_core/soc.core.uart_phy_tx_phase[24]                      0.0011
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][15]   0.0011
 chip_core/net1021                                             0.0011
 chip_core/_12207_                                             0.0011
 chip_core/housekeeping/_2531_                                 0.0011
 chip_core/net1022                                             0.0011
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][8]      0.0011
 chip_core/net3209                                             0.0011
 chip_core/net2614                                             0.0011
 chip_core/net2485                                             0.0011
 chip_core/net7517                                             0.0011
 chip_core/net7521                                             0.0011
 chip_core/net5257                                             0.0011
 chip_core/net7941                                             0.0011
 chip_core/net9479                                             0.0011
 chip_core/net8461                                             0.0011
 chip_core/housekeeping/_0479_                                 0.0011
 chip_core/net6833                                             0.0011
 chip_core/housekeeping/_1866_                                 0.0011
 chip_core/net12774                                            0.0011
 chip_core/net4569                                             0.0011
 chip_core/_07927_                                             0.0011
 chip_core/net13653                                            0.0011
 chip_core/_13008_                                             0.0011
 chip_core/_07684_                                             0.0011
 chip_core/housekeeping/net515                                 0.0011
 chip_core/soc.core.spi_master_loopback_storage                0.0011
 chip_core/net4377                                             0.0011
 chip_core/net5582                                             0.0011
 chip_core/housekeeping/_3003_                                 0.0011
 chip_core/housekeeping/net819                                 0.0011
 chip_core/net2407                                             0.0011
 chip_core/net5778                                             0.0011
 chip_core/housekeeping/_0466_                                 0.0011
 chip_core/_13079_                                             0.0011
 chip_core/_09199_                                             0.0011
 chip_core/net6151                                             0.0011
 chip_core/_10727_                                             0.0011
 chip_core/housekeeping/net900                                 0.0011
 chip_core/net1311                                             0.0011
 chip_core/mprj/mprj/net1022                                   0.0011
 chip_core/net9291                                             0.0011
 chip_core/net2570                                             0.0011
 chip_core/net930                                              0.0011
 chip_core/housekeeping/_1438_                                 0.0011
 chip_core/_13669_                                             0.0011
 chip_core/net12794                                            0.0011
 chip_core/soc.core.uart_phy_tx_data_rs232phy_rs232phytx_next_value2[5]   0.0011
 chip_core/net7216                                             0.0011
 chip_core/net14340                                            0.0011
 chip_core/net13108                                            0.0011
 chip_core/housekeeping/_3041_                                 0.0011
 chip_core/_08283_                                             0.0011
 chip_core/net9202                                             0.0011
 chip_core/net2471                                             0.0011
 chip_core/_07250_                                             0.0011
 chip_core/net1545                                             0.0011
 chip_core/housekeeping/net831                                 0.0011
 chip_core/net12824                                            0.0011
 chip_core/_12837_                                             0.0011
 chip_core/_10062_                                             0.0011
 chip_core/housekeeping/net2425                                0.0011
 chip_core/net1187                                             0.0011
 chip_core/soc.core.mgmtsoc_reload_storage[25]                 0.0011
 chip_core/_13272_                                             0.0011
 chip_core/net13598                                            0.0011
 chip_core/housekeeping/clknet_1_1__leaf_wbbd_sck              0.0011
 chip_core/net12177                                            0.0011
 chip_core/net5702                                             0.0011
 chip_core/_13049_                                             0.0011
 chip_core/_09960_                                             0.0011
 chip_core/_02915_                                             0.0011
 chip_core/_11517_                                             0.0011
 chip_core/_08963_                                             0.0011
 chip_core/net9045                                             0.0011
 chip_core/_10973_                                             0.0011
 chip_core/_07556_                                             0.0011
 chip_core/housekeeping/_1476_                                 0.0011
 chip_core/soc.core.uart_phy_tx_count[1]                       0.0011
 chip_core/mprj/mprj/net1082                                   0.0011
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][5]      0.0011
 chip_core/_03531_                                             0.0011
 chip_core/net8057                                             0.0011
 chip_core/net11388                                            0.0011
 chip_core/net6841                                             0.0011
 chip_core/net785                                              0.0011
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[15]   0.0011
 chip_core/soc.core.mgmtsoc_update_value_storage               0.0011
 chip_core/net13670                                            0.0011
 chip_core/net2942                                             0.0011
 chip_core/_11529_                                             0.0011
 chip_core/net14385                                            0.0011
 chip_core/housekeeping/serial_data_staging_1[5]               0.0011
 chip_core/_11534_                                             0.0011
 chip_core/net14144                                            0.0011
 chip_core/net12073                                            0.0011
 chip_core/net5084                                             0.0011
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][29]      0.0011
 chip_core/housekeeping/net1832                                0.0011
 chip_core/housekeeping/_0752_                                 0.0011
 chip_core/net6330                                             0.0011
 chip_core/net11078                                            0.0011
 chip_core/_10560_                                             0.0011
 chip_core/net11325                                            0.0011
 chip_core/net8350                                             0.0011
 chip_core/net3598                                             0.0011
 chip_core/net11776                                            0.0011
 chip_core/housekeeping/_0289_                                 0.0011
 chip_core/net5166                                             0.0011
 chip_core/net1604                                             0.0011
 chip_core/_13054_                                             0.0011
 chip_core/housekeeping/net1181                                0.0011
 chip_core/net12043                                            0.0011
 chip_core/_13306_                                             0.0011
 chip_core/_13070_                                             0.0011
 chip_core/net8679                                             0.0011
 chip_core/net13155                                            0.0011
 chip_core/net7998                                             0.0011
 chip_core/housekeeping/_2947_                                 0.0011
 chip_core/gpio_control_in_2[7].shift_register[6]              0.0011
 chip_core/housekeeping/_3115_                                 0.0011
 chip_core/net7667                                             0.0011
 chip_core/net4369                                             0.0011
 chip_core/_13477_                                             0.0011
 chip_core/net14452                                            0.0011
 chip_core/_14578_                                             0.0011
 chip_core/housekeeping/_2597_                                 0.0011
 chip_core/housekeeping/_3073_                                 0.0011
 chip_core/_11609_                                             0.0011
 chip_core/_03544_                                             0.0011
 chip_core/_08372_                                             0.0011
 chip_core/soc.core.multiregimpl20_regs0                       0.0011
 chip_core/_07803_                                             0.0011
 chip_core/_15077_                                             0.0011
 chip_core/net1349                                             0.0011
 chip_core/_14092_                                             0.0011
 chip_core/net1214                                             0.0011
 chip_core/net11992                                            0.0011
 chip_core/_11370_                                             0.0011
 chip_core/_12871_                                             0.0011
 chip_core/housekeeping/mgmt_gpio_data_buf[21]                 0.0011
 chip_core/_09374_                                             0.0011
 chip_core/net8807                                             0.0011
 chip_core/housekeeping/_0126_                                 0.0011
 chip_core/_15289_                                             0.0011
 chip_core/_14300_                                             0.0011
 chip_core/soc.core.mgmtsoc_value[23]                          0.0011
 chip_core/_08249_                                             0.0011
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][14]     0.0011
 chip_core/net12747                                            0.0011
 chip_core/_11048_                                             0.0011
 chip_core/_14015_                                             0.0011
 chip_core/net7217                                             0.0011
 chip_core/_11934_                                             0.0011
 chip_core/net6349                                             0.0011
 chip_core/net9250                                             0.0011
 chip_core/net1252                                             0.0011
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][15]     0.0011
 chip_core/_13006_                                             0.0011
 chip_core/housekeeping/_1166_                                 0.0011
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[26]        0.0011
 chip_core/_08180_                                             0.0011
 chip_core/soc.core.hk_dat_i[25]                               0.0011
 chip_core/_08548_                                             0.0011
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][14]     0.0011
 chip_core/soc.core.gpioin0_gpioin0_edge_storage               0.0011
 chip_core/net9274                                             0.0011
 chip_core/housekeeping/_2635_                                 0.0011
 chip_core/net9411                                             0.0011
 chip_core/net5910                                             0.0011
 chip_core/housekeeping/net1253                                0.0011
 chip_core/net6704                                             0.0011
 chip_core/housekeeping/_3033_                                 0.0011
 chip_core/net7938                                             0.0011
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][18]      0.0011
 chip_core/_08755_                                             0.0011
 chip_core/_00166_                                             0.0011
 chip_core/net12948                                            0.0011
 chip_core/net3379                                             0.0011
 chip_core/net12391                                            0.0011
 chip_core/housekeeping/_3099_                                 0.0011
 chip_core/net12914                                            0.0011
 chip_core/net9275                                             0.0011
 chip_core/_09391_                                             0.0011
 chip_core/net14773                                            0.0011
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][23]     0.0011
 chip_core/_13996_                                             0.0011
 chip_core/net4937                                             0.0011
 chip_core/net13077                                            0.0011
 chip_core/mprj/mprj/net944                                    0.0011
 chip_core/mprj/mprj/net2                                      0.0011
 chip_core/gpio_control_in_2[11].shift_register[1]             0.0011
 chip_core/net2083                                             0.0011
 chip_core/_08972_                                             0.0011
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][29]     0.0011
 chip_core/net2435                                             0.0011
 chip_core/housekeeping/_0599_                                 0.0011
 chip_core/_08978_                                             0.0011
 chip_core/housekeeping/_0992_                                 0.0011
 chip_core/_03327_                                             0.0011
 chip_core/net1967                                             0.0011
 chip_core/_12881_                                             0.0011
 chip_core/_14488_                                             0.0011
 chip_core/net12457                                            0.0011
 chip_core/net8279                                             0.0011
 chip_core/mprj/mprj/net757                                    0.0011
 chip_core/mgmt_buffers.la_data_in_mprj[13]                    0.0011
 chip_core/_12065_                                             0.0011
 chip_core/_07115_                                             0.0011
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][26]   0.0011
 chip_core/housekeeping/net1031                                0.0011
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.DEC0.EN   0.0011
 chip_core/net13225                                            0.0011
 chip_core/net7481                                             0.0011
 chip_core/net6885                                             0.0011
 chip_core/housekeeping/_2878_                                 0.0011
 chip_core/net1722                                             0.0011
 chip_core/net8788                                             0.0011
 chip_core/net5843                                             0.0011
 chip_core/net13540                                            0.0011
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.DEC0.EN   0.0011
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.DEC0.EN   0.0011
 chip_core/_13880_                                             0.0011
 chip_core/soc.core.dbg_uart_tx_data[1]                        0.0011
 chip_core/housekeeping/_0355_                                 0.0011
 chip_core/net14997                                            0.0011
 chip_core/housekeeping/net3194                                0.0011
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][30]   0.0011
 chip_core/housekeeping/_0069_                                 0.0011
 chip_core/_07242_                                             0.0011
 chip_core/_10961_                                             0.0011
 chip_core/soc.core.uart_phy_rx_phase[12]                      0.0011
 chip_core/_11366_                                             0.0011
 chip_core/net13377                                            0.0011
 chip_core/_13263_                                             0.0011
 chip_core/mgmt_buffers.la_data_in_mprj[14]                    0.0011
 chip_core/_07256_                                             0.0011
 chip_core/_09208_                                             0.0011
 chip_core/soc.core.dbg_uart_tx_data[6]                        0.0011
 chip_core/net8336                                             0.0011
 chip_core/_05076_                                             0.0011
 chip_core/_04864_                                             0.0011
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][21]     0.0011
 chip_core/housekeeping/wbbd_state[6]                          0.0011
 chip_core/_12324_                                             0.0011
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][8]   0.0011
 chip_core/_15451_                                             0.0011
 chip_core/net3880                                             0.0011
 chip_core/_09006_                                             0.0011
 chip_core/housekeeping/net944                                 0.0011
 chip_core/net6007                                             0.0011
 chip_core/net6763                                             0.0011
 chip_core/_14111_                                             0.0011
 chip_core/net1287                                             0.0011
 chip_core/_15172_                                             0.0011
 chip_core/_13888_                                             0.0011
 chip_core/_10992_                                             0.0011
 chip_core/gpio_control_in_2[7].shift_register[9]              0.0011
 chip_core/net7787                                             0.0011
 chip_core/net6059                                             0.0011
 chip_core/net953                                              0.0011
 chip_core/_14224_                                             0.0011
 chip_core/soc.core.mgmtsoc_value[29]                          0.0011
 chip_core/net1596                                             0.0011
 chip_core/_12330_                                             0.0011
 chip_core/housekeeping/_0232_                                 0.0011
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[6]   0.0011
 chip_core/net11917                                            0.0011
 chip_core/net997                                              0.0011
 chip_core/net12004                                            0.0011
 chip_core/_12195_                                             0.0011
 chip_core/net2610                                             0.0011
 chip_core/_13044_                                             0.0011
 chip_core/net6694                                             0.0011
 chip_core/net1092                                             0.0011
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]   0.0011
 chip_core/net6378                                             0.0011
 chip_core/housekeeping/_1599_                                 0.0011
 chip_core/housekeeping/_0456_                                 0.0011
 chip_core/housekeeping/net793                                 0.0011
 chip_core/net5873                                             0.0011
 chip_core/net5813                                             0.0011
 chip_core/net2382                                             0.0011
 chip_core/_12811_                                             0.0011
 chip_core/net14899                                            0.0011
 chip_core/net3890                                             0.0011
 chip_core/net11815                                            0.0011
 chip_core/net12907                                            0.0011
 chip_core/housekeeping/_1892_                                 0.0011
 chip_core/_13580_                                             0.0011
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][29]     0.0011
 chip_core/_11484_                                             0.0011
 chip_core/net13384                                            0.0011
 chip_core/_13965_                                             0.0011
 chip_core/_15024_                                             0.0011
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][29]     0.0011
 chip_core/gpio_control_in_1a[2].shift_register[8]             0.0011
 chip_core/_14089_                                             0.0011
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[25]          0.0011
 chip_core/net12020                                            0.0011
 chip_core/_11528_                                             0.0011
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][23]   0.0011
 chip_core/net2507                                             0.0011
 chip_core/soc.core.storage_1[4][7]                            0.0011
 chip_core/soc.core.count[9]                                   0.0011
 chip_core/housekeeping/_1584_                                 0.0011
 chip_core/net8772                                             0.0011
 chip_core/_03782_                                             0.0011
 chip_core/net7169                                             0.0011
 chip_core/gpio_control_in_1[10].shift_register[2]             0.0011
 chip_core/net11166                                            0.0011
 chip_core/soc.core.interface0_bank_bus_dat_r[16]              0.0010
 chip_core/net7099                                             0.0010
 chip_core/_13877_                                             0.0010
 chip_core/housekeeping/net139                                 0.0010
 chip_core/_13112_                                             0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][13]     0.0010
 chip_core/net5317                                             0.0010
 chip_core/net14379                                            0.0010
 chip_core/net14982                                            0.0010
 chip_core/housekeeping/_3125_                                 0.0010
 chip_core/net7317                                             0.0010
 chip_core/housekeeping/_1175_                                 0.0010
 chip_core/soc.core.uart_phy_rx_phase[13]                      0.0010
 chip_core/mprj/mprj/net450                                    0.0010
 chip_core/net5614                                             0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][19]     0.0010
 chip_core/_09192_                                             0.0010
 chip_core/_08875_                                             0.0010
 chip_core/_04838_                                             0.0010
 chip_core/_12073_                                             0.0010
 chip_core/_12048_                                             0.0010
 chip_core/housekeeping/_2577_                                 0.0010
 chip_core/net12504                                            0.0010
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[3]   0.0010
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[3]   0.0010
 chip_core/net5657                                             0.0010
 chip_core/net12190                                            0.0010
 chip_core/net7401                                             0.0010
 chip_core/housekeeping/gpio_configure[19][9]                  0.0010
 chip_core/net3781                                             0.0010
 chip_core/net14291                                            0.0010
 chip_core/housekeeping/net338                                 0.0010
 chip_core/net7992                                             0.0010
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A1[5]   0.0010
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A1[5]         0.0010
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A1[5]   0.0010
 chip_core/gpio_control_in_2[11].shift_register[0]             0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][28]      0.0010
 chip_core/_02825_                                             0.0010
 chip_core/net2415                                             0.0010
 chip_core/net11596                                            0.0010
 chip_core/soc.core.mgmtsoc_value[19]                          0.0010
 chip_core/_11678_                                             0.0010
 chip_core/net11348                                            0.0010
 chip_core/net13797                                            0.0010
 chip_core/housekeeping/net1206                                0.0010
 chip_core/_11621_                                             0.0010
 chip_core/_12493_                                             0.0010
 chip_core/housekeeping/_3157_                                 0.0010
 chip_core/net7022                                             0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][11]     0.0010
 chip_core/soc.core.mgmtsoc_value[26]                          0.0010
 chip_core/housekeeping/net1331                                0.0010
 chip_core/net2541                                             0.0010
 chip_core/_10509_                                             0.0010
 chip_core/net13780                                            0.0010
 chip_core/net9643                                             0.0010
 chip_core/net2686                                             0.0010
 chip_core/net6016                                             0.0010
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[5]         0.0010
 chip_core/soc.core.uart_phy_rx_phase[7]                       0.0010
 chip_core/_09911_                                             0.0010
 chip_core/net8456                                             0.0010
 chip_core/_12339_                                             0.0010
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt[1]        0.0010
 chip_core/net6836                                             0.0010
 chip_core/_13665_                                             0.0010
 chip_core/soc.core.la_oe_storage[104]                         0.0010
 chip_core/_15078_                                             0.0010
 chip_core/net2348                                             0.0010
 chip_core/housekeeping/net114                                 0.0010
 chip_core/housekeeping/net811                                 0.0010
 chip_core/housekeeping/gpio_configure[3][7]                   0.0010
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[28]               0.0010
 chip_core/_08547_                                             0.0010
 chip_core/housekeeping/_2667_                                 0.0010
 chip_core/net13752                                            0.0010
 chip_core/housekeeping/_1280_                                 0.0010
 chip_core/_11673_                                             0.0010
 chip_core/net1615                                             0.0010
 chip_core/net2625                                             0.0010
 chip_core/net13948                                            0.0010
 chip_core/_09605_                                             0.0010
 chip_core/_14234_                                             0.0010
 chip_core/net4681                                             0.0010
 chip_core/_07565_                                             0.0010
 chip_core/net11398                                            0.0010
 chip_core/net5883                                             0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][18]     0.0010
 chip_core/net14342                                            0.0010
 chip_core/housekeeping/_1387_                                 0.0010
 chip_core/net4057                                             0.0010
 chip_core/_14073_                                             0.0010
 chip_core/net11626                                            0.0010
 chip_core/net10764                                            0.0010
 chip_core/net1849                                             0.0010
 chip_core/_10986_                                             0.0010
 chip_core/housekeeping/net1847                                0.0010
 chip_core/housekeeping/net1680                                0.0010
 chip_core/net2671                                             0.0010
 chip_core/mprj/mprj/net364                                    0.0010
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[26]   0.0010
 chip_core/net5588                                             0.0010
 chip_core/_07297_                                             0.0010
 chip_core/net7728                                             0.0010
 chip_core/_13689_                                             0.0010
 chip_core/_13068_                                             0.0010
 chip_core/housekeeping/_3056_                                 0.0010
 chip_core/_07758_                                             0.0010
 chip_core/net9727                                             0.0010
 chip_core/soc.core.uart_rx_fifo_level0[0]                     0.0010
 chip_core/net6868                                             0.0010
 chip_core/net5911                                             0.0010
 chip_core/net2338                                             0.0010
 chip_core/net6023                                             0.0010
 chip_core/net8972                                             0.0010
 chip_core/net7117                                             0.0010
 chip_core/net5706                                             0.0010
 chip_core/net9707                                             0.0010
 chip_core/soc.core.storage[4][4]                              0.0010
 chip_core/_14061_                                             0.0010
 chip_core/housekeeping/net1175                                0.0010
 chip_core/_09279_                                             0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][26]      0.0010
 chip_core/net8595                                             0.0010
 chip_core/net6449                                             0.0010
 chip_core/housekeeping/net485                                 0.0010
 chip_core/net7027                                             0.0010
 chip_core/net12214                                            0.0010
 chip_core/housekeeping/_2858_                                 0.0010
 chip_core/net13636                                            0.0010
 chip_core/_09494_                                             0.0010
 chip_core/_09568_                                             0.0010
 chip_core/housekeeping/_1661_                                 0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][5]      0.0010
 chip_core/_13975_                                             0.0010
 chip_core/_15171_                                             0.0010
 chip_core/net6634                                             0.0010
 chip_core/housekeeping/_1925_                                 0.0010
 chip_core/_12736_                                             0.0010
 chip_core/gpio_control_in_2[11].shift_register[10]            0.0010
 chip_core/housekeeping/mgmt_gpio_data[16]                     0.0010
 chip_core/soc.core.multiregimpl84_regs0                       0.0010
 chip_core/net5912                                             0.0010
 chip_core/soc.core.hk_dat_i[4]                                0.0010
 chip_core/_08549_                                             0.0010
 chip_core/housekeeping/_2558_                                 0.0010
 chip_core/_11486_                                             0.0010
 chip_core/housekeeping/_1333_                                 0.0010
 chip_core/net13280                                            0.0010
 chip_core/net6622                                             0.0010
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[5]   0.0010
 chip_core/net10740                                            0.0010
 chip_core/net2317                                             0.0010
 chip_core/net4675                                             0.0010
 chip_core/_13348_                                             0.0010
 chip_core/gpio_control_in_1[3].shift_register[7]              0.0010
 chip_core/net12618                                            0.0010
 chip_core/_09131_                                             0.0010
 chip_core/net11851                                            0.0010
 chip_core/net13157                                            0.0010
 chip_core/housekeeping/_2524_                                 0.0010
 chip_core/housekeeping/net1271                                0.0010
 chip_core/net12323                                            0.0010
 chip_core/housekeeping/_1282_                                 0.0010
 chip_core/housekeeping/net2607                                0.0010
 chip_core/_12956_                                             0.0010
 chip_core/net12160                                            0.0010
 chip_core/housekeeping/_0805_                                 0.0010
 chip_core/housekeeping/net913                                 0.0010
 chip_core/net5979                                             0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][22]     0.0010
 chip_core/net6562                                             0.0010
 chip_core/housekeeping/_0810_                                 0.0010
 chip_core/_13632_                                             0.0010
 chip_core/_13663_                                             0.0010
 chip_core/net12655                                            0.0010
 chip_core/_12651_                                             0.0010
 chip_core/soc.core.la_oe_storage[61]                          0.0010
 chip_core/net4754                                             0.0010
 chip_core/net7144                                             0.0010
 chip_core/net12195                                            0.0010
 chip_core/soc.core.storage[15][3]                             0.0010
 chip_core/_03537_                                             0.0010
 chip_core/net6545                                             0.0010
 chip_core/housekeeping/serial_bb_data_1                       0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][30]      0.0010
 chip_core/_08575_                                             0.0010
 chip_core/mprj/mprj/net620                                    0.0010
 chip_core/_09476_                                             0.0010
 chip_core/net1192                                             0.0010
 chip_core/housekeeping/_2681_                                 0.0010
 chip_core/_09757_                                             0.0010
 chip_core/net3651                                             0.0010
 chip_core/net13858                                            0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][25]     0.0010
 chip_core/net8795                                             0.0010
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[31]   0.0010
 chip_core/gpio_control_bidir_2[0].shift_register[3]           0.0010
 chip_core/net5569                                             0.0010
 chip_core/net1920                                             0.0010
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][24]   0.0010
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[23]   0.0010
 chip_core/_08962_                                             0.0010
 chip_core/housekeeping/_0692_                                 0.0010
 chip_core/net7300                                             0.0010
 chip_core/soc.core.storage[6][6]                              0.0010
 chip_core/net1532                                             0.0010
 chip_core/net1396                                             0.0010
 chip_core/_09180_                                             0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][27]     0.0010
 chip_core/_09914_                                             0.0010
 chip_core/housekeeping/_1163_                                 0.0010
 chip_core/_15226_                                             0.0010
 chip_core/_13869_                                             0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][8]      0.0010
 chip_core/net12248                                            0.0010
 chip_core/net8994                                             0.0010
 chip_core/_09650_                                             0.0010
 chip_core/_03901_                                             0.0010
 chip_core/_11011_                                             0.0010
 chip_core/net2178                                             0.0010
 chip_core/net14789                                            0.0010
 chip_core/net5377                                             0.0010
 chip_core/housekeeping/net1196                                0.0010
 chip_core/housekeeping/net2196                                0.0010
 chip_core/_15309_                                             0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][24]     0.0010
 chip_core/housekeeping/_1105_                                 0.0010
 chip_core/housekeeping/_0228_                                 0.0010
 chip_core/_07154_                                             0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][23]     0.0010
 chip_core/net2704                                             0.0010
 chip_core/housekeeping/_0703_                                 0.0010
 chip_core/housekeeping/hkspi.addr[4]                          0.0010
 chip_core/net4727                                             0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][8]      0.0010
 chip_core/_11617_                                             0.0010
 chip_core/net7114                                             0.0010
 chip_core/net7700                                             0.0010
 chip_core/housekeeping/net1421                                0.0010
 chip_core/mprj/mprj/net985                                    0.0010
 chip_core/net15002                                            0.0010
 chip_core/mprj/mprj/net38                                     0.0010
 chip_core/soc.core.uart_phy_tx_phase[14]                      0.0010
 chip_core/net7238                                             0.0010
 chip_core/soc.core.multiregimpl81_regs1                       0.0010
 chip_core/_11544_                                             0.0010
 chip_core/net11787                                            0.0010
 chip_core/_10346_                                             0.0010
 chip_core/soc.core.dbg_uart_rx_phase[12]                      0.0010
 chip_core/_13154_                                             0.0010
 chip_core/net13664                                            0.0010
 chip_core/net6106                                             0.0010
 chip_core/_15215_                                             0.0010
 chip_core/housekeeping/net998                                 0.0010
 chip_core/net11524                                            0.0010
 chip_core/housekeeping/_2547_                                 0.0010
 chip_core/_00028_                                             0.0010
 chip_core/_12587_                                             0.0010
 chip_core/housekeeping/_0611_                                 0.0010
 chip_core/net6843                                             0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][19]     0.0010
 chip_core/soc.core.dbg_uart_rx_phase[2]                       0.0010
 chip_core/soc.core.interface0_bank_bus_dat_r[1]               0.0010
 chip_core/net1628                                             0.0010
 chip_core/_08803_                                             0.0010
 chip_core/_13939_                                             0.0010
 chip_core/net12023                                            0.0010
 chip_core/_13479_                                             0.0010
 chip_core/net13192                                            0.0010
 chip_core/_08955_                                             0.0010
 chip_core/housekeeping/net374                                 0.0010
 chip_core/housekeeping/net1529                                0.0010
 chip_core/housekeeping/_0342_                                 0.0010
 chip_core/_04208_                                             0.0010
 chip_core/housekeeping/net872                                 0.0010
 chip_core/housekeeping/_0861_                                 0.0010
 chip_core/_03596_                                             0.0010
 chip_core/_07376_                                             0.0010
 chip_core/net2135                                             0.0010
 chip_core/gpio_control_bidir_2[1].shift_register[8]           0.0010
 chip_core/net4231                                             0.0010
 chip_core/net6082                                             0.0010
 chip_core/_11397_                                             0.0010
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[11]   0.0010
 chip_core/_09335_                                             0.0010
 chip_core/housekeeping/_0913_                                 0.0010
 chip_core/housekeeping/_2574_                                 0.0010
 chip_core/net10362                                            0.0010
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][18]      0.0010
 chip_core/net13627                                            0.0010
 chip_core/housekeeping/gpio_configure[9][7]                   0.0010
 chip_core/mprj/mprj/net458                                    0.0010
 chip_core/net11159                                            0.0010
 chip_core/net9717                                             0.0010
 chip_core/net4284                                             0.0010
 chip_core/net9003                                             0.0010
 chip_core/_13940_                                             0.0010
 chip_core/net8307                                             0.0010
 chip_core/_08615_                                             0.0010
 chip_core/net8085                                             0.0010
 chip_core/net6337                                             0.0010
 chip_core/net6917                                             0.0010
 chip_core/net8209                                             0.0010
 chip_core/_06935_                                             0.0009
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[3]   0.0009
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[3]         0.0009
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[3]   0.0009
 chip_core/soc.core.uart_tx_fifo_consume[2]                    0.0009
 chip_core/net1477                                             0.0009
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[13]   0.0009
 chip_core/_08619_                                             0.0009
 chip_core/_07731_                                             0.0009
 chip_core/housekeeping/net587                                 0.0009
 chip_core/net7565                                             0.0009
 chip_core/net10394                                            0.0009
 chip_core/housekeeping/net885                                 0.0009
 chip_core/net4093                                             0.0009
 chip_core/housekeeping/net2313                                0.0009
 chip_core/mprj/mprj/net1100                                   0.0009
 chip_core/housekeeping/net3111                                0.0009
 chip_core/net4811                                             0.0009
 chip_core/net11800                                            0.0009
 chip_core/_09102_                                             0.0009
 chip_core/net6636                                             0.0009
 chip_core/housekeeping/_0536_                                 0.0009
 chip_core/_08929_                                             0.0009
 chip_core/_13098_                                             0.0009
 chip_core/_10101_                                             0.0009
 chip_core/_12173_                                             0.0009
 chip_core/net6390                                             0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][16]     0.0009
 chip_core/_12357_                                             0.0009
 chip_core/net12497                                            0.0009
 chip_core/net12455                                            0.0009
 chip_core/_11690_                                             0.0009
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][16]   0.0009
 chip_core/housekeeping/net691                                 0.0009
 chip_core/_09390_                                             0.0009
 chip_core/mprj/mprj/net499                                    0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][22]     0.0009
 chip_core/housekeeping/net1870                                0.0009
 chip_core/net12583                                            0.0009
 chip_core/net6336                                             0.0009
 chip_core/_15285_                                             0.0009
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[23]         0.0009
 chip_core/net11155                                            0.0009
 chip_core/net3753                                             0.0009
 chip_core/net4819                                             0.0009
 chip_core/soc.core.gpioin0_gpioin0_mode_storage               0.0009
 chip_core/net8643                                             0.0009
 chip_core/net1736                                             0.0009
 chip_core/_15198_                                             0.0009
 chip_core/_15357_                                             0.0009
 chip_core/_03529_                                             0.0009
 chip_core/net9053                                             0.0009
 chip_core/net8901                                             0.0009
 chip_core/_04853_                                             0.0009
 chip_core/housekeeping/net2001                                0.0009
 chip_core/net12599                                            0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][16]     0.0009
 chip_core/_09652_                                             0.0009
 chip_core/net2563                                             0.0009
 chip_core/_10728_                                             0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][21]     0.0009
 chip_core/net1486                                             0.0009
 chip_core/housekeeping/_1503_                                 0.0009
 chip_core/_03815_                                             0.0009
 chip_core/soc.core.mgmtsoc_litespimmap_count[0]               0.0009
 chip_core/net1799                                             0.0009
 chip_core/soc.core.mgmtsoc_reload_storage[23]                 0.0009
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[3]   0.0009
 chip_core/_12352_                                             0.0009
 chip_core/net9114                                             0.0009
 chip_core/soc.core.VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA[9]   0.0009
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]   0.0009
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[10].A          0.0009
 chip_core/net14712                                            0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][27]      0.0009
 chip_core/_12335_                                             0.0009
 chip_core/_02971_                                             0.0009
 chip_core/net10996                                            0.0009
 chip_core/housekeeping/_0159_                                 0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][5]      0.0009
 chip_core/net6400                                             0.0009
 chip_core/mprj/mprj/net673                                    0.0009
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398[0]   0.0009
 chip_core/soc.core.multiregimpl70_regs0                       0.0009
 chip_core/mprj/mprj/net4                                      0.0009
 chip_core/net8079                                             0.0009
 chip_core/net12837                                            0.0009
 chip_core/net6890                                             0.0009
 chip_core/net12082                                            0.0009
 chip_core/_03576_                                             0.0009
 chip_core/net5374                                             0.0009
 chip_core/net8799                                             0.0009
 chip_core/soc.core.hk_dat_i[20]                               0.0009
 chip_core/_13252_                                             0.0009
 chip_core/net2132                                             0.0009
 chip_core/net8017                                             0.0009
 chip_core/net14624                                            0.0009
 chip_core/_12283_                                             0.0009
 chip_core/_03334_                                             0.0009
 chip_core/net13126                                            0.0009
 chip_core/net1618                                             0.0009
 chip_core/net11832                                            0.0009
 chip_core/net3494                                             0.0009
 chip_core/mprj/mprj/net459                                    0.0009
 chip_core/net13256                                            0.0009
 chip_core/net13764                                            0.0009
 chip_core/net2558                                             0.0009
 chip_core/net4373                                             0.0009
 chip_core/soc.core.la_oe_storage[39]                          0.0009
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[7]   0.0009
 chip_core/soc.core.mgmtsoc_bus_errors[29]                     0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][10]      0.0009
 chip_core/housekeeping/net1011                                0.0009
 chip_core/housekeeping/_1413_                                 0.0009
 chip_core/_09614_                                             0.0009
 chip_core/net8803                                             0.0009
 chip_core/soc.core.dbg_uart_words_count[6]                    0.0009
 chip_core/net9254                                             0.0009
 chip_core/housekeeping/_1249_                                 0.0009
 chip_core/net4966                                             0.0009
 chip_core/net4286                                             0.0009
 chip_core/housekeeping/net608                                 0.0009
 chip_core/_07750_                                             0.0009
 chip_core/net11204                                            0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][4]      0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][24]      0.0009
 chip_core/_12987_                                             0.0009
 chip_core/net1683                                             0.0009
 chip_core/net12645                                            0.0009
 chip_core/housekeeping/net989                                 0.0009
 chip_core/net9525                                             0.0009
 chip_core/_14102_                                             0.0009
 chip_core/net13827                                            0.0009
 chip_core/_07794_                                             0.0009
 chip_core/net8246                                             0.0009
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[3]         0.0009
 chip_core/net9170                                             0.0009
 chip_core/mprj/mprj/net486                                    0.0009
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[24]       0.0009
 chip_core/_13625_                                             0.0009
 chip_core/net13313                                            0.0009
 chip_core/net11442                                            0.0009
 chip_core/net4353                                             0.0009
 chip_core/soc.core.hk_dat_i[7]                                0.0009
 chip_core/_15441_                                             0.0009
 chip_core/_13121_                                             0.0009
 chip_core/net4238                                             0.0009
 chip_core/housekeeping/hkspi.ldata[0]                         0.0009
 chip_core/mprj/mprj/net1006                                   0.0009
 chip_core/_13023_                                             0.0009
 chip_core/_11495_                                             0.0009
 chip_core/net6957                                             0.0009
 chip_core/net7267                                             0.0009
 chip_core/_11499_                                             0.0009
 chip_core/_13123_                                             0.0009
 chip_core/_15340_                                             0.0009
 chip_core/_14037_                                             0.0009
 chip_core/_09286_                                             0.0009
 chip_core/net1620                                             0.0009
 chip_core/net9029                                             0.0009
 chip_core/housekeeping/net113                                 0.0009
 chip_core/net3870                                             0.0009
 chip_core/net5395                                             0.0009
 chip_core/net7323                                             0.0009
 chip_core/housekeeping/_1157_                                 0.0009
 chip_core/housekeeping/_2851_                                 0.0009
 chip_core/_07878_                                             0.0009
 chip_core/net8528                                             0.0009
 chip_core/housekeeping/_0008_                                 0.0009
 chip_core/mprj/mprj/net547                                    0.0009
 chip_core/net13246                                            0.0009
 chip_core/_13451_                                             0.0009
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[0].X   0.0009
 chip_core/_04462_                                             0.0009
 chip_core/gpio_control_in_1a[2].shift_register[5]             0.0009
 chip_core/_09574_                                             0.0009
 chip_core/net7291                                             0.0009
 chip_core/housekeeping/_2824_                                 0.0009
 chip_core/housekeeping/_2761_                                 0.0009
 chip_core/_08623_                                             0.0009
 chip_core/_12091_                                             0.0009
 chip_core/net5643                                             0.0009
 chip_core/net1175                                             0.0009
 chip_core/net5721                                             0.0009
 chip_core/net7904                                             0.0009
 chip_core/net6398                                             0.0009
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][25]   0.0009
 chip_core/_03713_                                             0.0009
 chip_core/net9457                                             0.0009
 chip_core/housekeeping/_3031_                                 0.0009
 chip_core/_14846_                                             0.0009
 chip_core/_12356_                                             0.0009
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[0].X           0.0009
 chip_core/_12209_                                             0.0009
 chip_core/net1202                                             0.0009
 chip_core/housekeeping/net1405                                0.0009
 chip_core/housekeeping/net1192                                0.0009
 chip_core/net3972                                             0.0009
 chip_core/net3232                                             0.0009
 chip_core/net7453                                             0.0009
 chip_core/net4676                                             0.0009
 chip_core/_09901_                                             0.0009
 chip_core/housekeeping/net932                                 0.0009
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt[2]        0.0009
 chip_core/net11215                                            0.0009
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[0].X   0.0009
 chip_core/_13927_                                             0.0009
 chip_core/housekeeping/_1168_                                 0.0009
 chip_core/net5882                                             0.0009
 chip_core/_09932_                                             0.0009
 chip_core/net8198                                             0.0009
 chip_core/_12340_                                             0.0009
 chip_core/_09280_                                             0.0009
 chip_core/net14081                                            0.0009
 chip_core/net12715                                            0.0009
 chip_core/mprj/mprj/net988                                    0.0009
 chip_core/housekeeping/net1088                                0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][5]       0.0009
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][4]   0.0009
 chip_core/net3682                                             0.0009
 chip_core/_15246_                                             0.0009
 chip_core/net12373                                            0.0009
 chip_core/_09204_                                             0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][23]     0.0009
 chip_core/net1688                                             0.0009
 chip_core/housekeeping/_2618_                                 0.0009
 chip_core/housekeeping/net2140                                0.0009
 chip_core/_15039_                                             0.0009
 chip_core/_09053_                                             0.0009
 chip_core/_12308_                                             0.0009
 chip_core/housekeeping/net2709                                0.0009
 chip_core/net1969                                             0.0009
 chip_core/net11334                                            0.0009
 chip_core/net11076                                            0.0009
 chip_core/net7916                                             0.0009
 chip_core/net3703                                             0.0009
 chip_core/net10949                                            0.0009
 chip_core/net12369                                            0.0009
 chip_core/_15059_                                             0.0009
 chip_core/_11009_                                             0.0009
 chip_core/net13659                                            0.0009
 chip_core/net1332                                             0.0009
 chip_core/housekeeping/xfer_state[3]                          0.0009
 chip_core/soc.core.VexRiscv.externalInterruptArray_regNext[7]   0.0009
 chip_core/_11996_                                             0.0009
 chip_core/housekeeping/net1455                                0.0009
 chip_core/housekeeping/_1868_                                 0.0009
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[21]   0.0009
 chip_core/_03591_                                             0.0009
 chip_core/net4517                                             0.0009
 chip_core/net4746                                             0.0009
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[25]   0.0009
 chip_core/housekeeping/net706                                 0.0009
 chip_core/housekeeping/net1209                                0.0009
 chip_core/gpio_control_in_1a[1].shift_register[3]             0.0009
 chip_core/_00017_                                             0.0009
 chip_core/housekeeping/_0813_                                 0.0009
 chip_core/_12929_                                             0.0009
 chip_core/net1948                                             0.0009
 chip_core/_02963_                                             0.0009
 chip_core/net3606                                             0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][15]     0.0009
 chip_core/net6031                                             0.0009
 chip_core/_02917_                                             0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][2]      0.0009
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][15]   0.0009
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[5]   0.0009
 chip_core/net4467                                             0.0009
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][20]     0.0009
 chip_core/net4683                                             0.0009
 chip_core/_15167_                                             0.0009
 chip_core/_13967_                                             0.0009
 chip_core/_13294_                                             0.0009
 chip_core/_12551_                                             0.0009
 chip_core/net14179                                            0.0008
 chip_core/net2423                                             0.0008
 chip_core/_07753_                                             0.0008
 chip_core/net12578                                            0.0008
 chip_core/net2148                                             0.0008
 chip_core/housekeeping/net1234                                0.0008
 chip_core/net11594                                            0.0008
 chip_core/housekeeping/_2029_                                 0.0008
 chip_core/net4779                                             0.0008
 chip_core/housekeeping/gpio_configure[2][4]                   0.0008
 chip_core/housekeeping/net517                                 0.0008
 chip_core/housekeeping/net725                                 0.0008
 chip_core/net2341                                             0.0008
 chip_core/_03072_                                             0.0008
 chip_core/net6589                                             0.0008
 chip_core/soc.core.dbg_uart_tx_phase[3]                       0.0008
 chip_core/_10329_                                             0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][26]     0.0008
 chip_core/_14489_                                             0.0008
 chip_core/housekeeping/net1204                                0.0008
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]   0.0008
 chip_core/housekeeping/net925                                 0.0008
 chip_core/net14570                                            0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][23]     0.0008
 chip_core/_03542_                                             0.0008
 chip_core/mprj/mprj/_036_                                     0.0008
 chip_core/housekeeping/_0413_                                 0.0008
 chip_core/net2657                                             0.0008
 chip_core/_14294_                                             0.0008
 chip_core/_11603_                                             0.0008
 chip_core/_10853_                                             0.0008
 chip_core/housekeeping/net1415                                0.0008
 chip_core/net14450                                            0.0008
 chip_core/_13264_                                             0.0008
 chip_core/housekeeping/_1446_                                 0.0008
 chip_core/_12212_                                             0.0008
 chip_core/net7630                                             0.0008
 chip_core/net5773                                             0.0008
 chip_core/net9732                                             0.0008
 chip_core/housekeeping/net1057                                0.0008
 chip_core/housekeeping/net1414                                0.0008
 chip_core/net3310                                             0.0008
 chip_core/soc.core.VexRiscv.DebugPlugin_resetIt               0.0008
 chip_core/_14961_                                             0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][6]       0.0008
 chip_core/_14237_                                             0.0008
 chip_core/housekeeping/mgmt_gpio_data_buf[4]                  0.0008
 chip_core/_15163_                                             0.0008
 chip_core/net1121                                             0.0008
 chip_core/housekeeping/_1464_                                 0.0008
 chip_core/housekeeping/_2692_                                 0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][7]      0.0008
 chip_core/_13525_                                             0.0008
 chip_core/housekeeping/gpio_configure[18][8]                  0.0008
 chip_core/net5594                                             0.0008
 chip_core/_15404_                                             0.0008
 chip_core/_13803_                                             0.0008
 chip_core/soc.core.mgmtsoc_bus_errors[9]                      0.0008
 chip_core/net11049                                            0.0008
 chip_core/_07804_                                             0.0008
 chip_core/housekeeping/_2666_                                 0.0008
 chip_core/net1817                                             0.0008
 chip_core/net1895                                             0.0008
 chip_core/_08621_                                             0.0008
 chip_core/net1237                                             0.0008
 chip_core/net6683                                             0.0008
 chip_core/_14040_                                             0.0008
 chip_core/gpio_control_in_1[2].shift_register[1]              0.0008
 chip_core/net9754                                             0.0008
 chip_core/_10970_                                             0.0008
 chip_core/_03346_                                             0.0008
 chip_core/_11013_                                             0.0008
 chip_core/housekeeping/net796                                 0.0008
 chip_core/net6302                                             0.0008
 chip_core/net8063                                             0.0008
 chip_core/housekeeping/_2478_                                 0.0008
 chip_core/_10408_                                             0.0008
 chip_core/net8849                                             0.0008
 chip_core/net6561                                             0.0008
 chip_core/net7175                                             0.0008
 chip_core/gpio_control_in_2[11].shift_register[3]             0.0008
 chip_core/net3435                                             0.0008
 chip_core/_15398_                                             0.0008
 chip_core/soc.core.storage[7][5]                              0.0008
 chip_core/net7110                                             0.0008
 chip_core/housekeeping/net3038                                0.0008
 chip_core/net13222                                            0.0008
 chip_core/housekeeping/_0039_                                 0.0008
 chip_core/net3771                                             0.0008
 chip_core/_12293_                                             0.0008
 chip_core/housekeeping/_2018_                                 0.0008
 chip_core/net5134                                             0.0008
 chip_core/housekeeping/net1304                                0.0008
 chip_core/_13926_                                             0.0008
 chip_core/net13623                                            0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][14]     0.0008
 chip_core/housekeeping/mgmt_gpio_data[17]                     0.0008
 chip_core/_09147_                                             0.0008
 chip_core/net14303                                            0.0008
 chip_core/net3313                                             0.0008
 chip_core/net5171                                             0.0008
 chip_core/_10904_                                             0.0008
 chip_core/net2948                                             0.0008
 chip_core/housekeeping/_1331_                                 0.0008
 chip_core/housekeeping/_0252_                                 0.0008
 chip_core/_03045_                                             0.0008
 chip_core/housekeeping/net1092                                0.0008
 chip_core/net11142                                            0.0008
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[18]   0.0008
 chip_core/_14549_                                             0.0008
 chip_core/net8231                                             0.0008
 chip_core/_08630_                                             0.0008
 chip_core/gpio_control_in_1a[4].shift_register[8]             0.0008
 chip_core/housekeeping/_1597_                                 0.0008
 chip_core/_08651_                                             0.0008
 chip_core/net11031                                            0.0008
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[7]   0.0008
 chip_core/soc.core.interface0_bank_bus_dat_r[7]               0.0008
 chip_core/net7668                                             0.0008
 chip_core/net1560                                             0.0008
 chip_core/mprj/mprj/net567                                    0.0008
 chip_core/net13607                                            0.0008
 chip_core/net3238                                             0.0008
 chip_core/gpio_control_in_1[2].shift_register[9]              0.0008
 chip_core/net7939                                             0.0008
 chip_core/soc.core.uart_phy_rx_count[0]                       0.0008
 chip_core/housekeeping/_1492_                                 0.0008
 chip_core/housekeeping/net551                                 0.0008
 chip_core/housekeeping/_1065_                                 0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][7]      0.0008
 chip_core/soc.core.storage[13][6]                             0.0008
 chip_core/_14545_                                             0.0008
 chip_core/_13832_                                             0.0008
 chip_core/_13293_                                             0.0008
 chip_core/gpio_control_in_1[9].shift_register[10]             0.0008
 chip_core/net4975                                             0.0008
 chip_core/net11865                                            0.0008
 chip_core/_09370_                                             0.0008
 chip_core/_15098_                                             0.0008
 chip_core/net2186                                             0.0008
 chip_core/net11277                                            0.0008
 chip_core/housekeeping/_0688_                                 0.0008
 chip_core/_04141_                                             0.0008
 chip_core/net14543                                            0.0008
 chip_core/mprj/mprj/net334                                    0.0008
 chip_core/soc.core.litespi_state[0]                           0.0008
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[24]          0.0008
 chip_core/_13318_                                             0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][12]     0.0008
 chip_core/_09420_                                             0.0008
 chip_core/_15202_                                             0.0008
 chip_core/net6273                                             0.0008
 chip_core/net12802                                            0.0008
 chip_core/_13512_                                             0.0008
 chip_core/net13340                                            0.0008
 chip_core/_14311_                                             0.0008
 chip_core/net6301                                             0.0008
 chip_core/housekeeping/_0789_                                 0.0008
 chip_core/net987                                              0.0008
 chip_core/housekeeping/net1032                                0.0008
 chip_core/net4456                                             0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][5]      0.0008
 chip_core/_13925_                                             0.0008
 chip_core/housekeeping/_1155_                                 0.0008
 chip_core/net4964                                             0.0008
 chip_core/_13485_                                             0.0008
 chip_core/_08901_                                             0.0008
 chip_core/housekeeping/_1074_                                 0.0008
 chip_core/housekeeping/_2223_                                 0.0008
 chip_core/_09547_                                             0.0008
 chip_core/net14975                                            0.0008
 chip_core/net7398                                             0.0008
 chip_core/housekeeping/_1158_                                 0.0008
 chip_core/net7008                                             0.0008
 chip_core/housekeeping/net1282                                0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][21]     0.0008
 chip_core/_04159_                                             0.0008
 chip_core/_12410_                                             0.0008
 chip_core/_12901_                                             0.0008
 chip_core/net2969                                             0.0008
 chip_core/net13503                                            0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][24]      0.0008
 chip_core/housekeeping/net3318                                0.0008
 chip_core/net1561                                             0.0008
 chip_core/net13857                                            0.0008
 chip_core/net9326                                             0.0008
 chip_core/housekeeping/net1473                                0.0008
 chip_core/_12677_                                             0.0008
 chip_core/net1716                                             0.0008
 chip_core/net730                                              0.0008
 chip_core/housekeeping/net1078                                0.0008
 chip_core/net11551                                            0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][9]      0.0008
 chip_core/_03046_                                             0.0008
 chip_core/gpio_control_in_2[6].shift_register[9]              0.0008
 chip_core/net12052                                            0.0008
 chip_core/net12024                                            0.0008
 chip_core/_07567_                                             0.0008
 chip_core/housekeeping/gpio_configure[34][12]                 0.0008
 chip_core/_15399_                                             0.0008
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[18]          0.0008
 chip_core/net7442                                             0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][28]     0.0008
 chip_core/housekeeping/net660                                 0.0008
 chip_core/net13546                                            0.0008
 chip_core/net11485                                            0.0008
 chip_core/_05117_                                             0.0008
 chip_core/mprj/mprj/net312                                    0.0008
 chip_core/net4998                                             0.0008
 chip_core/_13920_                                             0.0008
 chip_core/net5355                                             0.0008
 chip_core/net8185                                             0.0008
 chip_core/housekeeping/net1420                                0.0008
 chip_core/housekeeping/net1228                                0.0008
 chip_core/_03863_                                             0.0008
 chip_core/_03594_                                             0.0008
 chip_core/net1223                                             0.0008
 chip_core/housekeeping/_1397_                                 0.0008
 chip_core/housekeeping/net1709                                0.0008
 chip_core/housekeeping/_1458_                                 0.0008
 chip_core/housekeeping/gpio_configure[4][12]                  0.0008
 chip_core/net9664                                             0.0008
 chip_core/housekeeping/net1373                                0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][4]      0.0008
 chip_core/mprj/mprj/net691                                    0.0008
 chip_core/_00151_                                             0.0008
 chip_core/_14124_                                             0.0008
 chip_core/net1493                                             0.0008
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[27]    0.0008
 chip_core/housekeeping/_1494_                                 0.0008
 chip_core/net3627                                             0.0008
 chip_core/soc.core.multiregimpl21_regs0                       0.0008
 chip_core/_09240_                                             0.0008
 chip_core/mprj/mprj/net706                                    0.0008
 chip_core/_11342_                                             0.0008
 chip_core/net10893                                            0.0008
 chip_core/net3028                                             0.0008
 chip_core/net13867                                            0.0008
 chip_core/net8098                                             0.0008
 chip_core/net5817                                             0.0008
 chip_core/_02919_                                             0.0008
 chip_core/_08006_                                             0.0008
 chip_core/housekeeping/net1409                                0.0008
 chip_core/net13851                                            0.0008
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][16]   0.0008
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][12]     0.0008
 chip_core/net6322                                             0.0008
 chip_core/_14471_                                             0.0008
 chip_core/net6508                                             0.0008
 chip_core/net11394                                            0.0008
 chip_core/_09573_                                             0.0008
 chip_core/housekeeping/net893                                 0.0008
 chip_core/net1789                                             0.0008
 chip_core/housekeeping/_2651_                                 0.0008
 chip_core/net14245                                            0.0008
 chip_core/_14443_                                             0.0008
 chip_core/_10922_                                             0.0008
 chip_core/housekeeping/net1363                                0.0008
 chip_core/_11338_                                             0.0008
 chip_core/housekeeping/net1270                                0.0008
 chip_core/net1954                                             0.0008
 chip_core/net2559                                             0.0008
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][14]   0.0008
 chip_core/soc.core.interface0_bank_bus_dat_r[27]              0.0008
 chip_core/net13539                                            0.0008
 chip_core/net7809                                             0.0008
 chip_core/net11610                                            0.0008
 chip_core/housekeeping/net971                                 0.0008
 chip_core/net4550                                             0.0008
 chip_core/housekeeping/_2197_                                 0.0007
 chip_core/_09529_                                             0.0007
 chip_core/_12063_                                             0.0007
 chip_core/net9485                                             0.0007
 chip_core/net3293                                             0.0007
 chip_core/net1550                                             0.0007
 chip_core/net9277                                             0.0007
 chip_core/net4782                                             0.0007
 chip_core/housekeeping/_2108_                                 0.0007
 chip_core/_11508_                                             0.0007
 chip_core/net5286                                             0.0007
 chip_core/housekeeping/_0487_                                 0.0007
 chip_core/housekeeping/_0551_                                 0.0007
 chip_core/net1894                                             0.0007
 chip_core/net7124                                             0.0007
 chip_core/net1507                                             0.0007
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][22]      0.0007
 chip_core/_15391_                                             0.0007
 chip_core/housekeeping/net1454                                0.0007
 chip_core/housekeeping/_0766_                                 0.0007
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][23]      0.0007
 chip_core/soc.core.VexRiscv._zz_execute_SRC2[26]              0.0007
 chip_core/net7532                                             0.0007
 chip_core/net1453                                             0.0007
 chip_core/_10966_                                             0.0007
 chip_core/_15219_                                             0.0007
 chip_core/housekeeping/net657                                 0.0007
 chip_core/net8002                                             0.0007
 chip_core/_09752_                                             0.0007
 chip_core/net5228                                             0.0007
 chip_core/mprj/mprj/net476                                    0.0007
 chip_core/housekeeping/net946                                 0.0007
 chip_core/net7488                                             0.0007
 chip_core/housekeeping/_0565_                                 0.0007
 chip_core/net14931                                            0.0007
 chip_core/net2715                                             0.0007
 chip_core/net1328                                             0.0007
 chip_core/soc.core.interface0_bank_bus_dat_r[30]              0.0007
 chip_core/_14260_                                             0.0007
 chip_core/net9112                                             0.0007
 chip_core/_03422_                                             0.0007
 chip_core/net10895                                            0.0007
 chip_core/net7899                                             0.0007
 chip_core/net13642                                            0.0007
 chip_core/_11656_                                             0.0007
 chip_core/housekeeping/net1457                                0.0007
 chip_core/housekeeping/_2698_                                 0.0007
 chip_core/housekeeping/net1144                                0.0007
 chip_core/net6964                                             0.0007
 chip_core/housekeeping/_0094_                                 0.0007
 chip_core/gpio_control_in_2[9].shift_register[9]              0.0007
 chip_core/net8366                                             0.0007
 chip_core/housekeeping/net108                                 0.0007
 chip_core/_13887_                                             0.0007
 chip_core/gpio_control_in_1[6].shift_register[4]              0.0007
 chip_core/_07800_                                             0.0007
 chip_core/_12072_                                             0.0007
 chip_core/soc.core.la_ien_storage[103]                        0.0007
 chip_core/net1510                                             0.0007
 chip_core/housekeeping/net1255                                0.0007
 chip_core/net1529                                             0.0007
 chip_core/housekeeping/_0364_                                 0.0007
 chip_core/_11553_                                             0.0007
 chip_core/housekeeping/_0823_                                 0.0007
 chip_core/net13786                                            0.0007
 chip_core/_11613_                                             0.0007
 chip_core/net9706                                             0.0007
 chip_core/net1280                                             0.0007
 chip_core/net1783                                             0.0007
 chip_core/housekeeping/_2527_                                 0.0007
 chip_core/housekeeping/net1149                                0.0007
 chip_core/_13968_                                             0.0007
 chip_core/_13919_                                             0.0007
 chip_core/_11511_                                             0.0007
 chip_core/net3752                                             0.0007
 chip_core/net5740                                             0.0007
 chip_core/housekeeping/_0086_                                 0.0007
 chip_core/net7535                                             0.0007
 chip_core/net4480                                             0.0007
 chip_core/_14132_                                             0.0007
 chip_core/net8532                                             0.0007
 chip_core/_10968_                                             0.0007
 chip_core/net9466                                             0.0007
 chip_core/housekeeping/net1447                                0.0007
 chip_core/net11557                                            0.0007
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[11]          0.0007
 chip_core/housekeeping/_0824_                                 0.0007
 chip_core/net976                                              0.0007
 chip_core/_12235_                                             0.0007
 chip_core/net13650                                            0.0007
 chip_core/housekeeping/net2423                                0.0007
 chip_core/net14308                                            0.0007
 chip_core/net12841                                            0.0007
 chip_core/net11288                                            0.0007
 chip_core/_03033_                                             0.0007
 chip_core/housekeeping/_0998_                                 0.0007
 chip_core/_11537_                                             0.0007
 chip_core/net1622                                             0.0007
 chip_core/net13232                                            0.0007
 chip_core/net13314                                            0.0007
 chip_core/_13818_                                             0.0007
 chip_core/_13526_                                             0.0007
 chip_core/net14971                                            0.0007
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][1]      0.0007
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[6]        0.0007
 chip_core/housekeeping/net1056                                0.0007
 chip_core/net10892                                            0.0007
 chip_core/housekeeping/net637                                 0.0007
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[0].X   0.0007
 chip_core/_03833_                                             0.0007
 chip_core/_10890_                                             0.0007
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt[0]        0.0007
 chip_core/housekeeping/_1727_                                 0.0007
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][16]     0.0007
 chip_core/net13799                                            0.0007
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][14]      0.0007
 chip_core/_12940_                                             0.0007
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[12]   0.0007
 chip_core/mprj/mprj/net1061                                   0.0007
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[0].X           0.0007
 chip_core/net2189                                             0.0007
 chip_core/net1094                                             0.0007
 chip_core/net660                                              0.0007
 chip_core/mprj/mprj/_081_                                     0.0007
 chip_core/_02913_                                             0.0007
 chip_core/housekeeping/net697                                 0.0007
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][26]     0.0007
 chip_core/housekeeping/net1495                                0.0007
 chip_core/net14263                                            0.0007
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][24]   0.0007
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][11]     0.0007
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[0].X   0.0007
 chip_core/_14561_                                             0.0007
 chip_core/net946                                              0.0007
 chip_core/mprj/mprj/net1157                                   0.0007
 chip_core/net6619                                             0.0007
 chip_core/mprj/mprj/net24                                     0.0007
 chip_core/housekeeping/net3332                                0.0007
 chip_core/_14043_                                             0.0007
 chip_core/housekeeping/_2341_                                 0.0007
 chip_core/net1329                                             0.0007
 chip_core/net5758                                             0.0007
 chip_core/net8714                                             0.0007
 chip_core/mprj/mprj/net110                                    0.0007
 chip_core/net7982                                             0.0007
 chip_core/mprj/mprj/net372                                    0.0007
 chip_core/housekeeping/net580                                 0.0007
 chip_core/housekeeping/net644                                 0.0007
 chip_core/_12948_                                             0.0007
 chip_core/net15006                                            0.0007
 chip_core/housekeeping/_0862_                                 0.0007
 chip_core/net2571                                             0.0007
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][29]   0.0007
 chip_core/net7464                                             0.0007
 chip_core/net2142                                             0.0007
 chip_core/_10038_                                             0.0007
 chip_core/net12764                                            0.0007
 chip_core/_03078_                                             0.0007
 chip_core/_10131_                                             0.0007
 chip_core/_09238_                                             0.0007
 chip_core/mprj/mprj/net710                                    0.0007
 chip_core/net14472                                            0.0007
 chip_core/housekeeping/_1893_                                 0.0007
 chip_core/net2673                                             0.0007
 chip_core/net3587                                             0.0007
 chip_core/_11623_                                             0.0007
 chip_core/soc.core.storage_1[12][2]                           0.0007
 chip_core/net4438                                             0.0007
 chip_core/net3607                                             0.0007
 chip_core/_09949_                                             0.0007
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][23]      0.0007
 chip_core/housekeeping/net1393                                0.0007
 chip_core/soc.core.user_irq_ena_storage[1]                    0.0007
 chip_core/_08582_                                             0.0007
 chip_core/_09134_                                             0.0007
 chip_core/net12705                                            0.0007
 chip_core/net14582                                            0.0007
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][5]      0.0007
 chip_core/net8012                                             0.0007
 chip_core/housekeeping/_1457_                                 0.0007
 chip_core/gpio_control_in_1[8].shift_register[9]              0.0007
 chip_core/soc.core.gpioin1_gpioin1_trigger_d                  0.0007
 chip_core/housekeeping/mgmt_gpio_data[32]                     0.0007
 chip_core/net6866                                             0.0007
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][1]   0.0007
 chip_core/housekeeping/net1439                                0.0007
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][23]   0.0007
 chip_core/housekeeping/net719                                 0.0007
 chip_core/_12846_                                             0.0007
 chip_core/housekeeping/_2046_                                 0.0007
 chip_core/net6886                                             0.0007
 chip_core/net8194                                             0.0007
 chip_core/soc.core.spi_master_mosi_sel[2]                     0.0007
 chip_core/net12516                                            0.0007
 chip_core/net13669                                            0.0007
 chip_core/_08936_                                             0.0007
 chip_core/net4894                                             0.0007
 chip_core/_12059_                                             0.0007
 chip_core/housekeeping/net873                                 0.0007
 chip_core/_14426_                                             0.0007
 chip_core/mprj/mprj/net716                                    0.0007
 chip_core/_09437_                                             0.0007
 chip_core/soc.core.dbg_uart_count[13]                         0.0007
 chip_core/_13863_                                             0.0007
 chip_core/_12943_                                             0.0007
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[10]   0.0007
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[1]   0.0007
 chip_core/_12188_                                             0.0007
 chip_core/gpio_control_in_1[0].shift_register[8]              0.0007
 chip_core/_02827_                                             0.0007
 chip_core/net2385                                             0.0007
 chip_core/_15115_                                             0.0007
 chip_core/net2209                                             0.0007
 chip_core/_04790_                                             0.0007
 chip_core/_11989_                                             0.0007
 chip_core/net11620                                            0.0007
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][20]     0.0007
 chip_core/_09697_                                             0.0007
 chip_core/net10963                                            0.0007
 chip_core/housekeeping/_0056_                                 0.0007
 chip_core/_13829_                                             0.0007
 chip_core/_12117_                                             0.0007
 chip_core/soc.core.gpioin5_enable_storage                     0.0007
 chip_core/net6783                                             0.0007
 chip_core/net13823                                            0.0007
 chip_core/net6637                                             0.0007
 chip_core/_13506_                                             0.0007
 chip_core/net2390                                             0.0007
 chip_core/_04195_                                             0.0007
 chip_core/_12331_                                             0.0007
 chip_core/net5784                                             0.0007
 chip_core/net5920                                             0.0007
 chip_core/housekeeping/_0004_                                 0.0007
 chip_core/_03492_                                             0.0007
 chip_core/gpio_control_in_1[4].shift_register[3]              0.0007
 chip_core/mprj/mprj/net1064                                   0.0007
 chip_core/net14170                                            0.0007
 chip_core/net7944                                             0.0007
 chip_core/housekeeping/net813                                 0.0007
 chip_core/_12993_                                             0.0007
 chip_core/mprj/mprj/net482                                    0.0007
 chip_core/_09110_                                             0.0007
 chip_core/net13002                                            0.0007
 chip_core/_15284_                                             0.0007
 chip_core/net7345                                             0.0007
 chip_core/_07472_                                             0.0007
 chip_core/net11445                                            0.0007
 chip_core/net12952                                            0.0007
 chip_core/housekeeping/net1353                                0.0007
 chip_core/housekeeping/net1485                                0.0007
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][29]   0.0007
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][13]     0.0007
 chip_core/net5739                                             0.0007
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][29]     0.0007
 chip_core/net7858                                             0.0007
 chip_core/_11527_                                             0.0007
 chip_core/net1675                                             0.0007
 chip_core/net2199                                             0.0007
 chip_core/net13877                                            0.0007
 chip_core/mprj/mprj/net369                                    0.0007
 chip_core/housekeeping/net911                                 0.0007
 chip_core/_07817_                                             0.0007
 chip_core/housekeeping/net1172                                0.0006
 chip_core/net8748                                             0.0006
 chip_core/housekeeping/_3119_                                 0.0006
 chip_core/net12862                                            0.0006
 chip_core/net1957                                             0.0006
 chip_core/housekeeping/net2417                                0.0006
 chip_core/housekeeping/_2716_                                 0.0006
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][22]   0.0006
 chip_core/soc.core.storage[15][7]                             0.0006
 chip_core/net7066                                             0.0006
 chip_core/_15376_                                             0.0006
 chip_core/_15370_                                             0.0006
 chip_core/net14421                                            0.0006
 chip_core/soc.core.mgmtsoc_reload_storage[14]                 0.0006
 chip_core/_08322_                                             0.0006
 chip_core/_14422_                                             0.0006
 chip_core/_13004_                                             0.0006
 chip_core/net5185                                             0.0006
 chip_core/mgmt_buffers.la_data_out_core[15]                   0.0006
 chip_core/housekeeping/_0028_                                 0.0006
 chip_core/_03063_                                             0.0006
 chip_core/_09629_                                             0.0006
 chip_core/housekeeping/net419                                 0.0006
 chip_core/net7589                                             0.0006
 chip_core/_12169_                                             0.0006
 chip_core/_09062_                                             0.0006
 chip_core/net3446                                             0.0006
 chip_core/net12565                                            0.0006
 chip_core/_14533_                                             0.0006
 chip_core/net4883                                             0.0006
 chip_core/_09235_                                             0.0006
 chip_core/_04528_                                             0.0006
 chip_core/_10392_                                             0.0006
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]   0.0006
 chip_core/_04465_                                             0.0006
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][17]     0.0006
 chip_core/_07738_                                             0.0006
 chip_core/_13379_                                             0.0006
 chip_core/housekeeping/_0483_                                 0.0006
 chip_core/_03244_                                             0.0006
 chip_core/_13453_                                             0.0006
 chip_core/net1487                                             0.0006
 chip_core/_11549_                                             0.0006
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][9]      0.0006
 chip_core/net5949                                             0.0006
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][16]     0.0006
 chip_core/net11040                                            0.0006
 chip_core/mprj/mprj/net20                                     0.0006
 chip_core/housekeeping/net1357                                0.0006
 chip_core/net4535                                             0.0006
 chip_core/net4939                                             0.0006
 chip_core/net11304                                            0.0006
 chip_core/net1497                                             0.0006
 chip_core/net11407                                            0.0006
 chip_core/net8087                                             0.0006
 chip_core/housekeeping/net1438                                0.0006
 chip_core/housekeeping/net907                                 0.0006
 chip_core/_13097_                                             0.0006
 chip_core/_09132_                                             0.0006
 chip_core/net13372                                            0.0006
 chip_core/net6603                                             0.0006
 chip_core/net13018                                            0.0006
 chip_core/net11929                                            0.0006
 chip_core/_12351_                                             0.0006
 chip_core/net9035                                             0.0006
 chip_core/net12261                                            0.0006
 chip_core/net1034                                             0.0006
 chip_core/_11956_                                             0.0006
 chip_core/net9703                                             0.0006
 chip_core/gpio_control_in_1a[0].shift_register[3]             0.0006
 chip_core/housekeeping/net1723                                0.0006
 chip_core/housekeeping/_1405_                                 0.0006
 chip_core/gpio_control_bidir_1[0].shift_register[3]           0.0006
 chip_core/net11627                                            0.0006
 chip_core/soc.core.multiregimpl83_regs0                       0.0006
 chip_core/_11261_                                             0.0006
 chip_core/housekeeping/_1922_                                 0.0006
 chip_core/housekeeping/net1442                                0.0006
 chip_core/_13498_                                             0.0006
 chip_core/net3370                                             0.0006
 chip_core/housekeeping/net1392                                0.0006
 chip_core/_03067_                                             0.0006
 chip_core/housekeeping/net881                                 0.0006
 chip_core/net8343                                             0.0006
 chip_core/mprj/mprj/net882                                    0.0006
 chip_core/housekeeping/_2333_                                 0.0006
 chip_core/_11634_                                             0.0006
 chip_core/soc.core.storage[3][2]                              0.0006
 chip_core/housekeeping/net1289                                0.0006
 chip_core/_12984_                                             0.0006
 chip_core/_13144_                                             0.0006
 chip_core/mprj/mprj/net709                                    0.0006
 chip_core/housekeeping/_2495_                                 0.0006
 chip_core/_14481_                                             0.0006
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][14]     0.0006
 chip_core/_10891_                                             0.0006
 chip_core/net4496                                             0.0006
 chip_core/_13731_                                             0.0006
 chip_core/mprj/mprj/net1048                                   0.0006
 chip_core/_14391_                                             0.0006
 chip_core/_14507_                                             0.0006
 chip_core/net13212                                            0.0006
 chip_core/net8186                                             0.0006
 chip_core/net1868                                             0.0006
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][23]     0.0006
 chip_core/net14819                                            0.0006
 chip_core/net6591                                             0.0006
 chip_core/housekeeping/_2480_                                 0.0006
 chip_core/housekeeping/_2603_                                 0.0006
 chip_core/housekeeping/_0687_                                 0.0006
 chip_core/soc.core.multiregimpl54_regs0                       0.0006
 chip_core/_13511_                                             0.0006
 chip_core/_07826_                                             0.0006
 chip_core/_11405_                                             0.0006
 chip_core/housekeeping/_2627_                                 0.0006
 chip_core/housekeeping/net1231                                0.0006
 chip_core/net6908                                             0.0006
 chip_core/mprj/mprj/net336                                    0.0006
 chip_core/_14462_                                             0.0006
 chip_core/housekeeping/net664                                 0.0006
 chip_core/_12097_                                             0.0006
 chip_core/housekeeping/net3076                                0.0006
 chip_core/net11566                                            0.0006
 chip_core/housekeeping/net888                                 0.0006
 chip_core/net11618                                            0.0006
 chip_core/_14522_                                             0.0006
 chip_core/housekeeping/_2960_                                 0.0006
 chip_core/housekeeping/net1018                                0.0006
 chip_core/housekeeping/_0017_                                 0.0006
 chip_core/_12087_                                             0.0006
 chip_core/_13800_                                             0.0006
 chip_core/housekeeping/net1213                                0.0006
 chip_core/net12240                                            0.0006
 chip_core/housekeeping/net1291                                0.0006
 chip_core/net8033                                             0.0006
 chip_core/housekeeping/net743                                 0.0006
 chip_core/_07511_                                             0.0006
 chip_core/housekeeping/net1256                                0.0006
 chip_core/net11997                                            0.0006
 chip_core/_04173_                                             0.0006
 chip_core/housekeeping/net547                                 0.0006
 chip_core/net2643                                             0.0006
 chip_core/net6036                                             0.0006
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][9]      0.0006
 chip_core/_09895_                                             0.0006
 chip_core/net8347                                             0.0006
 chip_core/housekeeping/net1034                                0.0006
 chip_core/housekeeping/net1037                                0.0006
 chip_core/_15170_                                             0.0006
 chip_core/_13282_                                             0.0006
 chip_core/mgmt_buffers.la_data_in_mprj[1]                     0.0006
 chip_core/housekeeping/_2279_                                 0.0006
 chip_core/housekeeping/_1267_                                 0.0006
 chip_core/net7091                                             0.0006
 chip_core/mprj/mprj/net1030                                   0.0006
 chip_core/_04202_                                             0.0006
 chip_core/_15325_                                             0.0006
 chip_core/housekeeping/net674                                 0.0006
 chip_core/_09414_                                             0.0006
 chip_core/housekeeping/net619                                 0.0006
 chip_core/housekeeping/_2680_                                 0.0006
 chip_core/_09746_                                             0.0006
 chip_core/housekeeping/net559                                 0.0006
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][2]       0.0006
 chip_core/_15212_                                             0.0006
 chip_core/net8288                                             0.0006
 chip_core/soc.core.mgmtsoc_value[4]                           0.0006
 chip_core/net6869                                             0.0006
 chip_core/mprj/mprj/net490                                    0.0006
 chip_core/_09471_                                             0.0006
 chip_core/_09909_                                             0.0006
 chip_core/net3472                                             0.0006
 chip_core/net4911                                             0.0006
 chip_core/_07653_                                             0.0006
 chip_core/net4021                                             0.0006
 chip_core/_02889_                                             0.0006
 chip_core/net5851                                             0.0006
 chip_core/net7384                                             0.0006
 chip_core/_13914_                                             0.0006
 chip_core/net6653                                             0.0006
 chip_core/net12546                                            0.0006
 chip_core/net12579                                            0.0006
 chip_core/net6608                                             0.0006
 chip_core/net11828                                            0.0006
 chip_core/housekeeping/net581                                 0.0006
 chip_core/housekeeping/net838                                 0.0006
 chip_core/net11918                                            0.0006
 chip_core/net12758                                            0.0006
 chip_core/_09872_                                             0.0006
 chip_core/net2708                                             0.0006
 chip_core/housekeeping/net1229                                0.0006
 chip_core/mprj/mprj/net1089                                   0.0006
 chip_core/net14601                                            0.0006
 chip_core/soc.core.slave_sel_r[0]                             0.0006
 chip_core/mprj/mprj/net1066                                   0.0006
 chip_core/net2711                                             0.0006
 chip_core/net14912                                            0.0006
 chip_core/housekeeping/net1239                                0.0006
 chip_core/mprj/mprj/net1119                                   0.0006
 chip_core/mprj/mprj/net536                                    0.0005
 chip_core/net7875                                             0.0005
 chip_core/net11558                                            0.0005
 chip_core/housekeeping/net1035                                0.0005
 chip_core/net6275                                             0.0005
 chip_core/net13258                                            0.0005
 chip_core/housekeeping/_2534_                                 0.0005
 chip_core/net4347                                             0.0005
 chip_core/_07251_                                             0.0005
 chip_core/_07148_                                             0.0005
 chip_core/net5058                                             0.0005
 chip_core/housekeeping/net704                                 0.0005
 chip_core/_09450_                                             0.0005
 chip_core/_08961_                                             0.0005
 chip_core/net1673                                             0.0005
 chip_core/net7884                                             0.0005
 chip_core/housekeeping/net1139                                0.0005
 chip_core/net12777                                            0.0005
 chip_core/net14533                                            0.0005
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][31]   0.0005
 chip_core/_14292_                                             0.0005
 chip_core/housekeeping/_1313_                                 0.0005
 chip_core/net2590                                             0.0005
 chip_core/housekeeping/net508                                 0.0005
 chip_core/net6881                                             0.0005
 chip_core/net8118                                             0.0005
 chip_core/_09133_                                             0.0005
 chip_core/_11321_                                             0.0005
 chip_core/mprj/mprj/net671                                    0.0005
 chip_core/housekeeping/net3214                                0.0005
 chip_core/housekeeping/net746                                 0.0005
 chip_core/net6124                                             0.0005
 chip_core/_14491_                                             0.0005
 chip_core/_13837_                                             0.0005
 chip_core/_03974_                                             0.0005
 chip_core/_12108_                                             0.0005
 chip_core/mprj/mprj/net1101                                   0.0005
 chip_core/_11624_                                             0.0005
 chip_core/mprj/mprj/_099_                                     0.0005
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[1]   0.0005
 chip_core/mprj/mprj/net335                                    0.0005
 chip_core/_09217_                                             0.0005
 chip_core/net13100                                            0.0005
 chip_core/net8278                                             0.0005
 chip_core/net9390                                             0.0005
 chip_core/_00389_                                             0.0005
 chip_core/_12134_                                             0.0005
 chip_core/net13631                                            0.0005
 chip_core/mprj/mprj/net509                                    0.0005
 chip_core/_13117_                                             0.0005
 chip_core/_12100_                                             0.0005
 chip_core/_08620_                                             0.0005
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[0]   0.0005
 chip_core/net8316                                             0.0005
 chip_core/net12550                                            0.0005
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][17]     0.0005
 chip_core/housekeeping/net1469                                0.0005
 chip_core/_15164_                                             0.0005
 chip_core/housekeeping/_0029_                                 0.0005
 chip_core/housekeeping/net387                                 0.0005
 chip_core/_15456_                                             0.0005
 chip_core/net14095                                            0.0005
 chip_core/net5469                                             0.0005
 chip_core/housekeeping/_2294_                                 0.0005
 chip_core/net9633                                             0.0005
 chip_core/_09647_                                             0.0005
 chip_core/net1485                                             0.0005
 chip_core/net11300                                            0.0005
 chip_core/net4769                                             0.0005
 chip_core/_14543_                                             0.0005
 chip_core/_13131_                                             0.0005
 chip_core/_11503_                                             0.0005
 chip_core/housekeeping/_2846_                                 0.0005
 chip_core/housekeeping/net800                                 0.0005
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][17]     0.0005
 chip_core/housekeeping/net1313                                0.0005
 chip_core/net11591                                            0.0005
 chip_core/net7451                                             0.0005
 chip_core/_12186_                                             0.0005
 chip_core/net12900                                            0.0005
 chip_core/mprj/mprj/net330                                    0.0005
 chip_core/housekeeping/net1323                                0.0005
 chip_core/_14424_                                             0.0005
 chip_core/_08635_                                             0.0005
 chip_core/housekeeping/net614                                 0.0005
 chip_core/net14686                                            0.0005
 chip_core/_13833_                                             0.0005
 chip_core/net12164                                            0.0005
 chip_core/mprj/mprj/net1168                                   0.0005
 chip_core/net9544                                             0.0005
 chip_core/housekeeping/net146                                 0.0005
 chip_core/_11491_                                             0.0005
 chip_core/housekeeping/_0088_                                 0.0005
 chip_core/net9440                                             0.0005
 chip_core/net9039                                             0.0005
 chip_core/soc.core.storage_1[15][5]                           0.0005
 chip_core/_12868_                                             0.0005
 chip_core/net5302                                             0.0005
 chip_core/mprj/mprj/net601                                    0.0005
 chip_core/housekeeping/net1343                                0.0005
 chip_core/net6194                                             0.0005
 chip_core/net14604                                            0.0005
 chip_core/net6974                                             0.0005
 chip_core/net13637                                            0.0005
 chip_core/housekeeping/net1372                                0.0005
 chip_core/net14140                                            0.0005
 chip_core/_11501_                                             0.0005
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[9]   0.0005
 chip_core/housekeeping/net593                                 0.0005
 chip_core/housekeeping/net1132                                0.0005
 chip_core/_03153_                                             0.0005
 chip_core/soc.core.mgmtsoc_bus_errors[13]                     0.0005
 chip_core/housekeeping/net1463                                0.0005
 chip_core/mgmt_buffers.la_data_in_mprj_bar[12]                0.0005
 chip_core/housekeeping/net760                                 0.0005
 chip_core/_12945_                                             0.0005
 chip_core/housekeeping/_0719_                                 0.0005
 chip_core/_04064_                                             0.0005
 chip_core/housekeeping/_0049_                                 0.0005
 chip_core/housekeeping/net703                                 0.0005
 chip_core/net4208                                             0.0005
 chip_core/_11427_                                             0.0005
 chip_core/housekeeping/net645                                 0.0005
 chip_core/net9215                                             0.0005
 chip_core/housekeeping/net646                                 0.0005
 chip_core/mprj/mprj/net1129                                   0.0005
 chip_core/housekeeping/net3300                                0.0005
 chip_core/_04110_                                             0.0005
 chip_core/net14056                                            0.0005
 chip_core/_09052_                                             0.0005
 chip_core/housekeeping/_3108_                                 0.0005
 chip_core/_12133_                                             0.0005
 chip_core/_15104_                                             0.0005
 chip_core/housekeeping/_2918_                                 0.0005
 chip_core/housekeeping/net381                                 0.0005
 chip_core/_12974_                                             0.0005
 chip_core/_15159_                                             0.0005
 chip_core/housekeeping/net2352                                0.0005
 chip_core/net4988                                             0.0005
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][21]   0.0005
 chip_core/net13266                                            0.0005
 chip_core/_14209_                                             0.0005
 chip_core/_03267_                                             0.0005
 chip_core/net5884                                             0.0005
 chip_core/housekeeping/net786                                 0.0005
 chip_core/_12267_                                             0.0005
 chip_core/mprj/mprj/net545                                    0.0005
 chip_core/net11882                                            0.0005
 chip_core/net10922                                            0.0005
 chip_core/_13137_                                             0.0005
 chip_core/net13359                                            0.0005
 chip_core/net13464                                            0.0005
 chip_core/net2719                                             0.0005
 chip_core/net12285                                            0.0005
 chip_core/net10938                                            0.0005
 chip_core/housekeeping/net820                                 0.0005
 chip_core/housekeeping/net1121                                0.0005
 chip_core/housekeeping/_0408_                                 0.0005
 chip_core/net5853                                             0.0004
 chip_core/mprj/mprj/net873                                    0.0004
 chip_core/_03074_                                             0.0004
 chip_core/housekeeping/_0754_                                 0.0004
 chip_core/housekeeping/net1127                                0.0004
 chip_core/net8695                                             0.0004
 chip_core/housekeeping/_3170_                                 0.0004
 chip_core/housekeeping/net1152                                0.0004
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[5]   0.0004
 chip_core/_03143_                                             0.0004
 chip_core/net9104                                             0.0004
 chip_core/net12828                                            0.0004
 chip_core/housekeeping/_2679_                                 0.0004
 chip_core/_13120_                                             0.0004
 chip_core/net9666                                             0.0004
 chip_core/housekeeping/net751                                 0.0004
 chip_core/net12515                                            0.0004
 chip_core/_10328_                                             0.0004
 chip_core/_03048_                                             0.0004
 chip_core/_14054_                                             0.0004
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][16]   0.0004
 chip_core/net6998                                             0.0004
 chip_core/_14228_                                             0.0004
 chip_core/_13178_                                             0.0004
 chip_core/net10743                                            0.0004
 chip_core/_12367_                                             0.0004
 chip_core/_09141_                                             0.0004
 chip_core/mprj/mprj/net455                                    0.0004
 chip_core/net7246                                             0.0004
 chip_core/housekeeping/net1422                                0.0004
 chip_core/housekeeping/net1241                                0.0004
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[29]   0.0004
 chip_core/net14927                                            0.0004
 chip_core/net7077                                             0.0004
 chip_core/mprj/mprj/net522                                    0.0004
 chip_core/gpio_control_in_1a[2].shift_register[9]             0.0004
 chip_core/housekeeping/net1451                                0.0004
 chip_core/_15402_                                             0.0004
 chip_core/housekeeping/_1973_                                 0.0004
 chip_core/net6727                                             0.0004
 chip_core/mgmt_buffers.la_data_in_mprj[7]                     0.0004
 chip_core/_13976_                                             0.0004
 chip_core/_09761_                                             0.0004
 chip_core/housekeeping/net969                                 0.0004
 chip_core/net3414                                             0.0004
 chip_core/housekeeping/net715                                 0.0004
 chip_core/net5939                                             0.0004
 chip_core/soc.core.dbg_uart_rx_data[7]                        0.0004
 chip_core/housekeeping/net650                                 0.0004
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[25]   0.0004
 chip_core/_03376_                                             0.0004
 chip_core/_11557_                                             0.0004
 chip_core/soc.core.multiregimpl34_regs1                       0.0004
 chip_core/housekeeping/net902                                 0.0004
 chip_core/_11540_                                             0.0004
 chip_core/net8486                                             0.0004
 chip_core/mprj/mprj/net1167                                   0.0004
 chip_core/net8104                                             0.0004
 chip_core/net12813                                            0.0004
 chip_core/net14242                                            0.0004
 chip_core/housekeeping/_1132_                                 0.0004
 chip_core/housekeeping/net631                                 0.0004
 chip_core/net11621                                            0.0004
 chip_core/housekeeping/net523                                 0.0004
 chip_core/net7428                                             0.0004
 chip_core/housekeeping/net1243                                0.0004
 chip_core/_15179_                                             0.0004
 chip_core/net6512                                             0.0004
 chip_core/_09941_                                             0.0004
 chip_core/_15502_                                             0.0004
 chip_core/net13260                                            0.0004
 chip_core/housekeeping/net984                                 0.0004
 chip_core/housekeeping/net1506                                0.0004
 chip_core/soc.core.interface3_bank_bus_dat_r[0]               0.0004
 chip_core/mprj/mprj/net767                                    0.0004
 chip_core/_15156_                                             0.0004
 chip_core/mprj/mprj/net726                                    0.0004
 chip_core/_11938_                                             0.0004
 chip_core/net12085                                            0.0004
 chip_core/net13300                                            0.0004
 chip_core/net13463                                            0.0004
 chip_core/net986                                              0.0004
 chip_core/_01378_                                             0.0004
 chip_core/mprj/mprj/net1120                                   0.0004
 chip_core/mprj/mprj/net7                                      0.0004
 chip_core/net11949                                            0.0004
 chip_core/housekeeping/_0820_                                 0.0004
 chip_core/net2997                                             0.0004
 chip_core/_12926_                                             0.0004
 chip_core/housekeeping/net720                                 0.0004
 chip_core/_13059_                                             0.0004
 chip_core/mprj/mprj/net404                                    0.0004
 chip_core/housekeeping/_0759_                                 0.0004
 chip_core/housekeeping/net994                                 0.0004
 chip_core/mprj/mprj/_130_                                     0.0004
 chip_core/_03219_                                             0.0004
 chip_core/net12915                                            0.0004
 chip_core/mprj/mprj/net1024                                   0.0004
 chip_core/housekeeping/_2828_                                 0.0004
 chip_core/housekeeping/net597                                 0.0004
 chip_core/_13985_                                             0.0004
 chip_core/housekeeping/net882                                 0.0004
 chip_core/_11541_                                             0.0004
 chip_core/net13252                                            0.0004
 chip_core/housekeeping/net1434                                0.0004
 chip_core/_12354_                                             0.0004
 chip_core/net10873                                            0.0004
 chip_core/mprj/mprj/net784                                    0.0004
 chip_core/housekeeping/net1021                                0.0004
 chip_core/housekeeping/net1444                                0.0004
 chip_core/net5994                                             0.0003
 chip_core/net1730                                             0.0003
 chip_core/housekeeping/net1159                                0.0003
 chip_core/_09388_                                             0.0003
 chip_core/net13578                                            0.0003
 chip_core/soc.core.spi_master_cs_mode                         0.0003
 chip_core/_13971_                                             0.0003
 chip_core/net8775                                             0.0003
 chip_core/housekeeping/_0076_                                 0.0003
 chip_core/housekeeping/net923                                 0.0003
 chip_core/housekeeping/net1277                                0.0003
 chip_core/_09549_                                             0.0003
 chip_core/_09418_                                             0.0003
 chip_core/mgmt_buffers.la_data_in_mprj[10]                    0.0003
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[1]   0.0003
 chip_core/_15544_                                             0.0003
 chip_core/_02891_                                             0.0003
 chip_core/housekeeping/_0858_                                 0.0003
 chip_core/net4207                                             0.0003
 chip_core/housekeeping/net1258                                0.0003
 chip_core/_01376_                                             0.0003
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][29]     0.0003
 chip_core/mprj/mprj/net307                                    0.0003
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][29]   0.0003
 chip_core/housekeeping/_1955_                                 0.0003
 chip_core/housekeeping/_0898_                                 0.0003
 chip_core/housekeeping/_0832_                                 0.0003
 chip_core/_13024_                                             0.0003
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][22]     0.0003
 chip_core/_13501_                                             0.0003
 chip_core/_02895_                                             0.0003
 chip_core/net1549                                             0.0003
 chip_core/_12968_                                             0.0003
 chip_core/housekeeping/net942                                 0.0003
 chip_core/_10988_                                             0.0003
 chip_core/_13973_                                             0.0003
 chip_core/net12527                                            0.0003
 chip_core/soc.core.la_out_storage[17]                         0.0003
 chip_core/housekeeping/net562                                 0.0003
 chip_core/net13417                                            0.0003
 chip_core/_08625_                                             0.0003
 chip_core/net8923                                             0.0003
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][14]     0.0003
 chip_core/net12868                                            0.0003
 chip_core/housekeeping/_0673_                                 0.0003
 chip_core/housekeeping/hkspi.odata[4]                         0.0002
 chip_core/housekeeping/net916                                 0.0002
 chip_core/_09207_                                             0.0002
 chip_core/_15174_                                             0.0002
 chip_core/mprj/mprj/net746                                    0.0002
 chip_core/_12958_                                             0.0002
 chip_core/_08855_                                             0.0002
 chip_core/_09101_                                             0.0002
 chip_core/net2419                                             0.0002
 chip_core/net12848                                            0.0002
 chip_core/_14247_                                             0.0002
 chip_core/soc.core.interface6_bank_bus_dat_r[30]              0.0002
 chip_core/_14444_                                             0.0002
 chip_core/_09539_                                             0.0002
 chip_core/net6950                                             0.0002
 chip_core/_13488_                                             0.0002
 chip_core/net2522                                             0.0002
 chip_core/_13193_                                             0.0002
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][23]   0.0002
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][18]      0.0002
 chip_core/net12904                                            0.0001
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][23]   0.0001
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[27]   0.0001
 chip_core/soc.core.la_oe_storage[115]                         0.0001
 chip_core/net12219                                            0.0001
 chip_core/net1743                                             0.0001
 chip_core/gpio_control_in_1a[0].shift_register[11]            0.0001
 chip_core/net1740                                             0.0001
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][24]     0.0001
 chip_core/net1273                                             0.0001
 chip_core/net4775                                             0.0001
 chip_core/net2629                                             0.0000
 chip_core/_03412_                                             0.0000
 chip_core/mprj/mprj/net415                                    0.0000
 chip_core/net1698                                             0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[31]   0.0000
 chip_core/net4978                                             0.0000
 chip_core/net4976                                             0.0000
 chip_core/net4941                                             0.0000
 chip_core/gpio_control_bidir_2[0].shift_register[4]           0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0   0.0000
 chip_core/net4930                                            -0.0000
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[16]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/_15403_                                            -0.0000
 chip_core/soc.core.mgmtsoc_bus_errors[27]                     0.0000
 chip_core/gpio_control_bidir_2[0].shift_register[2]          -0.0000
 chip_core/soc.core.mgmtsoc_bus_errors[26]                     0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[14]   0.0000
 chip_core/net4798                                             0.0000
 chip_core/net4735                                             0.0000
 chip_core/gpio_control_bidir_2[0].shift_register[1]           0.0000
 chip_core/soc.core.mgmtsoc_bus_errors[25]                     0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/gpio_control_bidir_2[0].shift_register[0]          -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net4634                                             0.0000
 chip_core/soc.core.interface0_bank_bus_dat_r[13]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.mgmtsoc_bus_errors[23]                     0.0000
 chip_core/soc.core.interface0_bank_bus_dat_r[12]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/net4547                                            -0.0000
 chip_core/net4518                                             0.0000
 chip_core/net4514                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/_14113_                                            -0.0000
 chip_core/soc.core.interface0_bank_bus_dat_r[10]             -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/gpio_control_in_2[8].shift_register[11]             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/gpio_control_in_2[8].shift_register[10]             0.0000
 chip_core/_13693_                                            -0.0000
 chip_core/gpio_control_bidir_2[1].shift_register[11]          0.0000
 chip_core/net4488                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 chip_core/net4459                                             0.0000
 chip_core/net4437                                             0.0000
 chip_core/soc.core.dbg_uart_tx_count[1]                       0.0000
 chip_core/_14105_                                            -0.0000
 chip_core/_08139_                                            -0.0000
 chip_core/soc.core.dbg_uart_tx_count[0]                       0.0000
 chip_core/_08135_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/_11380_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0   0.0000
 chip_core/net4381                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/net4342                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][3]       0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/soc.core.mgmtsoc_load_storage[9]                    0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][2]       0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.mgmtsoc_load_storage[8]                    0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][12]    -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_07287_                                            -0.0000
 chip_core/soc.core.mgmtsoc_load_storage[6]                   -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/net4287                                            -0.0000
 chip_core/net4276                                            -0.0000
 chip_core/soc.core.mgmtsoc_load_storage[5]                    0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/net4267                                             0.0000
 chip_core/_14509_                                            -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_posedge_reg      0.0000
 chip_core/net4249                                             0.0000
 chip_core/_14506_                                             0.0000
 chip_core/soc.core.mgmtsoc_load_storage[4]                    0.0000
 chip_core/soc.core.mgmtsoc_load_storage[2]                   -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][25]    -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/_07904_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net4166                                            -0.0000
 chip_core/net4158                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/net4106                                             0.0000
 chip_core/net4100                                            -0.0000
 chip_core/soc.core.mgmtsoc_bus_errors[19]                    -0.0000
 chip_core/soc.core.dbg_uart_count[19]                        -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0   0.0000
 chip_core/net4060                                             0.0000
 chip_core/net1965                                            -0.0000
 chip_core/net1961                                            -0.0000
 chip_core/soc.core.mgmtsoc_bus_errors[18]                    -0.0000
 chip_core/net1947                                            -0.0000
 chip_core/soc.core.dbg_uart_count[18]                        -0.0000
 chip_core/net1945                                            -0.0000
 chip_core/net1942                                            -0.0000
 chip_core/soc.core.mgmtsoc_bus_errors[17]                    -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1941                                            -0.0000
 chip_core/net4019                                             0.0000
 chip_core/_12600_                                            -0.0000
 chip_core/net4005                                             0.0000
 chip_core/soc.core.mgmtsoc_bus_errors[16]                     0.0000
 chip_core/soc.core.uart_phy_rx_phase[9]                      -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/_12389_                                            -0.0000
 chip_core/net1899                                            -0.0000
 chip_core/soc.core.dbg_uart_count[16]                        -0.0000
 chip_core/net1875                                            -0.0000
 chip_core/net1852                                            -0.0000
 chip_core/soc.core.uart_phy_rx_phase[8]                       0.0000
 chip_core/net1851                                            -0.0000
 chip_core/net1816                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398[2]  -0.0000
 chip_core/_08296_                                             0.0000
 chip_core/_08292_                                            -0.0000
 chip_core/_03060_                                            -0.0000
 chip_core/soc.core.dbg_uart_count[14]                         0.0000
 chip_core/soc.core.uart_phy_rx_phase[6]                      -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0[2]  -0.0000
 chip_core/soc.core.multiregimpl62_regs0                      -0.0000
 chip_core/soc.core.uart_phy_rx_phase[5]                      -0.0000
 chip_core/_00133_                                             0.0000
 chip_core/soc.core.dbg_uart_count[12]                        -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/net1729                                            -0.0000
 chip_core/soc.core.dbg_uart_count[11]                         0.0000
 chip_core/soc.core.mgmtsoc_bus_errors[10]                    -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/soc.core.spi_master_cs_storage[7]                   0.0000
 chip_core/_08281_                                            -0.0000
 chip_core/soc.core.dbg_uart_count[10]                        -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/net1696                                            -0.0000
 chip_core/net1694                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][8]   0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_mie_MTIE                0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/net1681                                            -0.0000
 chip_core/net1680                                            -0.0000
 chip_core/net5801                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.spi_master_cs_storage[4]                   0.0000
 chip_core/_03047_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][6]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/_03043_                                            -0.0000
 chip_core/soc.core.uart_rx_trigger_d                          0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][5]   0.0000
 chip_core/net1595                                             0.0000
 chip_core/net1593                                            -0.0000
 chip_core/soc.core.storage[5][4]                              0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/_12350_                                            -0.0000
 chip_core/soc.core.spi_master_cs_storage[1]                   0.0000
 chip_core/_08268_                                             0.0000
 chip_core/soc.core.storage[5][3]                              0.0000
 chip_core/soc.core.uart_phy_rx_rx_d                           0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/_08260_                                            -0.0000
 chip_core/soc.core.storage[5][2]                              0.0000
 chip_core/_03038_                                            -0.0000
 chip_core/soc.core.interface13_bank_bus_dat_r[0]             -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/net5696                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][1]   0.0000
 chip_core/_09515_                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[9]  -0.0000
 chip_core/_09513_                                             0.0000
 chip_core/net5630                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[8]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][29]    -0.0000
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[29]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/net5573                                            -0.0000
 chip_core/net5512                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][28]     0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/_08245_                                            -0.0000
 chip_core/_11492_                                            -0.0000
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[28]  -0.0000
 chip_core/net5490                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[5]   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0   0.0000
 chip_core/net5428                                             0.0000
 chip_core/net5422                                             0.0000
 chip_core/net5420                                             0.0000
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[27]   0.0000
 chip_core/net5417                                             0.0000
 chip_core/net14885                                            0.0000
 chip_core/_09278_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[3]   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/net5392                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][31]   0.0000
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[25]   0.0000
 chip_core/net5315                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/net14787                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[2]   0.0000
 chip_core/net5299                                             0.0000
 chip_core/net5282                                             0.0000
 chip_core/net5261                                             0.0000
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[24]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/_08216_                                            -0.0000
 chip_core/gpio_control_in_1a[5].shift_register[8]             0.0000
 chip_core/_07793_                                             0.0000
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[23]   0.0000
 chip_core/net5175                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.SEL0   0.0000
 chip_core/net5172                                            -0.0000
 chip_core/net9356                                             0.0000
 chip_core/_07371_                                             0.0000
 chip_core/net5141                                            -0.0000
 chip_core/net5111                                             0.0000
 chip_core/gpio_control_in_1a[5].shift_register[6]            -0.0000
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[22]      -0.0000
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[21]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/net5098                                            -0.0000
 chip_core/net5085                                             0.0000
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[20]  -0.0000
 chip_core/net5074                                             0.0000
 chip_core/net5045                                             0.0000
 chip_core/net5041                                             0.0000
 chip_core/net5022                                            -0.0000
 chip_core/net5004                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/net5001                                             0.0000
 chip_core/_08617_                                            -0.0000
 chip_core/housekeeping/_2682_                                -0.0000
 chip_core/housekeeping/_2528_                                 0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][11]     0.0000
 chip_core/housekeeping/net1503                                0.0000
 chip_core/housekeeping/_2525_                                -0.0000
 chip_core/soc.core.uart_tx_trigger_d                          0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/housekeeping/_2890_                                -0.0000
 chip_core/housekeeping/_3008_                                 0.0000
 chip_core/housekeeping/_2735_                                -0.0000
 chip_core/housekeeping/_2576_                                -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/housekeeping/_2941_                                 0.0000
 chip_core/housekeeping/_2570_                                 0.0000
 chip_core/housekeeping/_2628_                                -0.0000
 chip_core/soc.core.mgmtsoc_load_storage[31]                   0.0000
 chip_core/housekeeping/_3109_                                -0.0000
 chip_core/housekeeping/net1496                                0.0000
 chip_core/housekeeping/net1490                                0.0000
 chip_core/housekeeping/_3107_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/housekeeping/_2621_                                 0.0000
 chip_core/housekeeping/net1461                               -0.0000
 chip_core/gpio_control_in_2[4].shift_register[6]              0.0000
 chip_core/housekeeping/_3104_                                -0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[6]           0.0000
 chip_core/gpio_control_in_2[4].shift_register[5]              0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[5]          -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2939_                                -0.0000
 chip_core/housekeeping/_2936_                                -0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[4]           0.0000
 chip_core/housekeeping/_2564_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[2]           0.0000
 chip_core/gpio_control_in_2[4].shift_register[1]              0.0000
 chip_core/housekeeping/_2614_                                -0.0000
 chip_core/housekeeping/_2669_                                -0.0000
 chip_core/housekeeping/_0753_                                -0.0000
 chip_core/soc.core.multiregimpl78_regs0                       0.0000
 chip_core/soc.core.multiregimpl0_regs1                        0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/net3147                                            -0.0000
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[5]          0.0000
 chip_core/housekeeping/_0751_                                 0.0000
 chip_core/housekeeping/_2873_                                -0.0000
 chip_core/housekeeping/net3418                               -0.0000
 chip_core/gpio_control_bidir_1[0].shift_register[9]           0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][28]   0.0000
 chip_core/gpio_control_bidir_1[0].shift_register[7]           0.0000
 chip_core/housekeeping/_2928_                                -0.0000
 chip_core/housekeeping/_2715_                                -0.0000
 chip_core/gpio_control_bidir_1[0].shift_register[6]           0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0   0.0000
 chip_core/housekeeping/_2925_                                -0.0000
 chip_core/gpio_control_in_1[0].shift_register[11]             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2712_                                -0.0000
 chip_core/housekeeping/_2923_                                 0.0000
 chip_core/housekeeping/net2366                                0.0000
 chip_core/gpio_control_bidir_1[0].shift_register[5]          -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2555_                                -0.0000
 chip_core/housekeeping/net2357                               -0.0000
 chip_core/housekeeping/_2766_                                -0.0000
 chip_core/housekeeping/net2343                                0.0000
 chip_core/housekeeping/_2553_                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][25]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 chip_core/gpio_control_bidir_1[0].shift_register[4]          -0.0000
 chip_core/housekeeping/net2325                                0.0000
 chip_core/housekeeping/net2319                                0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][18]     0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2762_                                -0.0000
 chip_core/housekeeping/net2301                                0.0000
 chip_core/housekeeping/_3034_                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][24]  -0.0000
 chip_core/housekeeping/_2607_                                -0.0000
 chip_core/housekeeping/_2605_                                -0.0000
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[18]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/housekeeping/_3087_                                -0.0000
 chip_core/housekeeping/_2600_                                -0.0000
 chip_core/gpio_control_in_2[12].shift_register[8]             0.0000
 chip_core/housekeeping/_1439_                                -0.0000
 chip_core/housekeeping/_2867_                                -0.0000
 chip_core/soc.core.spi_master_mosi_sel[1]                    -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[18]       0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][23]  -0.0000
 chip_core/housekeeping/_3135_                                -0.0000
 chip_core/housekeeping/_2919_                                -0.0000
 chip_core/housekeeping/_2704_                                -0.0000
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[17]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 chip_core/housekeeping/_2549_                                -0.0000
 chip_core/soc.core.spi_master_mosi_sel[0]                    -0.0000
 chip_core/housekeeping/_2914_                                 0.0000
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[17]       0.0000
 chip_core/housekeeping/net2286                                0.0000
 chip_core/housekeeping/net2271                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][22]  -0.0000
 chip_core/housekeeping/_2546_                                 0.0000
 chip_core/housekeeping/_2700_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/housekeeping/net2262                                0.0000
 chip_core/housekeeping/net2259                                0.0000
 chip_core/housekeeping/_2756_                                 0.0000
 chip_core/housekeeping/net2247                                0.0000
 chip_core/housekeeping/net2241                                0.0000
 chip_core/housekeeping/net2235                               -0.0000
 chip_core/gpio_control_in_2[12].shift_register[6]             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/housekeeping/net2232                                0.0000
 chip_core/housekeeping/net2218                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][21]  -0.0000
 chip_core/housekeeping/net2215                                0.0000
 chip_core/housekeeping/_2598_                                 0.0000
 chip_core/housekeeping/_3025_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2205                               -0.0000
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[15]      -0.0000
 chip_core/housekeeping/_3074_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/gpio_control_in_2[12].shift_register[4]             0.0000
 chip_core/housekeeping/_2855_                                -0.0000
 chip_core/housekeeping/net3215                                0.0000
 chip_core/housekeeping/_2640_                                -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/housekeeping/_2852_                                 0.0000
 chip_core/housekeeping/_2697_                                -0.0000
 chip_core/housekeeping/_2483_                                -0.0000
 chip_core/housekeeping/net1631                               -0.0000
 chip_core/housekeeping/_2693_                                -0.0000
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[13]       0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/housekeeping/net1611                                0.0000
 chip_core/housekeeping/net2193                               -0.0000
 chip_core/soc.core.mgmtsoc_master_rx_fifo_source_payload_data[12]   0.0000
 chip_core/housekeeping/_2538_                                -0.0000
 chip_core/soc.core.mgmtsoc_load_storage[28]                   0.0000
 chip_core/housekeeping/net2185                                0.0000
 chip_core/housekeeping/_2902_                                 0.0000
 chip_core/housekeeping/_2535_                                -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][11]     0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2533_                                -0.0000
 chip_core/housekeeping/_2745_                                -0.0000
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[12]       0.0000
 chip_core/housekeeping/_2589_                                -0.0000
 chip_core/housekeeping/_2530_                                 0.0000
 chip_core/soc.core.mgmtsoc_load_storage[27]                  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][27]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[3]          0.0000
 chip_core/housekeeping/_2953_                                -0.0000
 chip_core/housekeeping/_2586_                                -0.0000
 chip_core/soc.core.gpioin4_pending_re                         0.0000
 chip_core/housekeeping/_0091_                                -0.0000
 chip_core/housekeeping/_3066_                                 0.0000
 chip_core/housekeeping/_2636_                                -0.0000
 chip_core/soc.core.dbg_uart_rx_rx_d                          -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2847_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2843_                                 0.0000
 chip_core/housekeeping/_2688_                                 0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][26]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/housekeeping/net1552                               -0.0000
 chip_core/housekeeping/_1410_                                -0.0000
 chip_core/housekeeping/net1531                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][31]   0.0000
 chip_core/housekeeping/_3111_                                 0.0000
 chip_core/housekeeping/net1522                                0.0000
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[10]       0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/mprj/mprj/_048_                                     0.0000
 chip_core/soc.core.mgmtsoc_load_storage[25]                  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][25]  -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][9]     -0.0000
 chip_core/soc.core.mgmtsoc_load_storage[23]                   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.SEL0   0.0000
 chip_core/mprj/mprj/net532                                   -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][22]   0.0000
 chip_core/mprj/mprj/net675                                    0.0000
 chip_core/soc.core.mgmtsoc_load_storage[21]                   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][21]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/mprj/mprj/_039_                                    -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 chip_core/mprj/mprj/net491                                   -0.0000
 chip_core/mprj/mprj/net5                                     -0.0000
 chip_core/mprj/mprj/net474                                   -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][2]      0.0000
 chip_core/net9080                                             0.0000
 chip_core/soc.core.multiregimpl108_regs0                      0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net2718                                            -0.0000
 chip_core/net2717                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][18]   0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_mtval[24]               0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net2699                                            -0.0000
 chip_core/net2688                                            -0.0000
 chip_core/net2679                                            -0.0000
 chip_core/soc.core.storage_1[14][5]                          -0.0000
 chip_core/net2678                                            -0.0000
 chip_core/net2676                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][16]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[17].A  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[2]          0.0000
 chip_core/net2670                                            -0.0000
 chip_core/net2668                                            -0.0000
 chip_core/net2667                                            -0.0000
 chip_core/soc.core.storage_1[14][4]                          -0.0000
 chip_core/net2661                                            -0.0000
 chip_core/soc.core.storage_1[14][3]                          -0.0000
 chip_core/net2658                                            -0.0000
 chip_core/net2656                                            -0.0000
 chip_core/net2654                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][14]  -0.0000
 chip_core/net2648                                            -0.0000
 chip_core/net2642                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][30]      0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net2636                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][29]    -0.0000
 chip_core/net2633                                            -0.0000
 chip_core/net2631                                            -0.0000
 chip_core/net2630                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][13]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net2628                                            -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_storage[4]      -0.0000
 chip_core/net2619                                            -0.0000
 chip_core/soc.core.storage_1[14][1]                           0.0000
 chip_core/net2603                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][28]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/net2602                                            -0.0000
 chip_core/net2601                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][12]   0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_storage[3]       0.0000
 chip_core/soc.core.storage_1[14][0]                           0.0000
 chip_core/_10577_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][27]  -0.0000
 chip_core/net2523                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][26]  -0.0000
 chip_core/_13078_                                            -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_storage[1]      -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][31]     0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/_13075_                                             0.0000
 chip_core/net2406                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][30]     0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/net11877                                           -0.0000
 chip_core/net11867                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][19]   0.0000
 chip_core/_07309_                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][24]     0.0000
 chip_core/soc.core.mgmtsoc_load_storage[18]                   0.0000
 chip_core/net2333                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][6]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/_14099_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][23]   0.0000
 chip_core/net2207                                            -0.0000
 chip_core/soc.core.mgmtsoc_load_storage[17]                   0.0000
 chip_core/net2201                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][17]   0.0000
 chip_core/net11676                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][22]     0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][22]   0.0000
 chip_core/soc.core.storage_1[6][2]                            0.0000
 chip_core/net2196                                            -0.0000
 chip_core/soc.core.mgmtsoc_load_storage[16]                  -0.0000
 chip_core/net2190                                             0.0000
 chip_core/net2183                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][16]   0.0000
 chip_core/net2143                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][21]  -0.0000
 chip_core/net11580                                           -0.0000
 chip_core/soc.core.storage_1[6][1]                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 chip_core/soc.core.mgmtsoc_load_storage[15]                   0.0000
 chip_core/_11573_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][15]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][3]   0.0000
 chip_core/soc.core.dbg_uart_bytes_count[1]                    0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.mgmtsoc_load_storage[14]                   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][2]   0.0000
 chip_core/_11561_                                            -0.0000
 chip_core/soc.core.dbg_uart_bytes_count[0]                    0.0000
 chip_core/soc.core.mgmtsoc_load_storage[13]                   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][13]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][12]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][0]   0.0000
 chip_core/soc.core.mgmtsoc_load_storage[11]                   0.0000
 chip_core/net3995                                            -0.0000
 chip_core/net3952                                             0.0000
 chip_core/net3938                                             0.0000
 chip_core/_11969_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][11]  -0.0000
 chip_core/soc.core.mgmtsoc_load_storage[10]                   0.0000
 chip_core/net3824                                            -0.0000
 chip_core/_11536_                                            -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]   0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[5]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/net3784                                            -0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_mask[0]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[4]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_08063_                                            -0.0000
 chip_core/_11523_                                            -0.0000
 chip_core/_11940_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[2]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/_08058_                                             0.0000
 chip_core/soc.core.multiregimpl79_regs0                       0.0000
 chip_core/net3577                                            -0.0000
 chip_core/_14019_                                            -0.0000
 chip_core/_14432_                                            -0.0000
 chip_core/gpio_control_in_2[2].shift_register[11]            -0.0000
 chip_core/net12998                                            0.0000
 chip_core/net12994                                            0.0000
 chip_core/net12986                                           -0.0000
 chip_core/net12984                                            0.0000
 chip_core/net12980                                           -0.0000
 chip_core/net12978                                           -0.0000
 chip_core/net12976                                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/net45                                               0.0000
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[1]         -0.0000
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[0]          0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_count[0]        -0.0000
 chip_core/net12968                                            0.0000
 chip_core/net12966                                            0.0000
 chip_core/net12964                                            0.0000
 chip_core/net12962                                           -0.0000
 chip_core/net12960                                           -0.0000
 chip_core/net12958                                           -0.0000
 chip_core/net12956                                            0.0000
 chip_core/net12954                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net12944                                           -0.0000
 chip_core/net12942                                            0.0000
 chip_core/net12936                                            0.0000
 chip_core/net12934                                            0.0000
 chip_core/net12930                                            0.0000
 chip_core/net12926                                            0.0000
 chip_core/net12918                                            0.0000
 chip_core/net12912                                           -0.0000
 chip_core/net12910                                            0.0000
 chip_core/net12908                                           -0.0000
 chip_core/net12906                                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net12902                                           -0.0000
 chip_core/_05116_                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][23]      0.0000
 chip_core/_14006_                                            -0.0000
 chip_core/net12898                                           -0.0000
 chip_core/net12894                                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net12890                                           -0.0000
 chip_core/net12886                                            0.0000
 chip_core/_08034_                                            -0.0000
 chip_core/net12884                                            0.0000
 chip_core/net12882                                            0.0000
 chip_core/net12876                                            0.0000
 chip_core/net12874                                            0.0000
 chip_core/net12872                                            0.0000
 chip_core/net12870                                            0.0000
 chip_core/net12866                                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_14785_                                             0.0000
 chip_core/net12856                                            0.0000
 chip_core/net12854                                           -0.0000
 chip_core/net12852                                            0.0000
 chip_core/_13167_                                            -0.0000
 chip_core/soc.core.uart_phy_tx_count[2]                       0.0000
 chip_core/net12844                                            0.0000
 chip_core/net12842                                           -0.0000
 chip_core/net12840                                           -0.0000
 chip_core/net12838                                            0.0000
 chip_core/net12836                                            0.0000
 chip_core/net12832                                            0.0000
 chip_core/net12830                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][19]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net12826                                            0.0000
 chip_core/net12822                                           -0.0000
 chip_core/net12818                                            0.0000
 chip_core/net12816                                            0.0000
 chip_core/net12814                                            0.0000
 chip_core/net12812                                           -0.0000
 chip_core/net12808                                            0.0000
 chip_core/_15463_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net7581                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][17]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][21]    -0.0000
 chip_core/_15454_                                             0.0000
 chip_core/_15450_                                            -0.0000
 chip_core/net3200                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][14]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][13]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/_07179_                                             0.0000
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_address[7]  -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]   0.0000
 chip_core/_12937_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][11]   0.0000
 chip_core/_12518_                                             0.0000
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_address[6]  -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_13977_                                            -0.0000
 chip_core/_03612_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][10]  -0.0000
 chip_core/_12920_                                            -0.0000
 chip_core/_13129_                                            -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_08192_                                            -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]   0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]   0.0000
 chip_core/_13941_                                             0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net4829                                             0.0000
 chip_core/soc.core.multiregimpl92_regs0                       0.0000
 chip_core/net4786                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][3]       0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/net4680                                             0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]   0.0000
 chip_core/net4643                                             0.0000
 chip_core/gpio_control_in_1[3].shift_register[9]              0.0000
 chip_core/_10353_                                            -0.0000
 chip_core/_14536_                                            -0.0000
 chip_core/soc.core.interface3_bank_bus_dat_r[15]             -0.0000
 chip_core/soc.core.multiregimpl24_regs1                      -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 chip_core/_11607_                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][17]     -0.0000
 chip_core/gpio_control_in_1[3].shift_register[5]              0.0000
 chip_core/_09187_                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][28]   0.0000
 chip_core/net4425                                             0.0000
 chip_core/net4418                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][15]      0.0000
 chip_core/gpio_control_in_1[3].shift_register[3]              0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][26]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[2].X  -0.0000
 chip_core/net1822                                            -0.0000
 chip_core/net3272                                            -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_valid    -0.0000
 chip_core/net4317                                            -0.0000
 chip_core/gpio_control_in_1[3].shift_register[2]              0.0000
 chip_core/_11377_                                             0.0000
 chip_core/gpio_control_in_1[3].shift_register[1]             -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net13755                                            0.0000
 chip_core/net13749                                           -0.0000
 chip_core/net13743                                           -0.0000
 chip_core/net13740                                            0.0000
 chip_core/net13734                                           -0.0000
 chip_core/net13722                                           -0.0000
 chip_core/net13716                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][23]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][16]     0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net13713                                           -0.0000
 chip_core/net13710                                            0.0000
 chip_core/net13707                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][22]   0.0000
 chip_core/net13701                                           -0.0000
 chip_core/net4273                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net4219                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net13695                                           -0.0000
 chip_core/_08113_                                            -0.0000
 chip_core/_08111_                                             0.0000
 chip_core/_08110_                                             0.0000
 chip_core/net13616                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][20]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1630                                            -0.0000
 chip_core/net13614                                            0.0000
 chip_core/net13612                                           -0.0000
 chip_core/net13608                                           -0.0000
 chip_core/net13606                                            0.0000
 chip_core/net13600                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][6]      0.0000
 chip_core/net4168                                             0.0000
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]   0.0000
 chip_core/_08107_                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][9]   0.0000
 chip_core/net13596                                            0.0000
 chip_core/net13594                                           -0.0000
 chip_core/net13582                                            0.0000
 chip_core/net13580                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][31]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net13572                                           -0.0000
 chip_core/net13568                                            0.0000
 chip_core/net13564                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][30]   0.0000
 chip_core/soc.core.storage[6][7]                             -0.0000
 chip_core/net13556                                            0.0000
 chip_core/net13554                                            0.0000
 chip_core/net13552                                            0.0000
 chip_core/net13550                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][7]   0.0000
 chip_core/net13544                                           -0.0000
 chip_core/net13538                                            0.0000
 chip_core/net13536                                            0.0000
 chip_core/net13534                                            0.0000
 chip_core/net13532                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][0]     -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net13528                                           -0.0000
 chip_core/net13522                                            0.0000
 chip_core/net13514                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][5]  -0.0000
 chip_core/net13512                                           -0.0000
 chip_core/net13510                                            0.0000
 chip_core/net13508                                           -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/net1435                                            -0.0000
 chip_core/_11267_                                             0.0000
 chip_core/net13504                                            0.0000
 chip_core/net13500                                           -0.0000
 chip_core/net4090                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][4]   0.0000
 chip_core/net1943                                            -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]   0.0000
 chip_core/net1915                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][3]   0.0000
 chip_core/net1908                                            -0.0000
 chip_core/net13494                                            0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net13490                                            0.0000
 chip_core/net13488                                            0.0000
 chip_core/net13486                                            0.0000
 chip_core/net13484                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][2]   0.0000
 chip_core/net13482                                           -0.0000
 chip_core/net13476                                            0.0000
 chip_core/net13470                                            0.0000
 chip_core/net13468                                           -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]   0.0000
 chip_core/net13466                                           -0.0000
 chip_core/net13462                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][1]   0.0000
 chip_core/net13458                                            0.0000
 chip_core/net13456                                            0.0000
 chip_core/net13454                                           -0.0000
 chip_core/net13452                                           -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][8]      -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net13450                                           -0.0000
 chip_core/net13448                                           -0.0000
 chip_core/net13442                                            0.0000
 chip_core/net13440                                            0.0000
 chip_core/net13438                                            0.0000
 chip_core/net13434                                            0.0000
 chip_core/net13432                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][0]   0.0000
 chip_core/net13430                                            0.0000
 chip_core/net13424                                            0.0000
 chip_core/net13420                                           -0.0000
 chip_core/net13418                                            0.0000
 chip_core/net13412                                            0.0000
 chip_core/net13410                                            0.0000
 chip_core/net13408                                            0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]   0.0000
 chip_core/net13406                                            0.0000
 chip_core/net13404                                           -0.0000
 chip_core/net13402                                            0.0000
 chip_core/net1897                                            -0.0000
 chip_core/net1896                                            -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][5]       0.0000
 chip_core/net1890                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][4]       0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][2]       0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1874                                            -0.0000
 chip_core/net1869                                            -0.0000
 chip_core/net1867                                            -0.0000
 chip_core/net1866                                            -0.0000
 chip_core/net1800                                            -0.0000
 chip_core/net13396                                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net13392                                            0.0000
 chip_core/net13390                                           -0.0000
 chip_core/net13382                                            0.0000
 chip_core/net13380                                           -0.0000
 chip_core/net13376                                           -0.0000
 chip_core/net13370                                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net13368                                           -0.0000
 chip_core/net13366                                           -0.0000
 chip_core/net13364                                           -0.0000
 chip_core/net13360                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][19]   0.0000
 chip_core/net13358                                            0.0000
 chip_core/net13356                                           -0.0000
 chip_core/net13352                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net13350                                            0.0000
 chip_core/net13348                                           -0.0000
 chip_core/net13346                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][18]   0.0000
 chip_core/net13342                                           -0.0000
 chip_core/soc.core.memdat_3[4]                                0.0000
 chip_core/soc.core.gpioin0_enable_storage                    -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_14173_                                            -0.0000
 chip_core/net13332                                            0.0000
 chip_core/net13328                                            0.0000
 chip_core/net13322                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][17]   0.0000
 chip_core/net13318                                            0.0000
 chip_core/net13312                                            0.0000
 chip_core/soc.core.multiregimpl2_regs0                        0.0000
 chip_core/net13310                                            0.0000
 chip_core/net13308                                            0.0000
 chip_core/net13306                                           -0.0000
 chip_core/soc.core.memdat_3[3]                                0.0000
 chip_core/net13304                                            0.0000
 chip_core/soc.core.memdat_3[2]                                0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 chip_core/_14259_                                            -0.0000
 chip_core/net5902                                             0.0000
 chip_core/_08287_                                            -0.0000
 chip_core/net13298                                            0.0000
 chip_core/net13296                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][15]   0.0000
 chip_core/net13294                                           -0.0000
 chip_core/net13292                                           -0.0000
 chip_core/net13288                                            0.0000
 chip_core/net13278                                           -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][31]     -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_14172_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 chip_core/_11266_                                             0.0000
 chip_core/soc.core.dbg_uart_address[26]                       0.0000
 chip_core/net13272                                           -0.0000
 chip_core/net13270                                            0.0000
 chip_core/net13264                                           -0.0000
 chip_core/net13262                                            0.0000
 chip_core/gpio_control_in_2[9].shift_register[11]             0.0000
 chip_core/_08280_                                             0.0000
 chip_core/net13244                                            0.0000
 chip_core/net13242                                            0.0000
 chip_core/net13240                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][13]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][28]   0.0000
 chip_core/net13238                                           -0.0000
 chip_core/net13236                                           -0.0000
 chip_core/net13234                                            0.0000
 chip_core/net13228                                            0.0000
 chip_core/net13226                                            0.0000
 chip_core/net13224                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][12]  -0.0000
 chip_core/net13220                                           -0.0000
 chip_core/net13218                                           -0.0000
 chip_core/net13208                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][27]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net13202                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][26]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][10]   0.0000
 chip_core/_03051_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1692                                            -0.0000
 chip_core/_10064_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][24]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net1610                                            -0.0000
 chip_core/net13196                                           -0.0000
 chip_core/net13194                                           -0.0000
 chip_core/net13188                                            0.0000
 chip_core/net13176                                           -0.0000
 chip_core/net13172                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][23]     0.0000
 chip_core/_12243_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/net13168                                           -0.0000
 chip_core/net13166                                            0.0000
 chip_core/net13164                                            0.0000
 chip_core/net13162                                            0.0000
 chip_core/net13160                                            0.0000
 chip_core/net13158                                           -0.0000
 chip_core/net13154                                            0.0000
 chip_core/net13152                                            0.0000
 chip_core/soc.core.spi_master_clk_divider1[15]               -0.0000
 chip_core/net13150                                            0.0000
 chip_core/net13148                                            0.0000
 chip_core/net13146                                            0.0000
 chip_core/soc.core.spi_master_clk_divider1[13]               -0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[28]  -0.0000
 chip_core/net13144                                           -0.0000
 chip_core/net13138                                           -0.0000
 chip_core/soc.core.spi_master_clk_divider1[12]                0.0000
 chip_core/net13136                                            0.0000
 chip_core/net13134                                           -0.0000
 chip_core/net13132                                            0.0000
 chip_core/soc.core.spi_master_clk_divider1[11]               -0.0000
 chip_core/net13122                                            0.0000
 chip_core/net13114                                           -0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[26]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net13110                                           -0.0000
 chip_core/_15283_                                            -0.0000
 chip_core/net13098                                           -0.0000
 chip_core/net13096                                           -0.0000
 chip_core/net13086                                           -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][26]      0.0000
 chip_core/net13084                                            0.0000
 chip_core/net13082                                            0.0000
 chip_core/net13078                                           -0.0000
 chip_core/net13072                                           -0.0000
 chip_core/net13070                                            0.0000
 chip_core/net13068                                            0.0000
 chip_core/net13064                                            0.0000
 chip_core/gpio_control_in_2[7].shift_register[8]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_12231_                                            -0.0000
 chip_core/soc.core.dbg_uart_address[25]                      -0.0000
 chip_core/net13062                                            0.0000
 chip_core/net13058                                            0.0000
 chip_core/net13056                                            0.0000
 chip_core/net13054                                            0.0000
 chip_core/net13050                                           -0.0000
 chip_core/net13048                                            0.0000
 chip_core/soc.core.spi_master_mosi_data[7]                    0.0000
 chip_core/net13044                                           -0.0000
 chip_core/net13040                                            0.0000
 chip_core/_15279_                                            -0.0000
 chip_core/net13038                                           -0.0000
 chip_core/net13034                                            0.0000
 chip_core/net13030                                           -0.0000
 chip_core/soc.core.spi_master_mosi_data[5]                    0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net13026                                            0.0000
 chip_core/net13020                                           -0.0000
 chip_core/net13016                                            0.0000
 chip_core/net13000                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][21]     -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[17][9]      0.0000
 chip_core/_10049_                                            -0.0000
 chip_core/gpio_control_in_1[10].shift_register[8]             0.0000
 chip_core/gpio_control_in_2[7].shift_register[4]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][31]  -0.0000
 chip_core/gpio_control_in_2[7].shift_register[3]              0.0000
 chip_core/soc.core.dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value_ce2  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][30]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.spi_master_mosi_data[2]                    0.0000
 chip_core/gpio_control_in_2[7].shift_register[2]              0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][18]  -0.0000
 chip_core/soc.core.spi_master_mosi_data[1]                    0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[20].X  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[2].X  -0.0000
 chip_core/gpio_control_in_1[10].shift_register[5]             0.0000
 chip_core/_05089_                                            -0.0000
 chip_core/net5290                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][17]   0.0000
 chip_core/_04870_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_1      0.0000
 chip_core/net14607                                           -0.0000
 chip_core/gpio_control_in_1[10].shift_register[4]             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][15]    -0.0000
 chip_core/gpio_control_in_1[10].shift_register[3]             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][15]   0.0000
 chip_core/net2958                                            -0.0000
 chip_core/_08618_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][14]   0.0000
 chip_core/housekeeping/net492                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][13]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2892_                                -0.0000
 chip_core/housekeeping/_2948_                                -0.0000
 chip_core/gpio_control_in_1[10].shift_register[0]            -0.0000
 chip_core/housekeeping/_2731_                                 0.0000
 chip_core/housekeeping/_2730_                                -0.0000
 chip_core/soc.core.multiregimpl87_regs0                       0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net251                                 0.0000
 chip_core/net3168                                            -0.0000
 chip_core/soc.core.dbg_uart_address[24]                      -0.0000
 chip_core/housekeeping/_2575_                                -0.0000
 chip_core/housekeeping/_3059_                                 0.0000
 chip_core/housekeeping/_2786_                                -0.0000
 chip_core/housekeeping/_2573_                                 0.0000
 chip_core/housekeeping/_3000_                                -0.0000
 chip_core/gpio_control_in_2[15].shift_register[9]             0.0000
 chip_core/gpio_control_in_2[15].shift_register[8]             0.0000
 chip_core/housekeeping/_2997_                                -0.0000
 chip_core/housekeeping/_3057_                                 0.0000
 chip_core/soc.core.storage_1[15][7]                           0.0000
 chip_core/gpio_control_in_2[15].shift_register[7]             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2629_                                -0.0000
 chip_core/housekeeping/_3055_                                -0.0000
 chip_core/housekeeping/net905                                -0.0000
 chip_core/gpio_control_in_2[15].shift_register[6]            -0.0000
 chip_core/housekeeping/_2991_                                 0.0000
 chip_core/housekeeping/_2625_                                 0.0000
 chip_core/housekeeping/_3106_                                -0.0000
 chip_core/gpio_control_in_2[15].shift_register[5]            -0.0000
 chip_core/housekeeping/_2889_                                -0.0000
 chip_core/soc.core.storage_1[15][4]                           0.0000
 chip_core/housekeeping/_2831_                                -0.0000
 chip_core/housekeeping/_3103_                                -0.0000
 chip_core/housekeeping/_2888_                                -0.0000
 chip_core/gpio_control_in_2[15].shift_register[4]             0.0000
 chip_core/housekeeping/_2672_                                -0.0000
 chip_core/housekeeping/_2671_                                -0.0000
 chip_core/housekeeping/_2517_                                -0.0000
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[6]         -0.0000
 chip_core/housekeeping/net359                                -0.0000
 chip_core/housekeeping/_2938_                                -0.0000
 chip_core/soc.core.mgmtsoc_reload_storage[22]                -0.0000
 chip_core/soc.core.mgmtsoc_value[31]                          0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2724_                                -0.0000
 chip_core/housekeeping/_2569_                                -0.0000
 chip_core/housekeeping/_2723_                                -0.0000
 chip_core/housekeeping/_2935_                                -0.0000
 chip_core/housekeeping/_2568_                                 0.0000
 chip_core/gpio_control_in_2[15].shift_register[3]             0.0000
 chip_core/housekeeping/_2778_                                -0.0000
 chip_core/housekeeping/_2988_                                 0.0000
 chip_core/housekeeping/_2563_                                -0.0000
 chip_core/soc.core.mgmtsoc_value[30]                          0.0000
 chip_core/housekeeping/_3047_                                 0.0000
 chip_core/housekeeping/_2774_                                 0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[15]   0.0000
 chip_core/gpio_control_in_2[15].shift_register[2]             0.0000
 chip_core/housekeeping/_3045_                                -0.0000
 chip_core/housekeeping/_2771_                                -0.0000
 chip_core/housekeeping/_2983_                                 0.0000
 chip_core/housekeeping/_2616_                                -0.0000
 chip_core/housekeeping/_0758_                                -0.0000
 chip_core/housekeeping/_2613_                                -0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[14]   0.0000
 chip_core/housekeeping/_3097_                                -0.0000
 chip_core/housekeeping/_2668_                                 0.0000
 chip_core/gpio_control_in_2[15].shift_register[1]             0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[30]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2879_                                 0.0000
 chip_core/housekeeping/_2821_                                -0.0000
 chip_core/soc.core.storage_1[15][0]                          -0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[13]   0.0000
 chip_core/housekeeping/_2661_                                -0.0000
 chip_core/housekeeping/_2872_                                -0.0000
 chip_core/housekeeping/net3402                                0.0000
 chip_core/housekeeping/_3142_                                 0.0000
 chip_core/soc.core.storage_1[7][7]                           -0.0000
 chip_core/housekeeping/_2927_                                -0.0000
 chip_core/housekeeping/_2714_                                -0.0000
 chip_core/housekeeping/_3140_                                -0.0000
 chip_core/housekeeping/_2924_                                -0.0000
 chip_core/housekeeping/_2711_                                -0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[11]  -0.0000
 chip_core/housekeeping/_2922_                                -0.0000
 chip_core/housekeeping/_2765_                                -0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[10]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2609_                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][26]   0.0000
 chip_core/housekeeping/_3088_                                -0.0000
 chip_core/housekeeping/_2449_                                 0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][6]   0.0000
 chip_core/soc.core.storage_1[7][3]                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2659_                                -0.0000
 chip_core/housekeeping/_2655_                                 0.0000
 chip_core/soc.core.storage_1[7][2]                            0.0000
 chip_core/housekeeping/_0006_                                -0.0000
 chip_core/housekeeping/_3138_                                -0.0000
 chip_core/housekeeping/_2709_                                 0.0000
 chip_core/housekeeping/_2650_                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][24]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][23]   0.0000
 chip_core/housekeeping/_2917_                                -0.0000
 chip_core/housekeeping/_2548_                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][3]   0.0000
 chip_core/housekeeping/_2759_                                -0.0000
 chip_core/housekeeping/_2701_                                -0.0000
 chip_core/housekeeping/_2913_                                 0.0000
 chip_core/soc.core.storage_1[7][0]                            0.0000
 chip_core/housekeeping/_2911_                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][2]  -0.0000
 chip_core/housekeeping/_2599_                                 0.0000
 chip_core/housekeeping/_2753_                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][1]   0.0000
 chip_core/housekeeping/_2752_                                -0.0000
 chip_core/housekeeping/_3024_                                -0.0000
 chip_core/housekeeping/_2750_                                -0.0000
 chip_core/housekeeping/_2595_                                -0.0000
 chip_core/housekeeping/_3079_                                 0.0000
 chip_core/gpio_control_in_1a[1].shift_register[9]            -0.0000
 chip_core/gpio_control_in_1a[1].shift_register[8]             0.0000
 chip_core/gpio_control_in_1a[1].shift_register[7]             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/housekeeping/_2592_                                -0.0000
 chip_core/gpio_control_in_1a[1].shift_register[6]             0.0000
 chip_core/housekeeping/_2648_                                 0.0000
 chip_core/housekeeping/_3071_                                -0.0000
 chip_core/gpio_control_in_1a[1].shift_register[4]             0.0000
 chip_core/housekeeping/_2856_                                -0.0000
 chip_core/housekeeping/_2854_                                 0.0000
 chip_core/housekeeping/_2699_                                -0.0000
 chip_core/housekeeping/_2641_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2696_                                 0.0000
 chip_core/housekeeping/_2905_                                -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][9]      0.0000
 chip_core/housekeeping/_2537_                                -0.0000
 chip_core/housekeeping/_2903_                                -0.0000
 chip_core/housekeeping/_2536_                                -0.0000
 chip_core/gpio_control_in_1[1].shift_register[11]            -0.0000
 chip_core/housekeeping/_2959_                                -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[24][8]      0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2532_                                -0.0000
 chip_core/housekeeping/_2744_                                -0.0000
 chip_core/gpio_control_in_1[1].shift_register[10]             0.0000
 chip_core/housekeeping/_2585_                                 0.0000
 chip_core/housekeeping/_3012_                                 0.0000
 chip_core/housekeeping/_2797_                                -0.0000
 chip_core/housekeeping/_2583_                                -0.0000
 chip_core/housekeeping/_2639_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_3064_                                -0.0000
 chip_core/housekeeping/_2848_                                 0.0000
 chip_core/housekeeping/_2634_                                -0.0000
 chip_core/soc.core.mgmtsoc_value[28]                         -0.0000
 chip_core/housekeeping/_3118_                                -0.0000
 chip_core/housekeeping/_2845_                                -0.0000
 chip_core/housekeeping/_3116_                                 0.0000
 chip_core/gpio_control_in_2[0].shift_register[8]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.dbg_uart_address[9]                       -0.0000
 chip_core/soc.core.VexRiscv.dBus_cmd_halfPipe_payload_address[0]  -0.0000
 chip_core/soc.core.litespi_state[2]                          -0.0000
 chip_core/housekeeping/_3113_                                 0.0000
 chip_core/housekeeping/_1466_                                -0.0000
 chip_core/housekeeping/_3110_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/mprj/mprj/net465                                   -0.0000
 chip_core/mprj/mprj/net1111                                  -0.0000
 chip_core/soc.core.mgmtsoc_reload_storage[17]                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/mprj/mprj/net965                                   -0.0000
 chip_core/gpio_control_in_2[0].shift_register[6]              0.0000
 chip_core/soc.core.mgmtsoc_value[25]                          0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/mprj/mprj/net112                                   -0.0000
 chip_core/mprj/mprj/net111                                   -0.0000
 chip_core/mprj/mprj/net1078                                  -0.0000
 chip_core/mprj/mprj/net1042                                   0.0000
 chip_core/mprj/mprj/_060_                                     0.0000
 chip_core/soc.core.mgmtsoc_value[24]                         -0.0000
 chip_core/gpio_control_in_2[0].shift_register[4]              0.0000
 chip_core/mprj/mprj/net496                                   -0.0000
 chip_core/mprj/mprj/net494                                   -0.0000
 chip_core/mprj/mprj/net484                                   -0.0000
 chip_core/soc.core.mgmtsoc_value[22]                         -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 chip_core/mprj/mprj/net480                                   -0.0000
 chip_core/mprj/mprj/net478                                   -0.0000
 chip_core/_04847_                                            -0.0000
 chip_core/soc.core.mgmtsoc_value[21]                         -0.0000
 chip_core/soc.core.mgmtsoc_value[20]                          0.0000
 chip_core/net6915                                             0.0000
 chip_core/soc.core.la_oe_storage[0]                          -0.0000
 chip_core/net2706                                            -0.0000
 chip_core/soc.core.multiregimpl94_regs1                      -0.0000
 chip_core/soc.core.multiregimpl94_regs0                       0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_04831_                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][19]   0.0000
 chip_core/net2682                                            -0.0000
 chip_core/net2677                                            -0.0000
 chip_core/net2664                                            -0.0000
 chip_core/net2663                                            -0.0000
 chip_core/net2662                                            -0.0000
 chip_core/net2655                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][18]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][17]   0.0000
 chip_core/soc.core.storage[10][1]                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][16]  -0.0000
 chip_core/_10994_                                             0.0000
 chip_core/net2592                                            -0.0000
 chip_core/net2591                                            -0.0000
 chip_core/soc.core.storage[10][0]                             0.0000
 chip_core/net2526                                            -0.0000
 chip_core/net2515                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][15]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][31]     -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/net2513                                            -0.0000
 chip_core/_04184_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][13]  -0.0000
 chip_core/gpio_control_in_1a[3].shift_register[10]           -0.0000
 chip_core/_10564_                                            -0.0000
 chip_core/net2475                                            -0.0000
 chip_core/net2470                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][12]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][11]   0.0000
 chip_core/net2466                                            -0.0000
 chip_core/net6635                                             0.0000
 chip_core/net2448                                            -0.0000
 chip_core/net2440                                            -0.0000
 chip_core/net2439                                            -0.0000
 chip_core/net2437                                            -0.0000
 chip_core/soc.core.gpioin4_enable_storage                     0.0000
 chip_core/net2409                                            -0.0000
 chip_core/net2404                                            -0.0000
 chip_core/soc.core.multiregimpl88_regs0                      -0.0000
 chip_core/_13483_                                            -0.0000
 chip_core/net11824                                           -0.0000
 chip_core/net6599                                            -0.0000
 chip_core/net2380                                            -0.0000
 chip_core/_10972_                                            -0.0000
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[13]       0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][8]   0.0000
 chip_core/net2372                                            -0.0000
 chip_core/net2342                                            -0.0000
 chip_core/net2324                                            -0.0000
 chip_core/net6497                                            -0.0000
 chip_core/_10963_                                             0.0000
 chip_core/net2245                                            -0.0000
 chip_core/_14098_                                            -0.0000
 chip_core/soc.core.mgmtsoc_value[16]                         -0.0000
 chip_core/soc.core.mgmtsoc_vexriscv_debug_bus_dat_r[11]      -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net2231                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][6]   0.0000
 chip_core/net2221                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net2208                                            -0.0000
 chip_core/soc.core.mgmtsoc_value[15]                         -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net11640                                            0.0000
 chip_core/_13045_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][5]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][4]   0.0000
 chip_core/gpio_control_in_1[6].shift_register[11]             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net2198                                            -0.0000
 chip_core/net2192                                            -0.0000
 chip_core/_14084_                                             0.0000
 chip_core/gpio_control_in_1[6].shift_register[10]             0.0000
 chip_core/net11578                                           -0.0000
 chip_core/_11150_                                            -0.0000
 chip_core/soc.core.mgmtsoc_value[12]                         -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net6239                                             0.0000
 chip_core/_04552_                                             0.0000
 chip_core/_11562_                                            -0.0000
 chip_core/net11444                                            0.0000
 chip_core/soc.core.mgmtsoc_value[10]                         -0.0000
 chip_core/_04120_                                            -0.0000
 chip_core/net11301                                            0.0000
 chip_core/_14472_                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][25]      0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][23]      0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_12035_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][9]  -0.0000
 chip_core/_13002_                                            -0.0000
 chip_core/_13000_                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][22]      0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][8]   0.0000
 chip_core/_13831_                                            -0.0000
 chip_core/soc.core.storage[7][7]                              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net11106                                            0.0000
 chip_core/_04518_                                            -0.0000
 chip_core/_04933_                                            -0.0000
 chip_core/net11030                                            0.0000
 chip_core/net11026                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][7]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net11025                                           -0.0000
 chip_core/net11024                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][31]   0.0000
 chip_core/net11023                                           -0.0000
 chip_core/net11020                                            0.0000
 chip_core/soc.core.spi_master_miso_data[5]                    0.0000
 chip_core/net11019                                            0.0000
 chip_core/net11017                                            0.0000
 chip_core/net11016                                           -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][0]     -0.0000
 chip_core/net11012                                            0.0000
 chip_core/net11011                                           -0.0000
 chip_core/net11010                                           -0.0000
 chip_core/net11009                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][5]  -0.0000
 chip_core/net11008                                            0.0000
 chip_core/net11007                                            0.0000
 chip_core/net11001                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][30]   0.0000
 chip_core/soc.core.spi_master_miso_data[4]                    0.0000
 chip_core/net7888                                             0.0000
 chip_core/_12986_                                            -0.0000
 chip_core/net7856                                             0.0000
 chip_core/_10683_                                             0.0000
 chip_core/_10681_                                            -0.0000
 chip_core/soc.core.storage[7][3]                              0.0000
 chip_core/soc.core.spi_master_miso_data[2]                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.spi_master_miso_data[1]                   -0.0000
 chip_core/_10677_                                            -0.0000
 chip_core/_10676_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][1]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_10675_                                            -0.0000
 chip_core/gpio_control_in_1[6].shift_register[9]              0.0000
 chip_core/_14439_                                            -0.0000
 chip_core/soc.core.spi_master_miso_data[0]                    0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][8]      -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_15478_                                            -0.0000
 chip_core/gpio_control_in_1[6].shift_register[7]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net7696                                             0.0000
 chip_core/_04909_                                            -0.0000
 chip_core/_04905_                                            -0.0000
 chip_core/gpio_control_in_1[6].shift_register[6]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_04903_                                            -0.0000
 chip_core/_04901_                                            -0.0000
 chip_core/gpio_control_in_1[6].shift_register[5]             -0.0000
 chip_core/net3376                                             0.0000
 chip_core/net3345                                             0.0000
 chip_core/_12952_                                            -0.0000
 chip_core/gpio_control_in_1[6].shift_register[3]              0.0000
 chip_core/gpio_control_in_1[6].shift_register[2]              0.0000
 chip_core/_03633_                                            -0.0000
 chip_core/_12517_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.uart_phy_tx_data_rs232phy_rs232phytx_next_value2[4]  -0.0000
 chip_core/_13972_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net3051                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][29]   0.0000
 chip_core/net3050                                             0.0000
 chip_core/net3049                                             0.0000
 chip_core/net3047                                            -0.0000
 chip_core/net3046                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][17]      0.0000
 chip_core/net3045                                             0.0000
 chip_core/net3043                                             0.0000
 chip_core/net3041                                            -0.0000
 chip_core/net3040                                             0.0000
 chip_core/net3038                                            -0.0000
 chip_core/net3037                                             0.0000
 chip_core/net3035                                             0.0000
 chip_core/net3034                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][28]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net3032                                             0.0000
 chip_core/net3031                                             0.0000
 chip_core/net3029                                             0.0000
 chip_core/net3027                                             0.0000
 chip_core/net3026                                             0.0000
 chip_core/net3021                                            -0.0000
 chip_core/net3020                                             0.0000
 chip_core/net3019                                             0.0000
 chip_core/net3017                                             0.0000
 chip_core/net3015                                            -0.0000
 chip_core/net3014                                             0.0000
 chip_core/net3013                                             0.0000
 chip_core/net3011                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[8][16]      0.0000
 chip_core/net3010                                             0.0000
 chip_core/net3009                                             0.0000
 chip_core/net3007                                            -0.0000
 chip_core/net3006                                             0.0000
 chip_core/net3002                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][26]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][25]   0.0000
 chip_core/soc.core.interface18_bank_bus_dat_r[0]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_12269_                                             0.0000
 chip_core/net12169                                           -0.0000
 chip_core/net12107                                            0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_INSTRUCTION[29]   0.0000
 chip_core/soc.core.multiregimpl55_regs1                       0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_INSTRUCTION[28]  -0.0000
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net4573                                            -0.0000
 chip_core/net4571                                             0.0000
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]   0.0000
 chip_core/net4531                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][20]  -0.0000
 chip_core/_11604_                                            -0.0000
 chip_core/net4499                                            -0.0000
 chip_core/net4447                                            -0.0000
 chip_core/soc.core.rs232phy_rs232phytx_next_state             0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[31]       -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN_buf  -0.0000
 chip_core/net3321                                            -0.0000
 chip_core/soc.core.dbg_uart_address[20]                      -0.0000
 chip_core/gpio_control_in_1[0].shift_register[6]              0.0000
 chip_core/net13760                                           -0.0000
 chip_core/gpio_control_in_1[0].shift_register[4]             -0.0000
 chip_core/net8495                                             0.0000
 chip_core/gpio_control_in_1[0].shift_register[1]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.mgmtsoc_bus_errors[5]                      0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.mgmtsoc_bus_errors[2]                      0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net8417                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net13662                                           -0.0000
 chip_core/net13656                                            0.0000
 chip_core/net13652                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][19]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net13638                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][18]  -0.0000
 chip_core/net13634                                            0.0000
 chip_core/net13632                                           -0.0000
 chip_core/net13628                                            0.0000
 chip_core/net13624                                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net13622                                            0.0000
 chip_core/net13620                                           -0.0000
 chip_core/net8359                                             0.0000
 chip_core/net8349                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][17]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_13235_                                            -0.0000
 chip_core/_13230_                                            -0.0000
 chip_core/net8239                                             0.0000
 chip_core/_03491_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net8174                                             0.0000
 chip_core/net1892                                            -0.0000
 chip_core/net1889                                            -0.0000
 chip_core/net1887                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][14]   0.0000
 chip_core/net1886                                            -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[28]        0.0000
 chip_core/net8110                                             0.0000
 chip_core/net1813                                             0.0000
 chip_core/soc.core.mgmtsoc_zero_trigger_d                     0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][13]   0.0000
 chip_core/net1801                                            -0.0000
 chip_core/net8075                                             0.0000
 chip_core/net1769                                            -0.0000
 chip_core/net1768                                            -0.0000
 chip_core/net1682                                            -0.0000
 chip_core/net1674                                            -0.0000
 chip_core/_10061_                                            -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[27]        0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_11979_                                             0.0000
 chip_core/_11945_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][10]  -0.0000
 chip_core/net5789                                            -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[23]        0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[22]        0.0000
 chip_core/net10997                                           -0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_INSTRUCTION[13]   0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_INSTRUCTION[12]   0.0000
 chip_core/net10994                                           -0.0000
 chip_core/net10993                                            0.0000
 chip_core/net10992                                           -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[20]       -0.0000
 chip_core/net10990                                            0.0000
 chip_core/net10989                                            0.0000
 chip_core/net10987                                           -0.0000
 chip_core/net10986                                            0.0000
 chip_core/soc.core.storage_1[8][7]                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][9]   0.0000
 chip_core/net10984                                            0.0000
 chip_core/net10983                                            0.0000
 chip_core/net10981                                            0.0000
 chip_core/net10980                                            0.0000
 chip_core/soc.core.storage_1[8][6]                            0.0000
 chip_core/net10979                                            0.0000
 chip_core/net10977                                            0.0000
 chip_core/net10976                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][8]  -0.0000
 chip_core/soc.core.storage_1[8][5]                           -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net10973                                            0.0000
 chip_core/net10972                                           -0.0000
 chip_core/net10971                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][31]    -0.0000
 chip_core/net10968                                           -0.0000
 chip_core/net10967                                           -0.0000
 chip_core/net10966                                            0.0000
 chip_core/net10965                                           -0.0000
 chip_core/soc.core.storage_1[8][4]                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net10964                                            0.0000
 chip_core/net10962                                           -0.0000
 chip_core/net10960                                            0.0000
 chip_core/net10959                                           -0.0000
 chip_core/net10958                                           -0.0000
 chip_core/net10957                                            0.0000
 chip_core/net10956                                           -0.0000
 chip_core/soc.core.storage_1[8][3]                            0.0000
 chip_core/net917                                             -0.0000
 chip_core/net10955                                           -0.0000
 chip_core/net10953                                           -0.0000
 chip_core/net10952                                           -0.0000
 chip_core/net10950                                            0.0000
 chip_core/net10947                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][4]   0.0000
 chip_core/net10945                                           -0.0000
 chip_core/net10943                                            0.0000
 chip_core/net10942                                           -0.0000
 chip_core/net10940                                           -0.0000
 chip_core/net10939                                            0.0000
 chip_core/soc.core.storage_1[8][1]                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][3]  -0.0000
 chip_core/net869                                             -0.0000
 chip_core/net858                                             -0.0000
 chip_core/net10937                                           -0.0000
 chip_core/net10935                                            0.0000
 chip_core/net10934                                            0.0000
 chip_core/net10931                                            0.0000
 chip_core/net10930                                            0.0000
 chip_core/net10926                                            0.0000
 chip_core/net10925                                           -0.0000
 chip_core/net10924                                           -0.0000
 chip_core/net10923                                            0.0000
 chip_core/net10918                                           -0.0000
 chip_core/net10917                                           -0.0000
 chip_core/net10916                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][2]   0.0000
 chip_core/net10915                                           -0.0000
 chip_core/net10914                                            0.0000
 chip_core/net10912                                            0.0000
 chip_core/net10910                                            0.0000
 chip_core/net10909                                           -0.0000
 chip_core/net10907                                            0.0000
 chip_core/net10905                                           -0.0000
 chip_core/net10904                                           -0.0000
 chip_core/net10901                                           -0.0000
 chip_core/net10900                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][1]   0.0000
 chip_core/_12343_                                             0.0000
 chip_core/_04490_                                            -0.0000
 chip_core/net10899                                            0.0000
 chip_core/net10898                                           -0.0000
 chip_core/net10897                                            0.0000
 chip_core/gpio_control_in_2[9].shift_register[8]             -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[19]        0.0000
 chip_core/net10896                                            0.0000
 chip_core/net10894                                           -0.0000
 chip_core/soc.core.la_ien_storage[91]                        -0.0000
 chip_core/net10890                                           -0.0000
 chip_core/net10889                                           -0.0000
 chip_core/gpio_control_in_2[9].shift_register[7]              0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[18]        0.0000
 chip_core/net10887                                           -0.0000
 chip_core/net10884                                           -0.0000
 chip_core/net10883                                           -0.0000
 chip_core/net10881                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][9]      0.0000
 chip_core/net10880                                            0.0000
 chip_core/net10879                                           -0.0000
 chip_core/net10877                                           -0.0000
 chip_core/net10876                                            0.0000
 chip_core/gpio_control_in_2[9].shift_register[6]              0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[17]        0.0000
 chip_core/net10871                                            0.0000
 chip_core/net10870                                            0.0000
 chip_core/net10868                                           -0.0000
 chip_core/net10866                                            0.0000
 chip_core/net10864                                           -0.0000
 chip_core/net10862                                           -0.0000
 chip_core/net10861                                            0.0000
 chip_core/gpio_control_in_2[9].shift_register[5]              0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[16]       -0.0000
 chip_core/soc.core.multiregimpl56_regs1                       0.0000
 chip_core/net787                                             -0.0000
 chip_core/_10524_                                             0.0000
 chip_core/_11215_                                            -0.0000
 chip_core/net10859                                           -0.0000
 chip_core/net10858                                            0.0000
 chip_core/net10857                                            0.0000
 chip_core/net10856                                           -0.0000
 chip_core/net10855                                            0.0000
 chip_core/net10854                                            0.0000
 chip_core/gpio_control_in_2[9].shift_register[4]              0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[15]        0.0000
 chip_core/net10852                                            0.0000
 chip_core/net10851                                            0.0000
 chip_core/net10850                                            0.0000
 chip_core/net10848                                            0.0000
 chip_core/net10847                                           -0.0000
 chip_core/net10846                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[30]  -0.0000
 chip_core/net10845                                           -0.0000
 chip_core/net10844                                            0.0000
 chip_core/net10843                                            0.0000
 chip_core/net10840                                            0.0000
 chip_core/net10836                                           -0.0000
 chip_core/net10834                                            0.0000
 chip_core/net10832                                            0.0000
 chip_core/net10830                                            0.0000
 chip_core/net10827                                           -0.0000
 chip_core/net10826                                            0.0000
 chip_core/net10825                                            0.0000
 chip_core/soc.core.dbg_uart_tx_phase[9]                      -0.0000
 chip_core/gpio_control_in_2[9].shift_register[1]              0.0000
 chip_core/net10823                                            0.0000
 chip_core/net10822                                           -0.0000
 chip_core/net10821                                            0.0000
 chip_core/net10820                                           -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[12]        0.0000
 chip_core/net10819                                            0.0000
 chip_core/net10818                                           -0.0000
 chip_core/net10817                                            0.0000
 chip_core/soc.core.dbg_uart_tx_phase[8]                      -0.0000
 chip_core/net10816                                            0.0000
 chip_core/net10814                                            0.0000
 chip_core/net10812                                           -0.0000
 chip_core/net10810                                           -0.0000
 chip_core/net10809                                           -0.0000
 chip_core/net10808                                           -0.0000
 chip_core/net10807                                            0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[11]       -0.0000
 chip_core/soc.core.dbg_uart_tx_phase[7]                      -0.0000
 chip_core/net10806                                           -0.0000
 chip_core/net10804                                           -0.0000
 chip_core/net10803                                           -0.0000
 chip_core/net10800                                           -0.0000
 chip_core/net10797                                            0.0000
 chip_core/net10796                                           -0.0000
 chip_core/net10794                                           -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[8]         0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[7]         0.0000
 chip_core/net10793                                            0.0000
 chip_core/net10792                                            0.0000
 chip_core/net10791                                            0.0000
 chip_core/net10790                                            0.0000
 chip_core/soc.core.dbg_uart_tx_phase[5]                       0.0000
 chip_core/net10789                                            0.0000
 chip_core/net10788                                            0.0000
 chip_core/net10786                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][28]     0.0000
 chip_core/net10785                                            0.0000
 chip_core/net10784                                            0.0000
 chip_core/net10783                                            0.0000
 chip_core/net10781                                            0.0000
 chip_core/net10780                                            0.0000
 chip_core/net10778                                           -0.0000
 chip_core/net10777                                           -0.0000
 chip_core/net10776                                            0.0000
 chip_core/soc.core.multiregimpl132_regs0                     -0.0000
 chip_core/soc.core.dbg_uart_tx_phase[4]                       0.0000
 chip_core/net10774                                            0.0000
 chip_core/net10773                                            0.0000
 chip_core/net10772                                            0.0000
 chip_core/net10771                                           -0.0000
 chip_core/net10770                                            0.0000
 chip_core/net10769                                           -0.0000
 chip_core/net10768                                           -0.0000
 chip_core/net10765                                           -0.0000
 chip_core/soc.core.storage[11][7]                             0.0000
 chip_core/net10763                                            0.0000
 chip_core/net10760                                           -0.0000
 chip_core/net10759                                            0.0000
 chip_core/net10758                                            0.0000
 chip_core/net10756                                            0.0000
 chip_core/net10755                                            0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_in[4]         0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][26]     0.0000
 chip_core/net10754                                            0.0000
 chip_core/net10752                                           -0.0000
 chip_core/net10751                                            0.0000
 chip_core/net10750                                            0.0000
 chip_core/soc.core.dbg_uart_tx_phase[2]                      -0.0000
 chip_core/net10749                                            0.0000
 chip_core/net10747                                           -0.0000
 chip_core/net10746                                            0.0000
 chip_core/net10745                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][25]    -0.0000
 chip_core/net10744                                            0.0000
 chip_core/net10742                                           -0.0000
 chip_core/_15258_                                            -0.0000
 chip_core/net10739                                           -0.0000
 chip_core/net10738                                            0.0000
 chip_core/soc.core.storage[11][5]                             0.0000
 chip_core/soc.core.dbg_uart_tx_phase[1]                       0.0000
 chip_core/net10736                                           -0.0000
 chip_core/net10735                                            0.0000
 chip_core/net10733                                           -0.0000
 chip_core/net10732                                            0.0000
 chip_core/net10730                                            0.0000
 chip_core/net10727                                            0.0000
 chip_core/net10726                                            0.0000
 chip_core/net10725                                            0.0000
 chip_core/net10724                                            0.0000
 chip_core/net10723                                            0.0000
 chip_core/net10722                                            0.0000
 chip_core/net10721                                            0.0000
 chip_core/net10720                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][23]     0.0000
 chip_core/soc.core.VexRiscv.lastStagePc[2]                    0.0000
 chip_core/_09950_                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][22]     0.0000
 chip_core/soc.core.gpioin2_pending_re                        -0.0000
 chip_core/soc.core.storage[11][2]                             0.0000
 chip_core/soc.core.storage[11][1]                            -0.0000
 chip_core/gpio_control_in_1a[4].shift_register[9]             0.0000
 chip_core/_09270_                                            -0.0000
 chip_core/soc.core.storage[11][0]                            -0.0000
 chip_core/soc.core.uart_rx_fifo_level0[4]                    -0.0000
 chip_core/_10426_                                             0.0000
 chip_core/_13777_                                            -0.0000
 chip_core/_09262_                                            -0.0000
 chip_core/soc.core.uart_rx_fifo_level0[3]                    -0.0000
 chip_core/_09261_                                             0.0000
 chip_core/_11881_                                             0.0000
 chip_core/net14627                                           -0.0000
 chip_core/_10416_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/gpio_control_in_1a[4].shift_register[2]             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[29]   0.0000
 chip_core/gpio_control_in_1a[4].shift_register[1]             0.0000
 chip_core/net2998                                            -0.0000
 chip_core/net2996                                             0.0000
 chip_core/net2995                                             0.0000
 chip_core/net2994                                             0.0000
 chip_core/net2990                                            -0.0000
 chip_core/net2989                                            -0.0000
 chip_core/net2988                                             0.0000
 chip_core/soc.core.dbg_uart_cmd[6]                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[27]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net2986                                             0.0000
 chip_core/net2983                                             0.0000
 chip_core/net2981                                             0.0000
 chip_core/net2980                                             0.0000
 chip_core/net2979                                            -0.0000
 chip_core/net2978                                             0.0000
 chip_core/soc.core.uart_phy_tx_data_rs232phy_rs232phytx_next_value_ce2  -0.0000
 chip_core/net2976                                            -0.0000
 chip_core/gpio_control_in_2[3].shift_register[8]             -0.0000
 chip_core/net2975                                             0.0000
 chip_core/net2972                                             0.0000
 chip_core/net2968                                             0.0000
 chip_core/net2967                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[25]  -0.0000
 chip_core/soc.core.la_ien_storage[82]                         0.0000
 chip_core/net2964                                            -0.0000
 chip_core/net2957                                             0.0000
 chip_core/net2955                                             0.0000
 chip_core/net2952                                             0.0000
 chip_core/net2951                                             0.0000
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[31]         0.0000
 chip_core/net2950                                            -0.0000
 chip_core/net2949                                            -0.0000
 chip_core/net2947                                             0.0000
 chip_core/net2945                                             0.0000
 chip_core/net2944                                            -0.0000
 chip_core/net2943                                             0.0000
 chip_core/soc.core.dbg_uart_cmd[3]                           -0.0000
 chip_core/gpio_control_in_2[3].shift_register[6]             -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net1446                                            -0.0000
 chip_core/_11256_                                            -0.0000
 chip_core/soc.core.dbg_uart_address[8]                       -0.0000
 chip_core/net2941                                             0.0000
 chip_core/net2940                                             0.0000
 chip_core/soc.core.dbg_uart_cmd[2]                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[23]  -0.0000
 chip_core/net2938                                             0.0000
 chip_core/net2936                                             0.0000
 chip_core/gpio_control_in_2[3].shift_register[5]              0.0000
 chip_core/_04432_                                            -0.0000
 chip_core/_04850_                                            -0.0000
 chip_core/soc.core.dbg_uart_cmd[1]                            0.0000
 chip_core/housekeeping/net1502                               -0.0000
 chip_core/gpio_control_in_2[3].shift_register[4]              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2084                                0.0000
 chip_core/housekeeping/net2081                                0.0000
 chip_core/housekeeping/net2076                                0.0000
 chip_core/soc.core.gpioin5_gpioin5_in_pads_n_d               -0.0000
 chip_core/housekeeping/net2062                                0.0000
 chip_core/housekeeping/_2949_                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][9]  -0.0000
 chip_core/housekeeping/net2053                                0.0000
 chip_core/housekeeping/net2050                                0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][28]     0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[20]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2047                                0.0000
 chip_core/housekeeping/net2041                                0.0000
 chip_core/housekeeping/_2523_                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][8]   0.0000
 chip_core/housekeeping/net2039                                0.0000
 chip_core/housekeeping/net2037                               -0.0000
 chip_core/housekeeping/net2034                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][7]   0.0000
 chip_core/housekeeping/net2031                                0.0000
 chip_core/housekeeping/_2522_                                -0.0000
 chip_core/housekeeping/net2029                                0.0000
 chip_core/housekeeping/net2026                               -0.0000
 chip_core/housekeeping/net2023                                0.0000
 chip_core/housekeeping/net2020                                0.0000
 chip_core/housekeeping/_2521_                                -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][25]    -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2018                                0.0000
 chip_core/housekeeping/net2592                                0.0000
 chip_core/housekeeping/net2011                                0.0000
 chip_core/housekeeping/_2520_                                -0.0000
 chip_core/housekeeping/_2944_                                -0.0000
 chip_core/housekeeping/net2589                                0.0000
 chip_core/housekeeping/net2008                                0.0000
 chip_core/housekeeping/net2586                               -0.0000
 chip_core/housekeeping/net2005                                0.0000
 chip_core/housekeeping/net2583                                0.0000
 chip_core/housekeeping/net2580                                0.0000
 chip_core/housekeeping/net2577                               -0.0000
 chip_core/housekeeping/net2571                               -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][4]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][23]     0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net1231                                            -0.0000
 chip_core/housekeeping/_2942_                                 0.0000
 chip_core/housekeeping/net2568                                0.0000
 chip_core/housekeeping/net2562                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][3]   0.0000
 chip_core/housekeeping/net2559                                0.0000
 chip_core/housekeeping/net2553                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2543                                0.0000
 chip_core/housekeeping/net2541                               -0.0000
 chip_core/housekeeping/net2537                                0.0000
 chip_core/housekeeping/net2534                                0.0000
 chip_core/housekeeping/net2531                                0.0000
 chip_core/housekeeping/net2528                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][2]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2523                                0.0000
 chip_core/housekeeping/net2521                               -0.0000
 chip_core/housekeeping/_2995_                                -0.0000
 chip_core/housekeeping/net2519                               -0.0000
 chip_core/housekeeping/net2516                               -0.0000
 chip_core/housekeeping/net3098                                0.0000
 chip_core/housekeeping/net2508                               -0.0000
 chip_core/housekeeping/net2505                               -0.0000
 chip_core/housekeeping/net2502                                0.0000
 chip_core/housekeeping/net3089                                0.0000
 chip_core/housekeeping/net3086                               -0.0000
 chip_core/soc.core.gpioin3_gpioin3_trigger_d                  0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net3080                                0.0000
 chip_core/housekeeping/_2839_                                -0.0000
 chip_core/housekeeping/_1409_                                 0.0000
 chip_core/housekeeping/net3077                                0.0000
 chip_core/housekeeping/net3074                                0.0000
 chip_core/housekeeping/net3071                               -0.0000
 chip_core/housekeeping/_2838_                                -0.0000
 chip_core/housekeeping/net3068                                0.0000
 chip_core/housekeeping/net3063                                0.0000
 chip_core/housekeeping/_2837_                                -0.0000
 chip_core/housekeeping/net3056                               -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][0]  -0.0000
 chip_core/housekeeping/net3051                                0.0000
 chip_core/housekeeping/_2836_                                -0.0000
 chip_core/housekeeping/net3045                                0.0000
 chip_core/housekeeping/_2835_                                -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[25]          0.0000
 chip_core/housekeeping/net3034                                0.0000
 chip_core/housekeeping/net3031                                0.0000
 chip_core/housekeeping/_2834_                                -0.0000
 chip_core/housekeeping/net3028                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_14702_                                            -0.0000
 chip_core/soc.core.dbg_uart_data[2]                           0.0000
 chip_core/housekeeping/net3023                               -0.0000
 chip_core/housekeeping/net3020                                0.0000
 chip_core/housekeeping/_0764_                                -0.0000
 chip_core/housekeeping/_2833_                                -0.0000
 chip_core/housekeeping/net3015                               -0.0000
 chip_core/housekeeping/net3013                                0.0000
 chip_core/housekeeping/net3010                               -0.0000
 chip_core/housekeeping/net3007                                0.0000
 chip_core/soc.core.multiregimpl63_regs0                       0.0000
 chip_core/housekeeping/net3001                                0.0000
 chip_core/housekeeping/_2887_                                -0.0000
 chip_core/housekeeping/_2461_                                 0.0000
 chip_core/housekeeping/net1999                                0.0000
 chip_core/housekeeping/net1997                               -0.0000
 chip_core/gpio_control_in_2[11].shift_register[8]             0.0000
 chip_core/housekeeping/_2519_                                -0.0000
 chip_core/housekeeping/net1991                               -0.0000
 chip_core/housekeeping/net1985                                0.0000
 chip_core/housekeeping/_2518_                                -0.0000
 chip_core/housekeeping/net1979                                0.0000
 chip_core/housekeeping/net1973                                0.0000
 chip_core/housekeeping/net1970                               -0.0000
 chip_core/housekeeping/net1967                                0.0000
 chip_core/housekeeping/_2516_                                -0.0000
 chip_core/housekeeping/net1961                               -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[21]          0.0000
 chip_core/housekeeping/net362                                -0.0000
 chip_core/housekeeping/net1956                                0.0000
 chip_core/gpio_control_in_2[11].shift_register[6]             0.0000
 chip_core/housekeeping/_2515_                                -0.0000
 chip_core/housekeeping/net1953                                0.0000
 chip_core/housekeeping/net1945                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][8]   0.0000
 chip_core/housekeeping/_2514_                                -0.0000
 chip_core/housekeeping/net1939                                0.0000
 chip_core/housekeeping/net1936                               -0.0000
 chip_core/housekeeping/_2513_                                -0.0000
 chip_core/housekeeping/net1930                                0.0000
 chip_core/housekeeping/net1927                                0.0000
 chip_core/soc.core.storage[8][7]                              0.0000
 chip_core/housekeeping/net1924                               -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][7]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][31]     0.0000
 chip_core/housekeeping/net1912                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][31]  -0.0000
 chip_core/housekeeping/net2494                                0.0000
 chip_core/housekeeping/net1909                               -0.0000
 chip_core/housekeeping/net1900                                0.0000
 chip_core/housekeeping/net2488                                0.0000
 chip_core/housekeeping/net2485                                0.0000
 chip_core/soc.core.storage[8][6]                             -0.0000
 chip_core/soc.core.dbg_uart_tx_phase[31]                      0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2479                               -0.0000
 chip_core/gpio_control_in_2[11].shift_register[4]            -0.0000
 chip_core/housekeeping/net2469                                0.0000
 chip_core/housekeeping/net2466                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2460                                0.0000
 chip_core/housekeeping/net2455                               -0.0000
 chip_core/housekeeping/net2453                                0.0000
 chip_core/housekeeping/net2450                                0.0000
 chip_core/housekeeping/net2447                               -0.0000
 chip_core/housekeeping/net2444                                0.0000
 chip_core/soc.core.storage[8][5]                              0.0000
 chip_core/soc.core.dbg_uart_tx_phase[30]                      0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2433                                0.0000
 chip_core/housekeeping/net2428                                0.0000
 chip_core/housekeeping/net2422                               -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][5]   0.0000
 chip_core/housekeeping/net2419                                0.0000
 chip_core/housekeeping/net2995                               -0.0000
 chip_core/housekeeping/net2416                                0.0000
 chip_core/housekeeping/net2992                               -0.0000
 chip_core/housekeeping/net2413                                0.0000
 chip_core/housekeeping/net2411                                0.0000
 chip_core/housekeeping/net2989                                0.0000
 chip_core/soc.core.storage[8][4]                              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2408                                0.0000
 chip_core/housekeeping/net2986                                0.0000
 chip_core/housekeeping/net2405                                0.0000
 chip_core/housekeeping/net2983                                0.0000
 chip_core/housekeeping/net2402                               -0.0000
 chip_core/housekeeping/_3044_                                -0.0000
 chip_core/housekeeping/net2977                               -0.0000
 chip_core/housekeeping/net2974                                0.0000
 chip_core/housekeeping/net2971                                0.0000
 chip_core/housekeeping/_2829_                                -0.0000
 chip_core/housekeeping/net2969                                0.0000
 chip_core/housekeeping/net2966                               -0.0000
 chip_core/housekeeping/net2963                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][3]   0.0000
 chip_core/housekeeping/net2959                                0.0000
 chip_core/housekeeping/net2953                               -0.0000
 chip_core/housekeeping/net2950                               -0.0000
 chip_core/housekeeping/_2827_                                 0.0000
 chip_core/housekeeping/net2947                                0.0000
 chip_core/housekeeping/net2941                                0.0000
 chip_core/housekeeping/net2935                               -0.0000
 chip_core/housekeeping/net2926                                0.0000
 chip_core/housekeeping/net2923                                0.0000
 chip_core/housekeeping/net2920                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][2]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_14832_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 chip_core/soc.core.dbg_uart_address[4]                       -0.0000
 chip_core/housekeeping/net2915                                0.0000
 chip_core/housekeeping/net2912                               -0.0000
 chip_core/housekeeping/net2910                                0.0000
 chip_core/housekeeping/net2908                               -0.0000
 chip_core/housekeeping/net2905                                0.0000
 chip_core/soc.core.storage[8][1]                              0.0000
 chip_core/housekeeping/_2877_                                -0.0000
 chip_core/housekeeping/net1897                                0.0000
 chip_core/housekeeping/net1891                               -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][0]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1885                                0.0000
 chip_core/housekeeping/_2508_                                -0.0000
 chip_core/housekeeping/net1883                                0.0000
 chip_core/housekeeping/net1880                                0.0000
 chip_core/housekeeping/net1877                                0.0000
 chip_core/housekeeping/_2507_                                -0.0000
 chip_core/gpio_control_in_1[2].shift_register[11]             0.0000
 chip_core/housekeeping/net1866                               -0.0000
 chip_core/housekeeping/net1863                               -0.0000
 chip_core/housekeeping/net1860                                0.0000
 chip_core/housekeeping/net1857                               -0.0000
 chip_core/housekeeping/_2505_                                -0.0000
 chip_core/housekeeping/net1853                                0.0000
 chip_core/housekeeping/net1850                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[18]  -0.0000
 chip_core/gpio_control_in_1[2].shift_register[10]             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1846                                0.0000
 chip_core/housekeeping/_2504_                                -0.0000
 chip_core/housekeeping/net1843                                0.0000
 chip_core/housekeeping/net1837                               -0.0000
 chip_core/housekeeping/_2503_                                -0.0000
 chip_core/housekeeping/net1825                               -0.0000
 chip_core/housekeeping/_2502_                                -0.0000
 chip_core/housekeeping/net1817                                0.0000
 chip_core/housekeeping/_2501_                                -0.0000
 chip_core/housekeeping/net2393                                0.0000
 chip_core/housekeeping/net2390                               -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][5]       0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1804                               -0.0000
 chip_core/housekeeping/net1801                                0.0000
 chip_core/housekeeping/net2383                                0.0000
 chip_core/housekeeping/net2380                                0.0000
 chip_core/housekeeping/net2368                                0.0000
 chip_core/housekeeping/net2365                                0.0000
 chip_core/housekeeping/_2921_                                 0.0000
 chip_core/housekeeping/net2359                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1939                                            -0.0000
 chip_core/housekeeping/net2356                                0.0000
 chip_core/housekeeping/net2354                               -0.0000
 chip_core/housekeeping/net2350                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[14]  -0.0000
 chip_core/housekeeping/net2348                                0.0000
 chip_core/housekeeping/net2345                                0.0000
 chip_core/housekeeping/net2342                                0.0000
 chip_core/housekeeping/net2340                                0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[2][2]       0.0000
 chip_core/housekeeping/net2338                                0.0000
 chip_core/housekeeping/net2336                                0.0000
 chip_core/housekeeping/net2333                                0.0000
 chip_core/housekeeping/net2330                                0.0000
 chip_core/soc.core.la_ien_storage[70]                        -0.0000
 chip_core/housekeeping/net2324                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[12]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/housekeeping/net2893                                0.0000
 chip_core/housekeeping/net2890                                0.0000
 chip_core/housekeeping/net2309                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[11]  -0.0000
 chip_core/housekeeping/net2306                                0.0000
 chip_core/housekeeping/net2882                                0.0000
 chip_core/housekeeping/net2303                               -0.0000
 chip_core/housekeeping/net2300                               -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[10]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 chip_core/housekeeping/net2868                                0.0000
 chip_core/housekeeping/net2865                               -0.0000
 chip_core/housekeeping/net2862                                0.0000
 chip_core/housekeeping/net2860                                0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[31][16]     0.0000
 chip_core/housekeeping/net2851                                0.0000
 chip_core/housekeeping/_2817_                                -0.0000
 chip_core/soc.core.la_ien_storage[117]                        0.0000
 chip_core/housekeeping/net2849                                0.0000
 chip_core/housekeeping/net2846                                0.0000
 chip_core/housekeeping/net2843                                0.0000
 chip_core/housekeeping/_3030_                                 0.0000
 chip_core/housekeeping/net2839                                0.0000
 chip_core/housekeeping/net2833                                0.0000
 chip_core/housekeeping/net2830                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2815_                                -0.0000
 chip_core/housekeeping/net2827                               -0.0000
 chip_core/housekeeping/net2824                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[3]  -0.0000
 chip_core/housekeeping/_2814_                                -0.0000
 chip_core/housekeeping/_2447_                                 0.0000
 chip_core/housekeeping/net2816                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2813                                0.0000
 chip_core/housekeeping/net2808                                0.0000
 chip_core/housekeeping/net2805                                0.0000
 chip_core/housekeeping/net2801                                0.0000
 chip_core/housekeeping/_3084_                                -0.0000
 chip_core/housekeeping/net3389                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[2]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 chip_core/net1830                                            -0.0000
 chip_core/housekeeping/_2811_                                -0.0000
 chip_core/housekeeping/_2868_                                -0.0000
 chip_core/housekeeping/_3082_                                -0.0000
 chip_core/housekeeping/net3368                                0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][30]      0.0000
 chip_core/housekeeping/_2499_                                -0.0000
 chip_core/housekeeping/net1796                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1793                                0.0000
 chip_core/housekeeping/_2498_                                -0.0000
 chip_core/housekeeping/_3137_                                -0.0000
 chip_core/housekeeping/net1785                               -0.0000
 chip_core/housekeeping/net1782                                0.0000
 chip_core/gpio_control_in_2[13].shift_register[11]            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[21].X  -0.0000
 chip_core/housekeeping/net3324                               -0.0000
 chip_core/housekeeping/net3321                               -0.0000
 chip_core/housekeeping/net1777                                0.0000
 chip_core/housekeeping/net1774                               -0.0000
 chip_core/housekeeping/net1772                               -0.0000
 chip_core/housekeeping/net3316                                0.0000
 chip_core/housekeeping/_2496_                                -0.0000
 chip_core/housekeeping/net3313                                0.0000
 chip_core/housekeeping/net3311                                0.0000
 chip_core/housekeeping/net1764                                0.0000
 chip_core/soc.core.dbg_uart_tx_phase[28]                      0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 chip_core/housekeeping/net1761                                0.0000
 chip_core/housekeeping/net3309                               -0.0000
 chip_core/housekeeping/net3307                                0.0000
 chip_core/housekeeping/net3302                                0.0000
 chip_core/housekeeping/net1758                               -0.0000
 chip_core/housekeeping/net1753                                0.0000
 chip_core/housekeeping/_2494_                                -0.0000
 chip_core/housekeeping/net1748                                0.0000
 chip_core/housekeeping/net1745                                0.0000
 chip_core/soc.core.dbg_uart_tx_phase[27]                     -0.0000
 chip_core/housekeeping/_2493_                                -0.0000
 chip_core/housekeeping/net1739                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][26]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1736                                0.0000
 chip_core/housekeeping/net1732                                0.0000
 chip_core/housekeeping/_2492_                                -0.0000
 chip_core/housekeeping/net1726                               -0.0000
 chip_core/soc.core.dbg_uart_tx_phase[26]                      0.0000
 chip_core/housekeeping/net1721                                0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][25]     0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2916_                                -0.0000
 chip_core/housekeeping/net1713                                0.0000
 chip_core/housekeeping/net1711                                0.0000
 chip_core/housekeeping/_2490_                                -0.0000
 chip_core/housekeeping/net2297                                0.0000
 chip_core/housekeeping/net2294                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][25]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 chip_core/housekeeping/net1704                                0.0000
 chip_core/housekeeping/net2288                                0.0000
 chip_core/soc.core.dbg_uart_tx_phase[25]                     -0.0000
 chip_core/housekeeping/net2282                                0.0000
 chip_core/housekeeping/net2279                                0.0000
 chip_core/housekeeping/net2276                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][24]   0.0000
 chip_core/housekeeping/net2273                                0.0000
 chip_core/housekeeping/net2264                               -0.0000
 chip_core/soc.core.dbg_uart_tx_phase[24]                      0.0000
 chip_core/housekeeping/net2261                                0.0000
 chip_core/housekeeping/net2258                                0.0000
 chip_core/housekeeping/net2255                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2249                               -0.0000
 chip_core/housekeeping/net2246                               -0.0000
 chip_core/housekeeping/net2243                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[9]  -0.0000
 chip_core/housekeeping/net2237                                0.0000
 chip_core/housekeeping/net2234                                0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][22]    -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2231                                0.0000
 chip_core/housekeeping/net2226                                0.0000
 chip_core/housekeeping/net2223                                0.0000
 chip_core/housekeeping/net2220                                0.0000
 chip_core/housekeeping/net2799                               -0.0000
 chip_core/housekeeping/net2793                               -0.0000
 chip_core/gpio_control_in_1[9].shift_register[9]              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[18].X  -0.0000
 chip_core/housekeeping/_2964_                                 0.0000
 chip_core/housekeeping/net2209                                0.0000
 chip_core/housekeeping/net2787                               -0.0000
 chip_core/housekeeping/net2204                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][20]   0.0000
 chip_core/housekeeping/net2778                                0.0000
 chip_core/housekeeping/net2774                                0.0000
 chip_core/housekeeping/net2771                                0.0000
 chip_core/housekeeping/net2768                                0.0000
 chip_core/soc.core.dbg_uart_tx_phase[20]                      0.0000
 chip_core/gpio_control_in_1[9].shift_register[7]              0.0000
 chip_core/housekeeping/net2766                                0.0000
 chip_core/housekeeping/net2763                                0.0000
 chip_core/housekeeping/net2755                                0.0000
 chip_core/housekeeping/_2807_                                -0.0000
 chip_core/housekeeping/net2747                                0.0000
 chip_core/housekeeping/net2741                                0.0000
 chip_core/housekeeping/net2735                                0.0000
 chip_core/housekeeping/net2732                                0.0000
 chip_core/housekeeping/_2805_                                -0.0000
 chip_core/housekeeping/net2729                                0.0000
 chip_core/gpio_control_in_1[9].shift_register[6]              0.0000
 chip_core/gpio_control_in_1[9].shift_register[5]              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 chip_core/soc.core.dbg_uart_data[0]                           0.0000
 chip_core/soc.core.dbg_uart_address[3]                       -0.0000
 chip_core/housekeeping/net2726                                0.0000
 chip_core/housekeeping/net2723                                0.0000
 chip_core/housekeeping/net2720                               -0.0000
 chip_core/gpio_control_in_1[9].shift_register[4]              0.0000
 chip_core/housekeeping/net2714                               -0.0000
 chip_core/housekeeping/net2711                                0.0000
 chip_core/housekeeping/net3297                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net3295                                0.0000
 chip_core/housekeeping/net2708                                0.0000
 chip_core/housekeeping/net2706                               -0.0000
 chip_core/gpio_control_in_1[9].shift_register[3]              0.0000
 chip_core/housekeeping/net2703                                0.0000
 chip_core/housekeeping/net3289                                0.0000
 chip_core/housekeeping/net3287                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/housekeeping/net3281                                0.0000
 chip_core/housekeeping/net3278                                0.0000
 chip_core/housekeeping/net3272                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]   0.0000
 chip_core/housekeeping/_2645_                                 0.0000
 chip_core/housekeeping/net3258                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]  -0.0000
 chip_core/housekeeping/net3253                                0.0000
 chip_core/housekeeping/net3251                                0.0000
 chip_core/gpio_control_in_1[9].shift_register[1]              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/housekeeping/net3246                                0.0000
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[14]        -0.0000
 chip_core/housekeeping/net1696                               -0.0000
 chip_core/housekeeping/net1693                               -0.0000
 chip_core/housekeeping/net1690                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]  -0.0000
 chip_core/housekeeping/net3232                                0.0000
 chip_core/housekeeping/net1687                                0.0000
 chip_core/housekeeping/net1685                                0.0000
 chip_core/housekeeping/net3227                                0.0000
 chip_core/housekeeping/_2487_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net3225                                0.0000
 chip_core/housekeeping/net3221                               -0.0000
 chip_core/housekeeping/_3126_                                 0.0000
 chip_core/housekeeping/net1679                               -0.0000
 chip_core/housekeeping/net1676                                0.0000
 chip_core/housekeeping/net1673                               -0.0000
 chip_core/housekeeping/net3211                                0.0000
 chip_core/soc.core.VexRiscv.decode_to_execute_RS1[11]        -0.0000
 chip_core/housekeeping/net1666                                0.0000
 chip_core/housekeeping/net1663                                0.0000
 chip_core/housekeeping/net1660                               -0.0000
 chip_core/housekeeping/net3208                                0.0000
 chip_core/housekeeping/_2485_                                -0.0000
 chip_core/housekeeping/net3205                                0.0000
 chip_core/housekeeping/net3203                                0.0000
 chip_core/gpio_control_in_1[7].shift_register[11]             0.0000
 chip_core/gpio_control_in_1[7].shift_register[10]             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 chip_core/housekeeping/net1657                                0.0000
 chip_core/housekeeping/net1652                                0.0000
 chip_core/housekeeping/net1646                                0.0000
 chip_core/housekeeping/net1643                                0.0000
 chip_core/gpio_control_bidir_1[0].shift_register[10]         -0.0000
 chip_core/housekeeping/net1637                                0.0000
 chip_core/housekeeping/net1630                                0.0000
 chip_core/housekeeping/_2482_                                -0.0000
 chip_core/housekeeping/net1624                                0.0000
 chip_core/housekeeping/net1622                                0.0000
 chip_core/housekeeping/net1619                                0.0000
 chip_core/housekeeping/net1610                               -0.0000
 chip_core/soc.core.la_ien_storage[107]                       -0.0000
 chip_core/housekeeping/net2198                                0.0000
 chip_core/housekeeping/net2195                               -0.0000
 chip_core/housekeeping/net1601                                0.0000
 chip_core/housekeeping/net2189                               -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][29]     0.0000
 chip_core/housekeeping/net2184                                0.0000
 chip_core/housekeeping/net2182                                0.0000
 chip_core/housekeeping/net2173                               -0.0000
 chip_core/housekeeping/net2167                               -0.0000
 chip_core/housekeeping/net2164                                0.0000
 chip_core/soc.core.spi_master_control_storage[9]              0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][28]     0.0000
 chip_core/housekeeping/net2161                                0.0000
 chip_core/housekeeping/net2158                                0.0000
 chip_core/housekeeping/net2155                                0.0000
 chip_core/housekeeping/net2149                                0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[28]                0.0000
 chip_core/housekeeping/net2137                                0.0000
 chip_core/housekeeping/net532                                -0.0000
 chip_core/housekeeping/net2134                                0.0000
 chip_core/housekeeping/net2124                                0.0000
 chip_core/housekeeping/net2121                                0.0000
 chip_core/housekeeping/_3016_                                -0.0000
 chip_core/soc.core.la_ien_storage[104]                        0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]   0.0000
 chip_core/housekeeping/net2698                                0.0000
 chip_core/housekeeping/net2118                                0.0000
 chip_core/housekeeping/net2695                                0.0000
 chip_core/housekeeping/net2115                                0.0000
 chip_core/housekeeping/net2692                                0.0000
 chip_core/housekeeping/net2109                               -0.0000
 chip_core/housekeeping/net2687                                0.0000
 chip_core/housekeeping/net2685                               -0.0000
 chip_core/housekeeping/net2106                               -0.0000
 chip_core/housekeeping/net2682                                0.0000
 chip_core/housekeeping/net2100                                0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net1437                                            -0.0000
 chip_core/housekeeping/net2676                                0.0000
 chip_core/housekeeping/net2673                                0.0000
 chip_core/housekeeping/_2798_                                -0.0000
 chip_core/soc.core.spi_master_control_storage[6]              0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_mepc[26]                0.0000
 chip_core/soc.core.la_ien_storage[102]                        0.0000
 chip_core/housekeeping/net2656                               -0.0000
 chip_core/housekeeping/net2650                                0.0000
 chip_core/housekeeping/_2796_                                -0.0000
 chip_core/housekeeping/net2647                               -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2634                                0.0000
 chip_core/housekeeping/net2631                               -0.0000
 chip_core/housekeeping/_2582_                                -0.0000
 chip_core/housekeeping/_2794_                                -0.0000
 chip_core/housekeeping/net2626                                0.0000
 chip_core/soc.core.spi_master_control_storage[5]              0.0000
 chip_core/housekeeping/_2792_                                -0.0000
 chip_core/housekeeping/net3198                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][19]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2609                                0.0000
 chip_core/housekeeping/net2606                                0.0000
 chip_core/housekeeping/net2603                                0.0000
 chip_core/soc.core.dbg_uart_tx_phase[19]                      0.0000
 chip_core/housekeeping/_2791_                                 0.0000
 chip_core/housekeeping/net3182                                0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]   0.0000
 chip_core/housekeeping/_3063_                                 0.0000
 chip_core/housekeeping/net3176                                0.0000
 chip_core/housekeeping/net3173                                0.0000
 chip_core/housekeeping/net3171                                0.0000
 chip_core/housekeeping/net3162                                0.0000
 chip_core/soc.core.spi_master_control_storage[4]             -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net3160                                0.0000
 chip_core/housekeeping/net3157                                0.0000
 chip_core/housekeeping/net3151                                0.0000
 chip_core/housekeeping/net3148                                0.0000
 chip_core/housekeeping/net3142                                0.0000
 chip_core/housekeeping/net1593                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][18]   0.0000
 chip_core/housekeeping/net3139                                0.0000
 chip_core/housekeeping/net3133                                0.0000
 chip_core/soc.core.dbg_uart_tx_phase[18]                      0.0000
 chip_core/housekeeping/net3130                               -0.0000
 chip_core/housekeeping/_3117_                                 0.0000
 chip_core/housekeeping/net1581                                0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.SEL[0]  -0.0000
 chip_core/housekeeping/net3127                                0.0000
 chip_core/housekeeping/net3121                               -0.0000
 chip_core/housekeeping/net1578                                0.0000
 chip_core/housekeeping/net1575                                0.0000
 chip_core/housekeeping/net1572                                0.0000
 chip_core/housekeeping/net3118                               -0.0000
 chip_core/soc.core.spi_master_control_storage[3]              0.0000
 chip_core/housekeeping/net3115                                0.0000
 chip_core/housekeeping/net3112                                0.0000
 chip_core/housekeeping/_2475_                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][17]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1559                                0.0000
 chip_core/housekeeping/net1551                                0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]   0.0000
 chip_core/housekeeping/_2840_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1538                               -0.0000
 chip_core/housekeeping/_2896_                                -0.0000
 chip_core/mprj/mprj/net424                                   -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][16]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1220                                            -0.0000
 chip_core/soc.core.dbg_uart_tx_phase[16]                      0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/mprj/mprj/net109                                    0.0000
 chip_core/mprj/mprj/net108                                   -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][15]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.interface10_bank_bus_dat_r[5]             -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][14]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_11049_                                            -0.0000
 chip_core/net10313                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/net10376                                           -0.0000
 chip_core/soc.core.dbg_uart_tx_phase[14]                     -0.0000
 chip_core/soc.core.multiregimpl64_regs0                       0.0000
 chip_core/mprj/mprj/net21                                    -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][13]     0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/mprj/mprj/net329                                    0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][12]  -0.0000
 chip_core/net14498                                            0.0000
 chip_core/net14494                                            0.0000
 chip_core/net14492                                           -0.0000
 chip_core/net14490                                            0.0000
 chip_core/soc.core.dbg_uart_tx_phase[12]                     -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][11]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net14488                                           -0.0000
 chip_core/net14482                                           -0.0000
 chip_core/net14478                                            0.0000
 chip_core/net14476                                            0.0000
 chip_core/net14468                                            0.0000
 chip_core/net14466                                           -0.0000
 chip_core/net14464                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][10]   0.0000
 chip_core/net14458                                           -0.0000
 chip_core/net14456                                            0.0000
 chip_core/net14448                                            0.0000
 chip_core/net14444                                            0.0000
 chip_core/net14442                                           -0.0000
 chip_core/net14436                                            0.0000
 chip_core/soc.core.dbg_uart_tx_phase[10]                     -0.0000
 chip_core/net14434                                            0.0000
 chip_core/net14428                                            0.0000
 chip_core/net14426                                            0.0000
 chip_core/net14424                                            0.0000
 chip_core/net14422                                            0.0000
 chip_core/net14420                                            0.0000
 chip_core/net14418                                           -0.0000
 chip_core/net14412                                           -0.0000
 chip_core/net14408                                           -0.0000
 chip_core/net14406                                           -0.0000
 chip_core/net14402                                           -0.0000
 chip_core/gpio_control_in_2[4].shift_register[10]            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 chip_core/_04849_                                            -0.0000
 chip_core/_12484_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/_04843_                                            -0.0000
 chip_core/gpio_control_bidir_2[2].shift_register[9]           0.0000
 chip_core/net14398                                            0.0000
 chip_core/net14394                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 chip_core/net14392                                           -0.0000
 chip_core/net14390                                           -0.0000
 chip_core/net14388                                            0.0000
 chip_core/net14384                                           -0.0000
 chip_core/net14378                                            0.0000
 chip_core/net14376                                            0.0000
 chip_core/soc.core.storage_1[9][6]                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net14372                                           -0.0000
 chip_core/net14370                                            0.0000
 chip_core/net14368                                           -0.0000
 chip_core/net14364                                           -0.0000
 chip_core/net14362                                            0.0000
 chip_core/net14358                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][29]   0.0000
 chip_core/net14356                                           -0.0000
 chip_core/net14354                                            0.0000
 chip_core/soc.core.storage_1[9][5]                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/net14352                                           -0.0000
 chip_core/net14346                                            0.0000
 chip_core/gpio_control_bidir_2[2].shift_register[6]           0.0000
 chip_core/net14344                                            0.0000
 chip_core/soc.core.uart_tx_fifo_consume[1]                    0.0000
 chip_core/net14338                                            0.0000
 chip_core/net14336                                            0.0000
 chip_core/net14334                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][7]   0.0000
 chip_core/net14330                                            0.0000
 chip_core/net14324                                           -0.0000
 chip_core/net14322                                            0.0000
 chip_core/net14320                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][28]  -0.0000
 chip_core/net14316                                           -0.0000
 chip_core/net14314                                            0.0000
 chip_core/net14304                                           -0.0000
 chip_core/gpio_control_bidir_2[2].shift_register[5]           0.0000
 chip_core/soc.core.uart_tx_fifo_consume[0]                    0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net14302                                            0.0000
 chip_core/net14300                                           -0.0000
 chip_core/_02953_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][27]   0.0000
 chip_core/net2720                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][5]  -0.0000
 chip_core/soc.core.storage_1[9][2]                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[19].A  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 chip_core/net14298                                            0.0000
 chip_core/net14296                                           -0.0000
 chip_core/net14292                                           -0.0000
 chip_core/gpio_control_bidir_2[2].shift_register[3]          -0.0000
 chip_core/net14290                                            0.0000
 chip_core/net14286                                           -0.0000
 chip_core/net14284                                           -0.0000
 chip_core/net14282                                            0.0000
 chip_core/soc.core.multiregimpl58_regs1                       0.0000
 chip_core/net14280                                           -0.0000
 chip_core/net14278                                            0.0000
 chip_core/net14276                                            0.0000
 chip_core/net14274                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][19]     0.0000
 chip_core/net14272                                           -0.0000
 chip_core/net14270                                            0.0000
 chip_core/net14268                                           -0.0000
 chip_core/net14266                                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net14260                                           -0.0000
 chip_core/net14258                                           -0.0000
 chip_core/net14256                                            0.0000
 chip_core/net14252                                           -0.0000
 chip_core/net14250                                           -0.0000
 chip_core/net14244                                            0.0000
 chip_core/net14240                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][3]  -0.0000
 chip_core/net14236                                            0.0000
 chip_core/net14232                                            0.0000
 chip_core/net14230                                            0.0000
 chip_core/net14226                                           -0.0000
 chip_core/net14224                                            0.0000
 chip_core/net14222                                            0.0000
 chip_core/net14216                                           -0.0000
 chip_core/net14214                                           -0.0000
 chip_core/soc.core.storage_1[9][0]                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net14210                                           -0.0000
 chip_core/net14208                                           -0.0000
 chip_core/net14206                                            0.0000
 chip_core/net14204                                           -0.0000
 chip_core/net14200                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][23]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][1]   0.0000
 chip_core/net2665                                            -0.0000
 chip_core/net6845                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][22]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net14198                                            0.0000
 chip_core/net14196                                           -0.0000
 chip_core/net14194                                            0.0000
 chip_core/net14190                                            0.0000
 chip_core/net14188                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net14182                                           -0.0000
 chip_core/net14180                                           -0.0000
 chip_core/net14176                                            0.0000
 chip_core/net14174                                           -0.0000
 chip_core/net14168                                           -0.0000
 chip_core/net14166                                           -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[0][10]     -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[29].X  -0.0000
 chip_core/housekeeping/_1515_                                -0.0000
 chip_core/net14162                                            0.0000
 chip_core/net14160                                            0.0000
 chip_core/net14156                                            0.0000
 chip_core/net14152                                            0.0000
 chip_core/net14148                                            0.0000
 chip_core/net14142                                           -0.0000
 chip_core/net14138                                           -0.0000
 chip_core/net14136                                           -0.0000
 chip_core/net14134                                            0.0000
 chip_core/net14132                                            0.0000
 chip_core/net14130                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][13]     0.0000
 chip_core/net14128                                            0.0000
 chip_core/net14126                                            0.0000
 chip_core/net14122                                            0.0000
 chip_core/net14120                                            0.0000
 chip_core/net14118                                           -0.0000
 chip_core/net14114                                           -0.0000
 chip_core/net14110                                            0.0000
 chip_core/net14108                                           -0.0000
 chip_core/soc.core.uart_tx_fifo_level0[3]                     0.0000
 chip_core/net14104                                            0.0000
 chip_core/net14102                                            0.0000
 chip_core/net14100                                            0.0000
 chip_core/_10998_                                            -0.0000
 chip_core/net2593                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net2584                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][27]   0.0000
 chip_core/net2582                                            -0.0000
 chip_core/soc.core.uart_tx_fifo_level0[2]                     0.0000
 chip_core/net2579                                            -0.0000
 chip_core/net2577                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net2573                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[15][10]     0.0000
 chip_core/net2539                                            -0.0000
 chip_core/net2534                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][26]  -0.0000
 chip_core/soc.core.uart_tx_fifo_level0[1]                    -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net2527                                            -0.0000
 chip_core/net2520                                            -0.0000
 chip_core/net2518                                            -0.0000
 chip_core/net2508                                            -0.0000
 chip_core/net14098                                            0.0000
 chip_core/net14096                                           -0.0000
 chip_core/net14092                                            0.0000
 chip_core/net14088                                           -0.0000
 chip_core/net14086                                           -0.0000
 chip_core/net14084                                           -0.0000
 chip_core/net14082                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][31]   0.0000
 chip_core/net14080                                           -0.0000
 chip_core/net14076                                            0.0000
 chip_core/net14074                                            0.0000
 chip_core/soc.core.uart_tx_fifo_level0[0]                    -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[11].A  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 chip_core/housekeeping/_1512_                                -0.0000
 chip_core/_11239_                                             0.0000
 chip_core/soc.core.dbg_uart_address[16]                       0.0000
 chip_core/soc.core.dbg_uart_address[1]                       -0.0000
 chip_core/soc.core.uartwishbonebridge_state[2]                0.0000
 chip_core/soc.core.litespi_state[1]                          -0.0000
 chip_core/net14072                                            0.0000
 chip_core/net14070                                            0.0000
 chip_core/net14066                                            0.0000
 chip_core/net14064                                           -0.0000
 chip_core/net14062                                            0.0000
 chip_core/net14058                                           -0.0000
 chip_core/net14050                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][24]  -0.0000
 chip_core/net14048                                            0.0000
 chip_core/net14046                                           -0.0000
 chip_core/net14044                                           -0.0000
 chip_core/net14042                                           -0.0000
 chip_core/net14040                                            0.0000
 chip_core/net14038                                            0.0000
 chip_core/net14036                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][9]      0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/net14032                                            0.0000
 chip_core/net14030                                            0.0000
 chip_core/net14026                                            0.0000
 chip_core/net14020                                            0.0000
 chip_core/net14016                                            0.0000
 chip_core/net14014                                            0.0000
 chip_core/net14010                                           -0.0000
 chip_core/net14008                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][22]   0.0000
 chip_core/net14006                                           -0.0000
 chip_core/net14004                                            0.0000
 chip_core/net14000                                            0.0000
 chip_core/_10989_                                            -0.0000
 chip_core/_10985_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][21]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/_10984_                                            -0.0000
 chip_core/net2492                                            -0.0000
 chip_core/net2483                                            -0.0000
 chip_core/net2479                                            -0.0000
 chip_core/net2476                                            -0.0000
 chip_core/net2473                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net2472                                            -0.0000
 chip_core/net2469                                            -0.0000
 chip_core/net2467                                            -0.0000
 chip_core/net2465                                            -0.0000
 chip_core/net2463                                            -0.0000
 chip_core/net2460                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net2459                                            -0.0000
 chip_core/net2454                                            -0.0000
 chip_core/net2445                                            -0.0000
 chip_core/net2414                                            -0.0000
 chip_core/net2405                                            -0.0000
 chip_core/net2400                                            -0.0000
 chip_core/soc.core.la_ien_storage[45]                        -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/net2396                                            -0.0000
 chip_core/soc.core.storage[12][7]                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net2381                                            -0.0000
 chip_core/net2375                                            -0.0000
 chip_core/net2370                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net2364                                            -0.0000
 chip_core/soc.core.storage[12][5]                            -0.0000
 chip_core/net2350                                            -0.0000
 chip_core/net2344                                            -0.0000
 chip_core/soc.core.gpioin5_pending_re                        -0.0000
 chip_core/net2343                                            -0.0000
 chip_core/net2337                                            -0.0000
 chip_core/net2329                                            -0.0000
 chip_core/soc.core.storage[12][3]                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net2321                                            -0.0000
 chip_core/_13476_                                            -0.0000
 chip_core/_11172_                                            -0.0000
 chip_core/_10965_                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][18]  -0.0000
 chip_core/soc.core.storage_1[0][6]                            0.0000
 chip_core/net2233                                            -0.0000
 chip_core/net2232                                            -0.0000
 chip_core/net2215                                            -0.0000
 chip_core/net2212                                            -0.0000
 chip_core/soc.core.storage[12][0]                             0.0000
 chip_core/_13466_                                            -0.0000
 chip_core/soc.core.storage_1[0][5]                            0.0000
 chip_core/net2193                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][16]   0.0000
 chip_core/net2185                                            -0.0000
 chip_core/net2184                                            -0.0000
 chip_core/net2179                                            -0.0000
 chip_core/net2177                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][15]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 chip_core/net2176                                            -0.0000
 chip_core/net2173                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][31]      0.0000
 chip_core/net2172                                            -0.0000
 chip_core/soc.core.storage_1[0][3]                           -0.0000
 chip_core/net2144                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][14]  -0.0000
 chip_core/soc.core.mgmtsoc_value_status[2]                    0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_12406_                                            -0.0000
 chip_core/_04551_                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][13]   0.0000
 chip_core/_03508_                                             0.0000
 chip_core/_03504_                                            -0.0000
 chip_core/_13443_                                            -0.0000
 chip_core/soc.core.storage_1[0][0]                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/_14486_                                            -0.0000
 chip_core/net11349                                           -0.0000
 chip_core/_13432_                                             0.0000
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]   0.0000
 chip_core/soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][24]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][23]     0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_1956_                                -0.0000
 chip_core/net3900                                             0.0000
 chip_core/_13847_                                            -0.0000
 chip_core/_13428_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][17]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][22]   0.0000
 chip_core/_13001_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][16]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][21]   0.0000
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[30]         0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][15]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_10910_                                            -0.0000
 chip_core/net3814                                            -0.0000
 chip_core/_12998_                                            -0.0000
 chip_core/net3780                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][12]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[20].A   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[12].A  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][11]   0.0000
 chip_core/net3719                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][10]   0.0000
 chip_core/net11096                                            0.0000
 chip_core/soc.core.la_ien_storage[35]                        -0.0000
 chip_core/net11059                                           -0.0000
 chip_core/net11057                                           -0.0000
 chip_core/net11056                                            0.0000
 chip_core/net11053                                            0.0000
 chip_core/net11052                                            0.0000
 chip_core/net11051                                            0.0000
 chip_core/soc.core.la_ien_storage[33]                        -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net11048                                            0.0000
 chip_core/net11047                                            0.0000
 chip_core/net11046                                            0.0000
 chip_core/net11042                                            0.0000
 chip_core/net11038                                            0.0000
 chip_core/net11037                                            0.0000
 chip_core/net3670                                            -0.0000
 chip_core/soc.core.la_ien_storage[30]                         0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][9]  -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][24]     -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][8]   0.0000
 chip_core/soc.core.storage[9][7]                             -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][28]     0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][23]     -0.0000
 chip_core/net3548                                            -0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[25]          0.0000
 chip_core/_12970_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][6]   0.0000
 chip_core/soc.core.storage[9][5]                              0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][5]  -0.0000
 chip_core/net12803                                           -0.0000
 chip_core/soc.core.storage[9][4]                             -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][25]    -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][31]   0.0000
 chip_core/_13162_                                             0.0000
 chip_core/net3349                                             0.0000
 chip_core/soc.core.multiregimpl59_regs0                      -0.0000
 chip_core/_03632_                                            -0.0000
 chip_core/_12947_                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[25][19]    -0.0000
 chip_core/net3275                                            -0.0000
 chip_core/gpio_control_in_2[6].shift_register[8]              0.0000
 chip_core/soc.core.storage[9][3]                             -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][19]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][30]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][3]   0.0000
 chip_core/net3247                                             0.0000
 chip_core/gpio_control_in_2[6].shift_register[7]              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 chip_core/soc.core.storage[9][2]                              0.0000
 chip_core/_12520_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][2]   0.0000
 chip_core/_11684_                                            -0.0000
 chip_core/net7385                                            -0.0000
 chip_core/gpio_control_in_2[6].shift_register[6]              0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][17]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][1]  -0.0000
 chip_core/gpio_control_in_2[6].shift_register[5]             -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 chip_core/_13970_                                            -0.0000
 chip_core/_12928_                                            -0.0000
 chip_core/net7244                                             0.0000
 chip_core/_12923_                                            -0.0000
 chip_core/soc.core.storage[9][0]                              0.0000
 chip_core/_13960_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][0]   0.0000
 chip_core/_13113_                                             0.0000
 chip_core/_12274_                                             0.0000
 chip_core/_11645_                                            -0.0000
 chip_core/_11640_                                             0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_cnt[5]           0.0000
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[24]         0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_11633_                                            -0.0000
 chip_core/_11630_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][14]   0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_cnt[4]          -0.0000
 chip_core/soc.core.spi_master_control_storage[15]             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][13]   0.0000
 chip_core/net13998                                            0.0000
 chip_core/net13996                                            0.0000
 chip_core/net13994                                           -0.0000
 chip_core/net13990                                           -0.0000
 chip_core/net13982                                            0.0000
 chip_core/net13980                                           -0.0000
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[22]        -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net13972                                            0.0000
 chip_core/net13970                                            0.0000
 chip_core/net13968                                           -0.0000
 chip_core/net13966                                           -0.0000
 chip_core/net13964                                           -0.0000
 chip_core/net13962                                            0.0000
 chip_core/net13960                                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net13956                                            0.0000
 chip_core/net13954                                           -0.0000
 chip_core/net13952                                            0.0000
 chip_core/net13950                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][11]   0.0000
 chip_core/net13946                                            0.0000
 chip_core/net13944                                            0.0000
 chip_core/net13940                                           -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_cnt[1]           0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net13938                                           -0.0000
 chip_core/_11601_                                            -0.0000
 chip_core/net13928                                            0.0000
 chip_core/net13926                                            0.0000
 chip_core/net13924                                            0.0000
 chip_core/_15158_                                            -0.0000
 chip_core/net13920                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][10]  -0.0000
 chip_core/net13916                                            0.0000
 chip_core/net13914                                            0.0000
 chip_core/net13912                                            0.0000
 chip_core/net13910                                            0.0000
 chip_core/net13908                                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_11815_                                            -0.0000
 chip_core/_11810_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[30].X         -0.0000
 chip_core/_10893_                                            -0.0000
 chip_core/net8675                                            -0.0000
 chip_core/net4441                                            -0.0000
 chip_core/net8625                                            -0.0000
 chip_core/soc.core.spi_master_control_storage[10]            -0.0000
 chip_core/net13898                                            0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[30]          0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net13894                                            0.0000
 chip_core/net13890                                            0.0000
 chip_core/net13886                                            0.0000
 chip_core/net13884                                            0.0000
 chip_core/net13880                                            0.0000
 chip_core/net13878                                           -0.0000
 chip_core/net13876                                            0.0000
 chip_core/net13872                                           -0.0000
 chip_core/net13868                                            0.0000
 chip_core/net13866                                            0.0000
 chip_core/net13864                                           -0.0000
 chip_core/net13860                                            0.0000
 chip_core/net13854                                            0.0000
 chip_core/net13852                                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net13846                                            0.0000
 chip_core/net13840                                           -0.0000
 chip_core/net13832                                            0.0000
 chip_core/net13830                                            0.0000
 chip_core/net13828                                            0.0000
 chip_core/net13824                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net13820                                            0.0000
 chip_core/net13818                                           -0.0000
 chip_core/net13812                                           -0.0000
 chip_core/net13810                                           -0.0000
 chip_core/gpio_control_in_2[14].shift_register[6]             0.0000
 chip_core/net13804                                            0.0000
 chip_core/net13802                                            0.0000
 chip_core/net13800                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_13897_                                            -0.0000
 chip_core/soc.core.multiregimpl72_regs1                       0.0000
 chip_core/net8548                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][28]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[19]         -0.0000
 chip_core/_04785_                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][16]      0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net13798                                           -0.0000
 chip_core/net13796                                            0.0000
 chip_core/gpio_control_in_2[14].shift_register[1]             0.0000
 chip_core/net13794                                           -0.0000
 chip_core/net13792                                            0.0000
 chip_core/net13790                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][26]  -0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[17]         -0.0000
 chip_core/net13776                                           -0.0000
 chip_core/net13770                                            0.0000
 chip_core/net13768                                            0.0000
 chip_core/net13766                                           -0.0000
 chip_core/soc.core.gpioin2_gpioin2_trigger_d                  0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][14]     -0.0000
 chip_core/net13748                                            0.0000
 chip_core/net13742                                            0.0000
 chip_core/net13733                                            0.0000
 chip_core/net13730                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][25]  -0.0000
 chip_core/net13718                                            0.0000
 chip_core/net13712                                            0.0000
 chip_core/net13706                                           -0.0000
 chip_core/net13700                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][24]   0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[15]         -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][16]    -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][22]   0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[13]         -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net4224                                            -0.0000
 chip_core/net4204                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[3][10]      0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][21]   0.0000
 chip_core/net13691                                           -0.0000
 chip_core/soc.core.storage[0][6]                              0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[12]         -0.0000
 chip_core/gpio_control_bidir_1[1].shift_register[8]           0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[18][14]    -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][20]  -0.0000
 chip_core/soc.core.storage[0][5]                              0.0000
 chip_core/_11351_                                            -0.0000
 chip_core/_13234_                                            -0.0000
 chip_core/net8263                                             0.0000
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[18]         0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_12395_                                            -0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[10]         -0.0000
 chip_core/_03496_                                             0.0000
 chip_core/_03494_                                             0.0000
 chip_core/soc.core.storage[0][3]                              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_13624_                                            -0.0000
 chip_core/gpio_control_bidir_1[1].shift_register[4]           0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[28]          0.0000
 chip_core/soc.core.storage[0][1]                             -0.0000
 chip_core/_04091_                                            -0.0000
 chip_core/_10894_                                            -0.0000
 chip_core/soc.core.VexRiscv.decode_to_execute_RS2[14]         0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][31]     0.0000
 chip_core/_12358_                                            -0.0000
 chip_core/net5689                                             0.0000
 chip_core/soc.core.storage[0][0]                              0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[26]          0.0000
 chip_core/soc.core.uart_tx2                                  -0.0000
 chip_core/gpio_control_in_1a[0].shift_register[9]             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/gpio_control_in_1a[0].shift_register[8]            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[24]          0.0000
 chip_core/gpio_control_in_1a[0].shift_register[7]             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/gpio_control_in_1a[0].shift_register[10]            0.0000
 chip_core/net5480                                             0.0000
 chip_core/_04899_                                            -0.0000
 chip_core/gpio_control_in_1a[0].shift_register[6]            -0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[22]          0.0000
 chip_core/gpio_control_in_1a[0].shift_register[5]            -0.0000
 chip_core/_11489_                                            -0.0000
 chip_core/gpio_control_in_1a[0].shift_register[4]             0.0000
 chip_core/soc.core.multiregimpl66_regs0                       0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_11964_                                             0.0000
 chip_core/soc.core.VexRiscv._zz_iBusWishbone_ADR[2]          -0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[20]          0.0000
 chip_core/soc.core.mgmtsoc_value_status[29]                   0.0000
 chip_core/gpio_control_in_1a[0].shift_register[2]             0.0000
 chip_core/_12315_                                            -0.0000
 chip_core/_12310_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_11473_                                            -0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net14616                                            0.0000
 chip_core/_02985_                                            -0.0000
 chip_core/_04860_                                             0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]   0.0000
 chip_core/_04440_                                            -0.0000
 chip_core/net14572                                           -0.0000
 chip_core/net14566                                            0.0000
 chip_core/net14564                                            0.0000
 chip_core/net14562                                           -0.0000
 chip_core/net14558                                            0.0000
 chip_core/net14556                                           -0.0000
 chip_core/soc.core.mgmtsoc_value_status[22]                   0.0000
 chip_core/net14548                                           -0.0000
 chip_core/net14544                                            0.0000
 chip_core/net14542                                            0.0000
 chip_core/net14538                                            0.0000
 chip_core/net14536                                           -0.0000
 chip_core/net14534                                           -0.0000
 chip_core/soc.core.spi_master_miso[1]                         0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net14530                                            0.0000
 chip_core/net14522                                            0.0000
 chip_core/net14520                                           -0.0000
 chip_core/net14518                                           -0.0000
 chip_core/net14516                                            0.0000
 chip_core/net14514                                           -0.0000
 chip_core/net14510                                            0.0000
 chip_core/net14508                                           -0.0000
 chip_core/net14506                                            0.0000
 chip_core/net14504                                            0.0000
 chip_core/net14502                                            0.0000
 chip_core/net14500                                            0.0000
 chip_core/_04852_                                            -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_exceptionPendings_0     0.0000
 chip_core/housekeeping/net412                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][16]  -0.0000
 chip_core/housekeeping/net410                                -0.0000
 chip_core/housekeeping/net985                                -0.0000
 chip_core/housekeeping/net943                                -0.0000
 chip_core/housekeeping/net931                                 0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][15]   0.0000
 chip_core/gpio_control_in_1[3].shift_register[11]             0.0000
 chip_core/_11713_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][12]   0.0000
 chip_core/housekeeping/net1481                               -0.0000
 chip_core/soc.core.uart_phy_tx_phase[31]                     -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][27]     0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 chip_core/housekeeping/net1462                               -0.0000
 chip_core/housekeeping/net1460                               -0.0000
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][23]     0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net1325                                            -0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[19]         -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][21]     0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[17]          0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[16]          0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[15]          0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[14]          0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[13]          0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][9]   0.0000
 chip_core/housekeeping/net1419                               -0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[12]          0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][8]   0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[11]          0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net1108                                            -0.0000
 chip_core/soc.core.multiregimpl11_regs0                      -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][7]   0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_PC[10]         -0.0000
 chip_core/housekeeping/_0868_                                -0.0000
 chip_core/gpio_control_in_2[14].shift_register[11]            0.0000
 chip_core/soc.core.mgmtsoc_value_status[19]                  -0.0000
 chip_core/housekeeping/net892                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][6]   0.0000
 chip_core/gpio_control_in_2[14].shift_register[10]            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2510_                                -0.0000
 chip_core/gpio_control_in_1a[5].shift_register[11]            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][4]  -0.0000
 chip_core/gpio_control_in_1a[5].shift_register[10]           -0.0000
 chip_core/soc.core.mgmtsoc_value_status[16]                   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][3]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net864                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][2]  -0.0000
 chip_core/soc.core.mgmtsoc_value_status[14]                   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][1]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][9]     -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net1075                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[20].X         -0.0000
 chip_core/soc.core.VexRiscv._zz_iBusWishbone_ADR[1]          -0.0000
 chip_core/soc.core.VexRiscv._zz_iBusWishbone_ADR[0]          -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][25]      0.0000
 chip_core/soc.core.uart_phy_tx_phase[28]                     -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/housekeeping/net804                                -0.0000
 chip_core/housekeeping/_2615_                                -0.0000
 chip_core/housekeeping/_1396_                                -0.0000
 chip_core/housekeeping/_2826_                                -0.0000
 chip_core/soc.core.uart_phy_tx_phase[27]                      0.0000
 chip_core/housekeeping/_2825_                                -0.0000
 chip_core/soc.core.multiregimpl73_regs0                       0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][23]      0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][2]      0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_width[1]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/housekeeping/_2820_                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][31]   0.0000
 chip_core/soc.core.uart_phy_tx_phase[23]                      0.0000
 chip_core/housekeeping/net1338                                0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][8]     -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][30]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[22]  -0.0000
 chip_core/soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address[13]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1311                               -0.0000
 chip_core/soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]  -0.0000
 chip_core/soc.core.uart_phy_tx_phase[21]                      0.0000
 chip_core/housekeeping/net1301                                0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][17]     0.0000
 chip_core/housekeeping/_0065_                                -0.0000
 chip_core/housekeeping/net787                                -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][16]     0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][4]      0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[27][3]      0.0000
 chip_core/gpio_control_in_1[8].shift_register[11]             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/gpio_control_in_1[8].shift_register[10]             0.0000
 chip_core/housekeeping/net744                                -0.0000
 chip_core/gpio_control_bidir_1[1].shift_register[11]          0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/gpio_control_bidir_1[1].shift_register[10]          0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][11]     0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][10]     0.0000
 chip_core/soc.core.storage[13][7]                            -0.0000
 chip_core/soc.core.uart_rx2                                   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/gpio_control_in_1[5].shift_register[9]              0.0000
 chip_core/housekeeping/net708                                 0.0000
 chip_core/soc.core.la_out_storage[93]                         0.0000
 chip_core/housekeeping/_2819_                                -0.0000
 chip_core/housekeeping/_2818_                                -0.0000
 chip_core/gpio_control_in_1[5].shift_register[8]              0.0000
 chip_core/housekeeping/_2816_                                -0.0000
 chip_core/gpio_control_in_1[5].shift_register[7]              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.DEC0.EN   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.la_out_storage[91]                        -0.0000
 chip_core/gpio_control_in_1[5].shift_register[6]              0.0000
 chip_core/soc.core.storage[13][2]                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1274                               -0.0000
 chip_core/soc.core.storage_1[1][6]                            0.0000
 chip_core/gpio_control_in_1[5].shift_register[3]              0.0000
 chip_core/housekeeping/_2812_                                -0.0000
 chip_core/soc.core.storage_1[1][5]                           -0.0000
 chip_core/gpio_control_in_1[5].shift_register[2]              0.0000
 chip_core/soc.core.storage_1[1][4]                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2810_                                -0.0000
 chip_core/gpio_control_in_1[5].shift_register[1]              0.0000
 chip_core/soc.core.storage_1[1][1]                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][18]     -0.0000
 chip_core/gpio_control_in_2[5].shift_register[11]             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[26].X         -0.0000
 chip_core/housekeeping/_0005_                                -0.0000
 chip_core/gpio_control_in_2[5].shift_register[10]             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][26]  -0.0000
 chip_core/soc.core.uart_phy_tx_phase[18]                     -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.DEC0.EN   0.0000
 chip_core/housekeeping/_1430_                                -0.0000
 chip_core/soc.core.uart_phy_tx_phase[17]                      0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][24]  -0.0000
 chip_core/soc.core.uart_phy_tx_phase[16]                      0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.DEC0.EN   0.0000
 chip_core/soc.core.multiregimpl103_regs0                     -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][23]   0.0000
 chip_core/soc.core.uart_phy_tx_phase[15]                     -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[6][11]      0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][21]   0.0000
 chip_core/soc.core.uart_phy_tx_phase[13]                     -0.0000
 chip_core/soc.core.uart_phy_tx_phase[12]                     -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.uart_phy_tx_phase[11]                     -0.0000
 chip_core/housekeeping/_2809_                                -0.0000
 chip_core/soc.core.gpioin2_pending_r                         -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2806_                                -0.0000
 chip_core/housekeeping/net1194                               -0.0000
 chip_core/housekeeping/_2804_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[31]    0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[30]    0.0000
 chip_core/housekeeping/_2801_                                -0.0000
 chip_core/soc.core.la_out_storage[80]                        -0.0000
 chip_core/housekeeping/net1153                               -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][9]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][7]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/housekeeping/_1427_                                -0.0000
 chip_core/housekeeping/net1129                               -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][5]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][2]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][1]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][8]       0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][0]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][18]  -0.0000
 chip_core/housekeeping/net590                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][17]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][6]       0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][16]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][15]  -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][4]       0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][14]   0.0000
 chip_core/housekeeping/_1470_                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][13]   0.0000
 chip_core/soc.core.multiregimpl74_regs0                       0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][2]       0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.DEC0.EN   0.0000
 chip_core/soc.core.multiregimpl34_regs0                      -0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[29]    0.0000
 chip_core/housekeeping/net1067                               -0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[27]    0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[26]    0.0000
 chip_core/housekeeping/net1040                               -0.0000
 chip_core/soc.core.la_out_storage[78]                        -0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[25]    0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[24]    0.0000
 chip_core/housekeeping/net1025                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1006                                0.0000
 chip_core/housekeeping/_2474_                                -0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[21]   -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.DEC0.EN  -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0[2]              -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[18].X         -0.0000
 chip_core/net9083                                             0.0000
 chip_core/mprj/mprj/net461                                   -0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[9]  -0.0000
 chip_core/mprj/mprj/net1110                                   0.0000
 chip_core/mprj/mprj/net453                                   -0.0000
 chip_core/mprj/mprj/net452                                   -0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[20]    0.0000
 chip_core/mprj/mprj/net594                                   -0.0000
 chip_core/mprj/mprj/net585                                    0.0000
 chip_core/mprj/mprj/net576                                    0.0000
 chip_core/soc.core.gpioin0_pending_re                        -0.0000
 chip_core/mprj/mprj/net563                                   -0.0000
 chip_core/mprj/mprj/net950                                   -0.0000
 chip_core/mprj/mprj/net910                                    0.0000
 chip_core/soc.core.la_out_storage[71]                        -0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[6]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/mprj/mprj/net1099                                   0.0000
 chip_core/mprj/mprj/net1065                                   0.0000
 chip_core/mprj/mprj/net47                                    -0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[3]  -0.0000
 chip_core/mprj/mprj/net44                                     0.0000
 chip_core/mprj/mprj/net40                                    -0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[2]  -0.0000
 chip_core/mprj/mprj/net1053                                   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][8]   0.0000
 chip_core/mprj/mprj/net1041                                  -0.0000
 chip_core/mprj/mprj/net1029                                   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][7]   0.0000
 chip_core/soc.core.mgmtsoc_master_tx_fifo_source_payload_data[0]   0.0000
 chip_core/soc.core.storage[1][6]                              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/mprj/mprj/net895                                    0.0000
 chip_core/mprj/mprj/net495                                   -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][28]      0.0000
 chip_core/mprj/mprj/net493                                   -0.0000
 chip_core/mprj/mprj/net880                                    0.0000
 chip_core/soc.core.storage[1][5]                              0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][27]      0.0000
 chip_core/mprj/mprj/net479                                   -0.0000
 chip_core/mprj/mprj/net865                                    0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][5]   0.0000
 chip_core/_12483_                                            -0.0000
 chip_core/net6997                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][4]   0.0000
 chip_core/net6995                                            -0.0000
 chip_core/net6986                                            -0.0000
 chip_core/soc.core.storage[1][3]                              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][2]  -0.0000
 chip_core/net6975                                             0.0000
 chip_core/net6973                                            -0.0000
 chip_core/net6971                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][1]   0.0000
 chip_core/net6966                                             0.0000
 chip_core/soc.core.storage[1][0]                              0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][22]      0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][0]   0.0000
 chip_core/_04839_                                            -0.0000
 chip_core/net6958                                            -0.0000
 chip_core/net6955                                            -0.0000
 chip_core/net6949                                            -0.0000
 chip_core/net6945                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/net6937                                             0.0000
 chip_core/net9018                                             0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[17]    0.0000
 chip_core/net9017                                            -0.0000
 chip_core/net6928                                             0.0000
 chip_core/net9010                                             0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[16]   -0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[15]    0.0000
 chip_core/net6920                                            -0.0000
 chip_core/net6919                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[10][28]    -0.0000
 chip_core/net6913                                             0.0000
 chip_core/net6912                                             0.0000
 chip_core/net6907                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net6903                                            -0.0000
 chip_core/net6900                                            -0.0000
 chip_core/net6899                                            -0.0000
 chip_core/net6894                                            -0.0000
 chip_core/net6891                                             0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[11]   -0.0000
 chip_core/net6883                                             0.0000
 chip_core/net6880                                             0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[10]    0.0000
 chip_core/net6876                                             0.0000
 chip_core/net6874                                             0.0000
 chip_core/net6870                                             0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_BRANCH_DO      -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/net6861                                             0.0000
 chip_core/net6860                                             0.0000
 chip_core/net6855                                             0.0000
 chip_core/soc.core.la_out_storage[60]                        -0.0000
 chip_core/net6835                                             0.0000
 chip_core/net6834                                            -0.0000
 chip_core/soc.core.gpioin3_gpioin3_in_pads_n_d                0.0000
 chip_core/soc.core.dbg_uart_rx_phase[30]                      0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][19]     -0.0000
 chip_core/net6829                                            -0.0000
 chip_core/gpio_control_in_1a[3].shift_register[9]             0.0000
 chip_core/net6824                                             0.0000
 chip_core/net6820                                             0.0000
 chip_core/net6818                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][17]     -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net6811                                             0.0000
 chip_core/net6806                                             0.0000
 chip_core/gpio_control_in_1a[3].shift_register[6]             0.0000
 chip_core/net6803                                            -0.0000
 chip_core/gpio_control_in_1a[3].shift_register[5]             0.0000
 chip_core/net6797                                            -0.0000
 chip_core/net6794                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][13]      0.0000
 chip_core/gpio_control_in_1a[3].shift_register[4]             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net6790                                            -0.0000
 chip_core/soc.core.memdat_1[7]                                0.0000
 chip_core/net6784                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[9][12]      0.0000
 chip_core/gpio_control_in_1a[3].shift_register[3]             0.0000
 chip_core/net6780                                             0.0000
 chip_core/net6779                                             0.0000
 chip_core/net6774                                             0.0000
 chip_core/net2589                                            -0.0000
 chip_core/soc.core.memdat_1[6]                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[17].A         -0.0000
 chip_core/net2588                                            -0.0000
 chip_core/net2587                                            -0.0000
 chip_core/net2586                                            -0.0000
 chip_core/net6769                                            -0.0000
 chip_core/soc.core.memdat_1[5]                                0.0000
 chip_core/net2583                                            -0.0000
 chip_core/gpio_control_in_1a[3].shift_register[1]            -0.0000
 chip_core/net2580                                            -0.0000
 chip_core/net6764                                             0.0000
 chip_core/net6761                                             0.0000
 chip_core/net6760                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/net6758                                             0.0000
 chip_core/net2572                                            -0.0000
 chip_core/net6754                                            -0.0000
 chip_core/soc.core.memdat_1[3]                                0.0000
 chip_core/net2568                                            -0.0000
 chip_core/net2566                                            -0.0000
 chip_core/net2565                                            -0.0000
 chip_core/soc.core.memdat_1[2]                                0.0000
 chip_core/net2564                                            -0.0000
 chip_core/net2562                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][8]   0.0000
 chip_core/gpio_control_in_2[2].shift_register[7]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/net6747                                             0.0000
 chip_core/net2560                                            -0.0000
 chip_core/soc.core.memdat_1[1]                               -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][7]  -0.0000
 chip_core/net6743                                             0.0000
 chip_core/net2556                                            -0.0000
 chip_core/gpio_control_in_2[2].shift_register[6]             -0.0000
 chip_core/soc.core.memdat_1[0]                               -0.0000
 chip_core/net2555                                            -0.0000
 chip_core/net2554                                            -0.0000
 chip_core/net6739                                             0.0000
 chip_core/net6738                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][5]  -0.0000
 chip_core/net2552                                            -0.0000
 chip_core/net2551                                            -0.0000
 chip_core/gpio_control_in_2[2].shift_register[4]              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net6732                                             0.0000
 chip_core/net2548                                            -0.0000
 chip_core/net2547                                            -0.0000
 chip_core/net2546                                            -0.0000
 chip_core/net2544                                            -0.0000
 chip_core/net2542                                            -0.0000
 chip_core/gpio_control_in_2[2].shift_register[3]              0.0000
 chip_core/net6725                                             0.0000
 chip_core/net6723                                            -0.0000
 chip_core/net6718                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][2]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 chip_core/net6715                                            -0.0000
 chip_core/soc.core.dbg_uart_rx_phase[29]                      0.0000
 chip_core/net6712                                            -0.0000
 chip_core/net6711                                            -0.0000
 chip_core/gpio_control_in_2[2].shift_register[0]              0.0000
 chip_core/net6709                                             0.0000
 chip_core/net2521                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][0]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/net2519                                            -0.0000
 chip_core/net2511                                            -0.0000
 chip_core/net6699                                            -0.0000
 chip_core/net6698                                             0.0000
 chip_core/net6697                                            -0.0000
 chip_core/soc.core.la_out_storage[55]                        -0.0000
 chip_core/net6688                                             0.0000
 chip_core/net6686                                            -0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[9]          -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/net6684                                            -0.0000
 chip_core/net6681                                             0.0000
 chip_core/net2493                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net6678                                             0.0000
 chip_core/net6677                                            -0.0000
 chip_core/net2490                                            -0.0000
 chip_core/net6673                                            -0.0000
 chip_core/net6670                                             0.0000
 chip_core/_10983_                                             0.0000
 chip_core/soc.core.interface15_bank_bus_dat_r[0]              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net2489                                            -0.0000
 chip_core/net2487                                            -0.0000
 chip_core/net2486                                            -0.0000
 chip_core/net2484                                            -0.0000
 chip_core/net6668                                            -0.0000
 chip_core/net6666                                            -0.0000
 chip_core/soc.core.VexRiscv.execute_CsrPlugin_csr_4032       -0.0000
 chip_core/net6665                                            -0.0000
 chip_core/net6659                                            -0.0000
 chip_core/net6657                                             0.0000
 chip_core/net6654                                             0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[7]           0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[1].X          -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 chip_core/net6651                                             0.0000
 chip_core/net2464                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[12][4]      0.0000
 chip_core/net2462                                            -0.0000
 chip_core/net6647                                             0.0000
 chip_core/net2461                                            -0.0000
 chip_core/net6644                                            -0.0000
 chip_core/net6641                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net2456                                            -0.0000
 chip_core/net6638                                             0.0000
 chip_core/net6632                                             0.0000
 chip_core/net6629                                            -0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[4]           0.0000
 chip_core/net2443                                            -0.0000
 chip_core/soc.core.dbg_uart_rx_phase[21]                      0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net2433                                            -0.0000
 chip_core/net6618                                             0.0000
 chip_core/net2431                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][9]     -0.0000
 chip_core/net6613                                            -0.0000
 chip_core/net6610                                             0.0000
 chip_core/net2422                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][8]      0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[9]     0.0000
 chip_core/_13489_                                            -0.0000
 chip_core/gpio_control_in_2[10].shift_register[8]            -0.0000
 chip_core/_13069_                                            -0.0000
 chip_core/net6597                                             0.0000
 chip_core/net6596                                             0.0000
 chip_core/net6594                                             0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_burst_adr[0]          -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][6]      0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/_10975_                                            -0.0000
 chip_core/net6584                                            -0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[6]     0.0000
 chip_core/gpio_control_in_2[10].shift_register[5]             0.0000
 chip_core/net2392                                            -0.0000
 chip_core/gpio_control_in_2[10].shift_register[4]             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[28][3]      0.0000
 chip_core/net6572                                             0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[4]     0.0000
 chip_core/net6570                                            -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_interrupt_valid        -0.0000
 chip_core/net6569                                             0.0000
 chip_core/net2383                                            -0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[3]     0.0000
 chip_core/net6563                                             0.0000
 chip_core/gpio_control_in_2[10].shift_register[2]             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net6554                                             0.0000
 chip_core/soc.core.multiregimpl29_regs0                       0.0000
 chip_core/net6551                                            -0.0000
 chip_core/net6550                                            -0.0000
 chip_core/net2366                                            -0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[2]     0.0000
 chip_core/net6548                                             0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[30]                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net2360                                            -0.0000
 chip_core/gpio_control_in_2[10].shift_register[0]            -0.0000
 chip_core/net6538                                             0.0000
 chip_core/net2352                                            -0.0000
 chip_core/net6532                                             0.0000
 chip_core/net6531                                             0.0000
 chip_core/soc.core.VexRiscv.DebugPlugin_busReadDataReg[0]     0.0000
 chip_core/soc.core.storage[14][7]                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_11795_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/_05030_                                            -0.0000
 chip_core/net6856                                             0.0000
 chip_core/soc.core.uartwishbonebridge_state[0]               -0.0000
 chip_core/net6530                                            -0.0000
 chip_core/net2346                                            -0.0000
 chip_core/net6529                                            -0.0000
 chip_core/soc.core.storage[14][6]                             0.0000
 chip_core/net6528                                             0.0000
 chip_core/soc.core.storage[14][5]                             0.0000
 chip_core/net6518                                             0.0000
 chip_core/soc.core.storage_1[10][2]                           0.0000
 chip_core/net6517                                             0.0000
 chip_core/soc.core.storage[14][4]                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.storage_1[10][0]                          -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[13]  -0.0000
 chip_core/net2315                                            -0.0000
 chip_core/_11598_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_11595_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_11771_                                            -0.0000
 chip_core/net6494                                             0.0000
 chip_core/net6492                                             0.0000
 chip_core/soc.core.storage_1[2][7]                            0.0000
 chip_core/net6488                                             0.0000
 chip_core/soc.core.storage[14][1]                             0.0000
 chip_core/net6486                                            -0.0000
 chip_core/net6485                                             0.0000
 chip_core/net6483                                            -0.0000
 chip_core/net6482                                             0.0000
 chip_core/net6481                                             0.0000
 chip_core/soc.core.storage_1[2][6]                            0.0000
 chip_core/soc.core.storage[14][0]                             0.0000
 chip_core/net6478                                             0.0000
 chip_core/net6473                                            -0.0000
 chip_core/net6472                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending   0.0000
 chip_core/net6466                                             0.0000
 chip_core/net6458                                             0.0000
 chip_core/net6455                                             0.0000
 chip_core/soc.core.storage_1[2][3]                            0.0000
 chip_core/soc.core.storage_1[2][2]                            0.0000
 chip_core/soc.core.la_out_storage[48]                        -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[1].X          -0.0000
 chip_core/soc.core.la_out_storage[47]                        -0.0000
 chip_core/net6446                                             0.0000
 chip_core/soc.core.dbg_uart_rx_phase[19]                      0.0000
 chip_core/soc.core.storage_1[2][0]                            0.0000
 chip_core/net6435                                            -0.0000
 chip_core/net6434                                             0.0000
 chip_core/soc.core.dbg_uart_rx_phase[18]                      0.0000
 chip_core/soc.core.la_out_storage[45]                        -0.0000
 chip_core/net6430                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][28]    -0.0000
 chip_core/net6429                                             0.0000
 chip_core/net6428                                             0.0000
 chip_core/soc.core.dbg_uart_rx_phase[17]                      0.0000
 chip_core/net6424                                             0.0000
 chip_core/net6422                                             0.0000
 chip_core/soc.core.dbg_uart_length[6]                        -0.0000
 chip_core/net2236                                            -0.0000
 chip_core/net2235                                            -0.0000
 chip_core/net6415                                            -0.0000
 chip_core/gpio_control_in_1[4].shift_register[10]             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net6410                                            -0.0000
 chip_core/net2229                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][26]     0.0000
 chip_core/net6402                                            -0.0000
 chip_core/soc.core.dbg_uart_length[4]                        -0.0000
 chip_core/net6397                                             0.0000
 chip_core/net6393                                             0.0000
 chip_core/soc.core.dbg_uart_rx_phase[14]                      0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net6389                                            -0.0000
 chip_core/net6383                                            -0.0000
 chip_core/soc.core.dbg_uart_length[3]                        -0.0000
 chip_core/net2194                                            -0.0000
 chip_core/soc.core.la_out_storage[41]                        -0.0000
 chip_core/net6376                                             0.0000
 chip_core/net6372                                            -0.0000
 chip_core/soc.core.dbg_uart_rx_phase[13]                     -0.0000
 chip_core/net2187                                            -0.0000
 chip_core/net6369                                            -0.0000
 chip_core/soc.core.dbg_uart_length[2]                         0.0000
 chip_core/soc.core.dbg_uart_rx_data[6]                        0.0000
 chip_core/net1326                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 chip_core/net6368                                             0.0000
 chip_core/net6367                                             0.0000
 chip_core/net2181                                            -0.0000
 chip_core/net2180                                            -0.0000
 chip_core/net6363                                             0.0000
 chip_core/soc.core.dbg_uart_length[1]                        -0.0000
 chip_core/net6362                                             0.0000
 chip_core/soc.core.dbg_uart_rx_data[5]                        0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][22]     0.0000
 chip_core/net2175                                            -0.0000
 chip_core/net6358                                             0.0000
 chip_core/net6357                                            -0.0000
 chip_core/soc.core.dbg_uart_rx_phase[11]                     -0.0000
 chip_core/soc.core.dbg_uart_length[0]                         0.0000
 chip_core/net1317                                            -0.0000
 chip_core/net6356                                             0.0000
 chip_core/net6352                                             0.0000
 chip_core/soc.core.dbg_uart_rx_data[4]                       -0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[29]                0.0000
 chip_core/net6346                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[20][21]     0.0000
 chip_core/net6345                                             0.0000
 chip_core/net6342                                             0.0000
 chip_core/soc.core.dbg_uart_rx_phase[10]                     -0.0000
 chip_core/net6341                                             0.0000
 chip_core/net6339                                             0.0000
 chip_core/soc.core.dbg_uart_rx_data[3]                       -0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[28]               -0.0000
 chip_core/net1316                                            -0.0000
 chip_core/net6329                                            -0.0000
 chip_core/net6328                                            -0.0000
 chip_core/net6327                                             0.0000
 chip_core/net2136                                            -0.0000
 chip_core/net6315                                             0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[27]                0.0000
 chip_core/soc.core.dbg_uart_rx_data[1]                        0.0000
 chip_core/net6308                                            -0.0000
 chip_core/net6307                                             0.0000
 chip_core/net6306                                             0.0000
 chip_core/soc.core.dbg_uart_rx_data[0]                        0.0000
 chip_core/net6304                                             0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[25]                0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[6]           0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/net6291                                             0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[23]               -0.0000
 chip_core/net6289                                             0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_mtvec_base[5]           0.0000
 chip_core/net6285                                            -0.0000
 chip_core/net6280                                            -0.0000
 chip_core/gpio_control_in_1[8].shift_register[7]              0.0000
 chip_core/net6279                                             0.0000
 chip_core/net6277                                             0.0000
 chip_core/gpio_control_in_1[8].shift_register[6]             -0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[21]               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1086                                            -0.0000
 chip_core/net6266                                             0.0000
 chip_core/net6263                                            -0.0000
 chip_core/net6262                                            -0.0000
 chip_core/gpio_control_in_1[8].shift_register[5]              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net6259                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net6251                                             0.0000
 chip_core/net6249                                            -0.0000
 chip_core/net6248                                             0.0000
 chip_core/net6247                                            -0.0000
 chip_core/net6246                                             0.0000
 chip_core/gpio_control_in_1[8].shift_register[4]              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1081                                            -0.0000
 chip_core/net6245                                            -0.0000
 chip_core/net6242                                            -0.0000
 chip_core/_12405_                                            -0.0000
 chip_core/gpio_control_in_1[8].shift_register[3]              0.0000
 chip_core/net6231                                            -0.0000
 chip_core/net6230                                            -0.0000
 chip_core/net6219                                             0.0000
 chip_core/_04555_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_13865_                                             0.0000
 chip_core/gpio_control_in_1[8].shift_register[1]              0.0000
 chip_core/net6192                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][27]    -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1024                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[1].X          -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[2].X          -0.0000
 chip_core/net6186                                             0.0000
 chip_core/net6184                                            -0.0000
 chip_core/net6179                                            -0.0000
 chip_core/net6171                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][24]     0.0000
 chip_core/net6166                                            -0.0000
 chip_core/net6164                                             0.0000
 chip_core/net6162                                            -0.0000
 chip_core/net6157                                            -0.0000
 chip_core/net6156                                            -0.0000
 chip_core/net6155                                            -0.0000
 chip_core/net6154                                            -0.0000
 chip_core/net6153                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][8]       0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net6150                                             0.0000
 chip_core/net6146                                            -0.0000
 chip_core/net6140                                            -0.0000
 chip_core/net6139                                            -0.0000
 chip_core/net6136                                             0.0000
 chip_core/net6131                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][20]    -0.0000
 chip_core/net6127                                            -0.0000
 chip_core/net6122                                             0.0000
 chip_core/net6115                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_14485_                                            -0.0000
 chip_core/net6109                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[5][2]       0.0000
 chip_core/net6101                                             0.0000
 chip_core/gpio_control_in_1[9].shift_register[11]             0.0000
 chip_core/_14484_                                             0.0000
 chip_core/_11554_                                            -0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[19]               -0.0000
 chip_core/net6097                                             0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[18]                0.0000
 chip_core/net6091                                             0.0000
 chip_core/net6088                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net3997                                            -0.0000
 chip_core/net6075                                             0.0000
 chip_core/soc.core.multiregimpl98_regs0                       0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net6072                                            -0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[16]                0.0000
 chip_core/_10923_                                            -0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[15]               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net6064                                             0.0000
 chip_core/gpio_control_in_1[2].shift_register[8]              0.0000
 chip_core/net6063                                            -0.0000
 chip_core/net6061                                            -0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[14]                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/gpio_control_in_1[2].shift_register[7]              0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[13]                0.0000
 chip_core/net6056                                             0.0000
 chip_core/net6053                                             0.0000
 chip_core/gpio_control_in_1[2].shift_register[6]              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[12]               -0.0000
 chip_core/net6042                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[1].X          -0.0000
 chip_core/net6040                                             0.0000
 chip_core/net6039                                             0.0000
 chip_core/net6037                                            -0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[11]                0.0000
 chip_core/net6035                                            -0.0000
 chip_core/net6021                                             0.0000
 chip_core/gpio_control_in_1[2].shift_register[4]              0.0000
 chip_core/net6015                                             0.0000
 chip_core/gpio_control_in_1[2].shift_register[2]              0.0000
 chip_core/net6013                                            -0.0000
 chip_core/net6006                                             0.0000
 chip_core/net6003                                             0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_count[6]              -0.0000
 chip_core/soc.core.uart_phy_tx_phase[8]                       0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net3908                                             0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_count[5]               0.0000
 chip_core/soc.core.uart_phy_tx_phase[7]                      -0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_count[4]               0.0000
 chip_core/soc.core.uart_phy_tx_phase[6]                       0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_count[3]              -0.0000
 chip_core/net3853                                            -0.0000
 chip_core/net3849                                             0.0000
 chip_core/soc.core.mgmtsoc_litespimmap_count[2]               0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/gpio_control_bidir_2[1].shift_register[9]           0.0000
 chip_core/net3800                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][9]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_13836_                                            -0.0000
 chip_core/gpio_control_bidir_2[1].shift_register[7]           0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][8]   0.0000
 chip_core/gpio_control_bidir_2[1].shift_register[6]           0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net3770                                             0.0000
 chip_core/net3755                                            -0.0000
 chip_core/soc.core.storage[2][7]                              0.0000
 chip_core/net7930                                             0.0000
 chip_core/net7908                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][7]   0.0000
 chip_core/_05132_                                            -0.0000
 chip_core/gpio_control_bidir_2[1].shift_register[4]           0.0000
 chip_core/soc.core.storage[2][5]                              0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][5]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[19].A         -0.0000
 chip_core/housekeeping/_3153_                                -0.0000
 chip_core/mprj/mprj/net411                                    0.0000
 chip_core/gpio_control_bidir_2[1].shift_register[3]          -0.0000
 chip_core/soc.core.storage[2][4]                              0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][4]   0.0000
 chip_core/gpio_control_bidir_2[1].shift_register[2]          -0.0000
 chip_core/soc.core.storage[2][3]                              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net3610                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][13]     0.0000
 chip_core/gpio_control_bidir_2[1].shift_register[1]          -0.0000
 chip_core/soc.core.storage[2][2]                              0.0000
 chip_core/net7761                                             0.0000
 chip_core/soc.core.la_out_storage[24]                        -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][2]  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.la_out_storage[23]                        -0.0000
 chip_core/net7722                                            -0.0000
 chip_core/net3532                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][11]    -0.0000
 chip_core/soc.core.storage[2][0]                              0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[7]                 0.0000
 chip_core/soc.core.la_out_storage[22]                        -0.0000
 chip_core/net3515                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net12999                                           -0.0000
 chip_core/net12997                                           -0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[6]                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[10].X  -0.0000
 chip_core/net12995                                            0.0000
 chip_core/net12989                                            0.0000
 chip_core/net12987                                            0.0000
 chip_core/net12985                                            0.0000
 chip_core/net12983                                           -0.0000
 chip_core/net12979                                            0.0000
 chip_core/net12977                                            0.0000
 chip_core/net12971                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][31]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net12969                                           -0.0000
 chip_core/net12967                                            0.0000
 chip_core/net12961                                            0.0000
 chip_core/net12959                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net12957                                            0.0000
 chip_core/net12955                                            0.0000
 chip_core/net12949                                            0.0000
 chip_core/soc.core.la_out_storage[20]                        -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[20].X         -0.0000
 chip_core/net12947                                            0.0000
 chip_core/net12943                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][30]   0.0000
 chip_core/net12941                                           -0.0000
 chip_core/net12939                                            0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[4]                 0.0000
 chip_core/net12937                                           -0.0000
 chip_core/net12935                                            0.0000
 chip_core/net12923                                            0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[3]                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net12919                                            0.0000
 chip_core/net12913                                            0.0000
 chip_core/net12911                                            0.0000
 chip_core/net12909                                            0.0000
 chip_core/net12905                                            0.0000
 chip_core/soc.core.multiregimpl43_regs0                       0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[2].X          -0.0000
 chip_core/net12903                                           -0.0000
 chip_core/net12901                                            0.0000
 chip_core/_15052_                                             0.0000
 chip_core/net3499                                            -0.0000
 chip_core/soc.core.mgmtsoc_scratch_storage[1]                 0.0000
 chip_core/net3485                                            -0.0000
 chip_core/net3479                                             0.0000
 chip_core/net3478                                             0.0000
 chip_core/soc.core.spimaster_state[1]                         0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[9]  -0.0000
 chip_core/net3466                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[8]  -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt[7]        0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt[6]       -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[3].X          -0.0000
 chip_core/_11192_                                            -0.0000
 chip_core/net3445                                             0.0000
 chip_core/net3436                                             0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt[5]       -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[5]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[11]   0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt[4]        0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[4]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[3]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[2]  -0.0000
 chip_core/net12895                                            0.0000
 chip_core/net12893                                           -0.0000
 chip_core/net12889                                            0.0000
 chip_core/net12887                                            0.0000
 chip_core/net12883                                            0.0000
 chip_core/net12881                                            0.0000
 chip_core/soc.core.gpioin1_pending_r                         -0.0000
 chip_core/soc.core.multiregimpl8_regs0                       -0.0000
 chip_core/net12875                                           -0.0000
 chip_core/net12873                                            0.0000
 chip_core/net12869                                           -0.0000
 chip_core/net12865                                            0.0000
 chip_core/net12857                                           -0.0000
 chip_core/net12851                                           -0.0000
 chip_core/soc.core.spi_master_cs_storage[14]                  0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net12847                                           -0.0000
 chip_core/net12843                                            0.0000
 chip_core/net12839                                           -0.0000
 chip_core/net12835                                           -0.0000
 chip_core/net12833                                            0.0000
 chip_core/net12831                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net12829                                            0.0000
 chip_core/net12823                                            0.0000
 chip_core/net12821                                           -0.0000
 chip_core/net12811                                           -0.0000
 chip_core/soc.core.dbg_uart_count[9]                         -0.0000
 chip_core/net7592                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][29]    -0.0000
 chip_core/soc.core.dbg_uart_count[8]                          0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][29]   0.0000
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[28]   0.0000
 chip_core/housekeeping/_0185_                                 0.0000
 chip_core/housekeeping/_0172_                                 0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/net3386                                             0.0000
 chip_core/net7568                                             0.0000
 chip_core/soc.core.dbg_uart_count[7]                         -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][28]   0.0000
 chip_core/net3371                                             0.0000
 chip_core/housekeeping/_0193_                                 0.0000
 chip_core/soc.core.dbg_uart_count[6]                         -0.0000
 chip_core/net7538                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][27]   0.0000
 chip_core/net7527                                             0.0000
 chip_core/net7523                                            -0.0000
 chip_core/soc.core.la_out_storage[16]                        -0.0000
 chip_core/soc.core.dbg_uart_count[5]                          0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][26]   0.0000
 chip_core/mprj/mprj/net439                                   -0.0000
 chip_core/soc.core.la_out_storage[15]                        -0.0000
 chip_core/net12799                                            0.0000
 chip_core/soc.core.dbg_uart_count[4]                         -0.0000
 chip_core/net12797                                           -0.0000
 chip_core/net12791                                            0.0000
 chip_core/net12785                                            0.0000
 chip_core/net12783                                            0.0000
 chip_core/net12779                                            0.0000
 chip_core/net12775                                            0.0000
 chip_core/net12773                                            0.0000
 chip_core/net12765                                           -0.0000
 chip_core/net12759                                           -0.0000
 chip_core/net12757                                           -0.0000
 chip_core/net7498                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][24]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/net2417                                            -0.0000
 chip_core/soc.core.la_out_storage[12]                        -0.0000
 chip_core/net3284                                            -0.0000
 chip_core/soc.core.dbg_uart_count[1]                         -0.0000
 chip_core/net7461                                            -0.0000
 chip_core/soc.core.dbg_uart_count[0]                         -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][20]   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/net7427                                            -0.0000
 chip_core/net7426                                             0.0000
 chip_core/net7423                                            -0.0000
 chip_core/net7420                                            -0.0000
 chip_core/net3239                                            -0.0000
 chip_core/net7416                                             0.0000
 chip_core/soc.core.la_oe_storage[96]                         -0.0000
 chip_core/net7410                                             0.0000
 chip_core/net7409                                             0.0000
 chip_core/net7406                                            -0.0000
 chip_core/net7402                                             0.0000
 chip_core/_11263_                                            -0.0000
 chip_core/soc.core.la_oe_storage[91]                         -0.0000
 chip_core/soc.core.multiregimpl90_regs0                       0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/net7394                                            -0.0000
 chip_core/net7391                                             0.0000
 chip_core/net3194                                             0.0000
 chip_core/net7375                                            -0.0000
 chip_core/net7373                                            -0.0000
 chip_core/net7370                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][27]      0.0000
 chip_core/net7352                                            -0.0000
 chip_core/net7340                                             0.0000
 chip_core/soc.core.VexRiscv.lastStagePc[30]                   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 chip_core/net7329                                             0.0000
 chip_core/net7324                                            -0.0000
 chip_core/net7322                                            -0.0000
 chip_core/net7315                                             0.0000
 chip_core/net7310                                             0.0000
 chip_core/net7306                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][9]     -0.0000
 chip_core/net7302                                             0.0000
 chip_core/net7301                                             0.0000
 chip_core/net7298                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[13][1]      0.0000
 chip_core/net7295                                            -0.0000
 chip_core/net7289                                            -0.0000
 chip_core/net7287                                            -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[9]        0.0000
 chip_core/net7285                                             0.0000
 chip_core/net7283                                             0.0000
 chip_core/net7282                                            -0.0000
 chip_core/net7278                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][26]     0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[3].X          -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/net7276                                             0.0000
 chip_core/net7275                                             0.0000
 chip_core/soc.core.sys_uart_tx                                0.0000
 chip_core/net7264                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][7]      0.0000
 chip_core/net7261                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][20]      0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][31]   0.0000
 chip_core/net7249                                            -0.0000
 chip_core/net7241                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][19]   0.0000
 chip_core/net7232                                             0.0000
 chip_core/net7229                                             0.0000
 chip_core/net7228                                             0.0000
 chip_core/net7224                                            -0.0000
 chip_core/net7222                                            -0.0000
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[18]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][30]   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 chip_core/net7208                                             0.0000
 chip_core/net7207                                             0.0000
 chip_core/net7201                                            -0.0000
 chip_core/_13963_                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][18]   0.0000
 chip_core/net7199                                             0.0000
 chip_core/net7194                                            -0.0000
 chip_core/net7189                                             0.0000
 chip_core/net7177                                             0.0000
 chip_core/net7174                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][17]   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/net7164                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][16]   0.0000
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0[15]   0.0000
 chip_core/gpio_control_in_2[5].shift_register[9]             -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][15]    -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][15]   0.0000
 chip_core/net7136                                             0.0000
 chip_core/net7135                                             0.0000
 chip_core/soc.core.VexRiscv._zz_execute_BRANCH_CTRL[1]       -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][20]     0.0000
 chip_core/net7130                                             0.0000
 chip_core/net7127                                             0.0000
 chip_core/soc.core.gpioin2_gpioin2_in_pads_n_d                0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/net7113                                             0.0000
 chip_core/net7112                                             0.0000
 chip_core/_13119_                                            -0.0000
 chip_core/_13115_                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[23][13]     0.0000
 chip_core/net7089                                            -0.0000
 chip_core/net7088                                             0.0000
 chip_core/net4999                                             0.0000
 chip_core/net4995                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][13]  -0.0000
 chip_core/net4993                                             0.0000
 chip_core/net4992                                            -0.0000
 chip_core/net4991                                             0.0000
 chip_core/net4990                                             0.0000
 chip_core/soc.core.storage_1[11][5]                           0.0000
 chip_core/gpio_control_in_2[5].shift_register[6]              0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[4].A           0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[12].A         -0.0000
 chip_core/net2224                                            -0.0000
 chip_core/soc.core.VexRiscv.dBus_cmd_halfPipe_payload_size[1]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][12]   0.0000
 chip_core/net4983                                             0.0000
 chip_core/net4980                                             0.0000
 chip_core/soc.core.storage_1[11][4]                           0.0000
 chip_core/net4979                                             0.0000
 chip_core/gpio_control_in_2[5].shift_register[5]              0.0000
 chip_core/soc.core.storage[15][6]                            -0.0000
 chip_core/net7057                                             0.0000
 chip_core/net4969                                             0.0000
 chip_core/soc.core.storage_1[11][3]                           0.0000
 chip_core/net7051                                             0.0000
 chip_core/net4967                                             0.0000
 chip_core/net4961                                            -0.0000
 chip_core/net4960                                             0.0000
 chip_core/gpio_control_in_2[5].shift_register[4]              0.0000
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]   0.0000
 chip_core/net7044                                             0.0000
 chip_core/soc.core.storage_1[11][2]                          -0.0000
 chip_core/gpio_control_in_2[5].shift_register[3]              0.0000
 chip_core/soc.core.storage[15][4]                             0.0000
 chip_core/net4950                                            -0.0000
 chip_core/net7039                                            -0.0000
 chip_core/soc.core.storage_1[11][1]                           0.0000
 chip_core/net4945                                            -0.0000
 chip_core/net4943                                            -0.0000
 chip_core/net7029                                            -0.0000
 chip_core/net7028                                            -0.0000
 chip_core/net7026                                            -0.0000
 chip_core/net4938                                             0.0000
 chip_core/net4934                                             0.0000
 chip_core/soc.core.storage[15][2]                            -0.0000
 chip_core/soc.core.storage_1[3][7]                            0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 chip_core/net7011                                             0.0000
 chip_core/net4926                                             0.0000
 chip_core/soc.core.la_oe_storage[88]                         -0.0000
 chip_core/net4922                                             0.0000
 chip_core/net4921                                             0.0000
 chip_core/net7005                                            -0.0000
 chip_core/net4919                                            -0.0000
 chip_core/soc.core.storage[15][0]                            -0.0000
 chip_core/net4918                                            -0.0000
 chip_core/net7001                                            -0.0000
 chip_core/net4912                                            -0.0000
 chip_core/soc.core.storage_1[3][4]                            0.0000
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]   0.0000
 chip_core/soc.core.storage_1[3][3]                            0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.VexRiscv.lastStagePc[29]                  -0.0000
 chip_core/net4888                                            -0.0000
 chip_core/net4874                                             0.0000
 chip_core/net4873                                            -0.0000
 chip_core/soc.core.storage_1[3][2]                            0.0000
 chip_core/net4833                                             0.0000
 chip_core/soc.core.storage_1[3][0]                            0.0000
 chip_core/net4808                                            -0.0000
 chip_core/net4803                                            -0.0000
 chip_core/soc.core.la_oe_storage[82]                         -0.0000
 chip_core/soc.core.VexRiscv.lastStagePc[26]                   0.0000
 chip_core/housekeeping/_1940_                                -0.0000
 chip_core/mprj/mprj/net389                                   -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[6]   0.0000
 chip_core/net8980                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][18]     -0.0000
 chip_core/net4799                                            -0.0000
 chip_core/gpio_control_in_2[13].shift_register[8]             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][28]   0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[4]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][27]   0.0000
 chip_core/net4739                                            -0.0000
 chip_core/soc.core.VexRiscv.lastStagePc[21]                   0.0000
 chip_core/gpio_control_in_2[13].shift_register[6]            -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[3]  -0.0000
 chip_core/net4719                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][26]   0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[2]   0.0000
 chip_core/net4659                                            -0.0000
 chip_core/net8832                                            -0.0000
 chip_core/net4649                                             0.0000
 chip_core/gpio_control_in_2[13].shift_register[4]             0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[1]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][18]    -0.0000
 chip_core/gpio_control_in_2[13].shift_register[3]             0.0000
 chip_core/net4610                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][12]      0.0000
 chip_core/soc.core.uart_phy_rx_phase[31]                      0.0000
 chip_core/net8770                                            -0.0000
 chip_core/net4586                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][23]   0.0000
 chip_core/soc.core.uart_phy_rx_data[6]                       -0.0000
 chip_core/net8765                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[1][11]     -0.0000
 chip_core/soc.core.uart_phy_rx_phase[30]                      0.0000
 chip_core/net8721                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[16][16]     0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][22]   0.0000
 chip_core/net928                                             -0.0000
 chip_core/net4527                                            -0.0000
 chip_core/net8709                                            -0.0000
 chip_core/net8700                                             0.0000
 chip_core/gpio_control_in_2[13].shift_register[1]             0.0000
 chip_core/net8699                                            -0.0000
 chip_core/net8694                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][21]   0.0000
 chip_core/soc.core.uart_phy_rx_data[4]                        0.0000
 chip_core/net8685                                             0.0000
 chip_core/net8681                                             0.0000
 chip_core/soc.core.uart_phy_rx_data[3]                       -0.0000
 chip_core/net850                                             -0.0000
 chip_core/net8677                                             0.0000
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[31]    0.0000
 chip_core/net790                                             -0.0000
 chip_core/net789                                             -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 chip_core/net8666                                             0.0000
 chip_core/net8658                                             0.0000
 chip_core/net8655                                             0.0000
 chip_core/net8652                                            -0.0000
 chip_core/net4466                                             0.0000
 chip_core/soc.core.uart_phy_rx_data[1]                        0.0000
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]   0.0000
 chip_core/net8646                                             0.0000
 chip_core/soc.core.uart_phy_rx_data[0]                        0.0000
 chip_core/soc.core.multiregimpl38_regs0                       0.0000
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/net8632                                             0.0000
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]  -0.0000
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]   0.0000
 chip_core/net8616                                            -0.0000
 chip_core/net8612                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][30]  -0.0000
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]   0.0000
 chip_core/net8611                                             0.0000
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/net4362                                             0.0000
 chip_core/soc.core.dbg_uart_words_count[7]                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/net8520                                            -0.0000
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 chip_core/net4326                                            -0.0000
 chip_core/soc.core.la_oe_storage[77]                         -0.0000
 chip_core/net13759                                           -0.0000
 chip_core/soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]  -0.0000
 chip_core/net8494                                             0.0000
 chip_core/net8480                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[21].X  -0.0000
 chip_core/soc.core.VexRiscv.lastStagePc[19]                  -0.0000
 chip_core/soc.core.dbg_uart_words_count[1]                    0.0000
 chip_core/soc.core.VexRiscv.lastStagePc[18]                   0.0000
 chip_core/soc.core.dbg_uart_words_count[0]                   -0.0000
 chip_core/soc.core.VexRiscv.lastStagePc[17]                   0.0000
 chip_core/net4252                                            -0.0000
 chip_core/net8436                                             0.0000
 chip_core/net8432                                             0.0000
 chip_core/soc.core.VexRiscv.lastStagePc[16]                   0.0000
 chip_core/soc.core.uart_phy_rx_phase[29]                      0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 chip_core/soc.core.la_oe_storage[70]                         -0.0000
 chip_core/soc.core.uart_phy_rx_phase[27]                      0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][19]   0.0000
 chip_core/soc.core.multiregimpl91_regs0                       0.0000
 chip_core/net13665                                           -0.0000
 chip_core/net13663                                            0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1   0.0000
 chip_core/net13655                                            0.0000
 chip_core/net13651                                           -0.0000
 chip_core/net13649                                            0.0000
 chip_core/net13647                                           -0.0000
 chip_core/net13641                                            0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[18].X  -0.0000
 chip_core/net13633                                           -0.0000
 chip_core/net13629                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][17]   0.0000
 chip_core/net13621                                            0.0000
 chip_core/net13613                                            0.0000
 chip_core/net13611                                           -0.0000
 chip_core/net13609                                            0.0000
 chip_core/net13603                                            0.0000
 chip_core/net13601                                            0.0000
 chip_core/soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[28]   -0.0000
 chip_core/soc.core.uart_phy_rx_phase[24]                     -0.0000
 chip_core/net4196                                            -0.0000
 chip_core/net4191                                            -0.0000
 chip_core/net4177                                            -0.0000
 chip_core/gpio_control_in_1a[2].shift_register[11]            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[10].X  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 chip_core/net4109                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][31]      0.0000
 chip_core/net4101                                            -0.0000
 chip_core/net13593                                           -0.0000
 chip_core/net13591                                           -0.0000
 chip_core/net13589                                            0.0000
 chip_core/net13587                                            0.0000
 chip_core/net13585                                           -0.0000
 chip_core/soc.core.uart_phy_rx_phase[22]                      0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][14]  -0.0000
 chip_core/net13581                                            0.0000
 chip_core/net13577                                            0.0000
 chip_core/net13571                                            0.0000
 chip_core/net13569                                           -0.0000
 chip_core/net13567                                           -0.0000
 chip_core/net13565                                            0.0000
 chip_core/net13559                                            0.0000
 chip_core/net13555                                            0.0000
 chip_core/net13551                                           -0.0000
 chip_core/net13549                                            0.0000
 chip_core/net13547                                            0.0000
 chip_core/net13543                                            0.0000
 chip_core/soc.core.uart_phy_rx_phase[21]                      0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][13]   0.0000
 chip_core/net13541                                           -0.0000
 chip_core/net13537                                            0.0000
 chip_core/net13527                                            0.0000
 chip_core/net13525                                           -0.0000
 chip_core/net13521                                           -0.0000
 chip_core/soc.core.uart_phy_rx_phase[20]                     -0.0000
 chip_core/net13517                                            0.0000
 chip_core/net13515                                            0.0000
 chip_core/net13513                                            0.0000
 chip_core/net13511                                            0.0000
 chip_core/_13233_                                            -0.0000
 chip_core/net13509                                            0.0000
 chip_core/net13505                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][28]   0.0000
 chip_core/net13501                                            0.0000
 chip_core/_12399_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][27]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][26]    -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/net4012                                             0.0000
 chip_core/net13499                                            0.0000
 chip_core/net13497                                           -0.0000
 chip_core/net13491                                            0.0000
 chip_core/net13489                                            0.0000
 chip_core/net13483                                            0.0000
 chip_core/net13481                                           -0.0000
 chip_core/soc.core.dbg_uart_tx_data[4]                        0.0000
 chip_core/net13479                                           -0.0000
 chip_core/net13477                                            0.0000
 chip_core/net13473                                            0.0000
 chip_core/net13471                                           -0.0000
 chip_core/net13467                                           -0.0000
 chip_core/net13465                                            0.0000
 chip_core/net13455                                           -0.0000
 chip_core/net13445                                            0.0000
 chip_core/net13443                                            0.0000
 chip_core/soc.core.dbg_uart_tx_data[3]                       -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][23]     0.0000
 chip_core/net13439                                           -0.0000
 chip_core/net13437                                            0.0000
 chip_core/net13435                                           -0.0000
 chip_core/net13429                                            0.0000
 chip_core/net13427                                            0.0000
 chip_core/net13425                                            0.0000
 chip_core/net13423                                           -0.0000
 chip_core/net13421                                            0.0000
 chip_core/net13419                                            0.0000
 chip_core/net13415                                            0.0000
 chip_core/net13411                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][22]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/net13409                                            0.0000
 chip_core/net13407                                            0.0000
 chip_core/net13405                                            0.0000
 chip_core/net13403                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][21]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][20]  -0.0000
 chip_core/net8124                                            -0.0000
 chip_core/net13399                                            0.0000
 chip_core/net13397                                           -0.0000
 chip_core/net13395                                            0.0000
 chip_core/net13389                                            0.0000
 chip_core/net13385                                            0.0000
 chip_core/net13381                                           -0.0000
 chip_core/net13379                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][9]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 chip_core/net13375                                            0.0000
 chip_core/net13373                                           -0.0000
 chip_core/net13371                                            0.0000
 chip_core/net13369                                            0.0000
 chip_core/net13367                                           -0.0000
 chip_core/net13365                                           -0.0000
 chip_core/soc.core.la_oe_storage[66]                         -0.0000
 chip_core/net13361                                           -0.0000
 chip_core/net13357                                            0.0000
 chip_core/net13355                                            0.0000
 chip_core/net13353                                            0.0000
 chip_core/net13351                                           -0.0000
 chip_core/net13349                                            0.0000
 chip_core/net13347                                            0.0000
 chip_core/soc.core.storage[3][7]                              0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][7]   0.0000
 chip_core/net13343                                            0.0000
 chip_core/net13341                                            0.0000
 chip_core/net13339                                           -0.0000
 chip_core/net13333                                            0.0000
 chip_core/net13331                                            0.0000
 chip_core/net13321                                            0.0000
 chip_core/net13315                                           -0.0000
 chip_core/net13307                                           -0.0000
 chip_core/net13303                                            0.0000
 chip_core/net13301                                            0.0000
 chip_core/soc.core.storage[3][6]                              0.0000
 chip_core/soc.core.spimaster_storage[15]                      0.0000
 chip_core/net5995                                            -0.0000
 chip_core/soc.core.storage[3][4]                              0.0000
 chip_core/net5991                                             0.0000
 chip_core/net5990                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][4]   0.0000
 chip_core/net5985                                             0.0000
 chip_core/soc.core.spi_master_mosi_storage[7]                 0.0000
 chip_core/net5980                                             0.0000
 chip_core/soc.core.spimaster_storage[14]                      0.0000
 chip_core/soc.core.uart_phy_rx_phase[19]                     -0.0000
 chip_core/net5971                                            -0.0000
 chip_core/net5962                                             0.0000
 chip_core/net5957                                             0.0000
 chip_core/soc.core.spi_master_mosi_storage[6]                 0.0000
 chip_core/soc.core.spimaster_storage[13]                     -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.SEL[0]  -0.0000
 chip_core/net5955                                             0.0000
 chip_core/net5952                                            -0.0000
 chip_core/net5942                                            -0.0000
 chip_core/net5935                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][2]  -0.0000
 chip_core/net5930                                            -0.0000
 chip_core/net5925                                            -0.0000
 chip_core/net5918                                            -0.0000
 chip_core/soc.core.spimaster_storage[12]                     -0.0000
 chip_core/net5916                                             0.0000
 chip_core/net5913                                             0.0000
 chip_core/net5908                                            -0.0000
 chip_core/net5907                                             0.0000
 chip_core/net13297                                           -0.0000
 chip_core/net13293                                            0.0000
 chip_core/net13287                                           -0.0000
 chip_core/net13285                                            0.0000
 chip_core/net13283                                            0.0000
 chip_core/soc.core.uart_phy_rx_phase[16]                      0.0000
 chip_core/soc.core.storage[3][0]                              0.0000
 chip_core/net13281                                            0.0000
 chip_core/net13279                                           -0.0000
 chip_core/net13273                                           -0.0000
 chip_core/net13271                                            0.0000
 chip_core/net13267                                           -0.0000
 chip_core/net13265                                            0.0000
 chip_core/net13263                                           -0.0000
 chip_core/net13261                                            0.0000
 chip_core/net13257                                            0.0000
 chip_core/net13253                                            0.0000
 chip_core/net13251                                            0.0000
 chip_core/net13249                                           -0.0000
 chip_core/soc.core.uart_phy_rx_phase[15]                     -0.0000
 chip_core/soc.core.spi_master_mosi_storage[2]                 0.0000
 chip_core/net13247                                            0.0000
 chip_core/net13245                                           -0.0000
 chip_core/net13241                                            0.0000
 chip_core/net13235                                            0.0000
 chip_core/net13233                                            0.0000
 chip_core/net13223                                           -0.0000
 chip_core/net13217                                            0.0000
 chip_core/net13213                                            0.0000
 chip_core/net13209                                            0.0000
 chip_core/net13205                                            0.0000
 chip_core/net5899                                             0.0000
 chip_core/soc.core.uart_phy_rx_phase[14]                      0.0000
 chip_core/soc.core.spi_master_mosi_storage[1]                 0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/net5895                                            -0.0000
 chip_core/net5894                                             0.0000
 chip_core/net5893                                             0.0000
 chip_core/net5892                                            -0.0000
 chip_core/net5888                                            -0.0000
 chip_core/net5886                                            -0.0000
 chip_core/soc.core.spi_master_mosi_storage[0]                -0.0000
 chip_core/net5879                                             0.0000
 chip_core/net5861                                            -0.0000
 chip_core/soc.core.uart_phy_rx_phase[11]                     -0.0000
 chip_core/soc.core.uart_phy_rx_phase[10]                      0.0000
 chip_core/net5858                                            -0.0000
 chip_core/net5856                                             0.0000
 chip_core/net5842                                             0.0000
 chip_core/net5837                                            -0.0000
 chip_core/net5833                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][22]     0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][16]     0.0000
 chip_core/net5830                                            -0.0000
 chip_core/net5826                                             0.0000
 chip_core/net5823                                             0.0000
 chip_core/net5811                                             0.0000
 chip_core/net5808                                            -0.0000
 chip_core/net5807                                             0.0000
 chip_core/net5804                                             0.0000
 chip_core/soc.core.uart_tx_fifo_produce[3]                    0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 chip_core/_04942_                                            -0.0000
 chip_core/net13199                                           -0.0000
 chip_core/net13197                                           -0.0000
 chip_core/net13193                                            0.0000
 chip_core/net13191                                            0.0000
 chip_core/net13185                                            0.0000
 chip_core/net13183                                            0.0000
 chip_core/net13179                                            0.0000
 chip_core/net13177                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][14]  -0.0000
 chip_core/net13161                                           -0.0000
 chip_core/net13159                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][13]   0.0000
 chip_core/net13153                                           -0.0000
 chip_core/_03049_                                            -0.0000
 chip_core/soc.core.uart_tx_fifo_produce[1]                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/net13145                                            0.0000
 chip_core/net13139                                            0.0000
 chip_core/net13137                                            0.0000
 chip_core/soc.core.uart_tx_fifo_produce[0]                   -0.0000
 chip_core/net13135                                            0.0000
 chip_core/net13133                                            0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][11]   0.0000
 chip_core/net13129                                           -0.0000
 chip_core/net13127                                            0.0000
 chip_core/net13125                                           -0.0000
 chip_core/net13123                                            0.0000
 chip_core/net13121                                            0.0000
 chip_core/net13115                                            0.0000
 chip_core/net13113                                            0.0000
 chip_core/mprj/mprj/net736                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[19].A  -0.0000
 chip_core/net13109                                            0.0000
 chip_core/net13105                                           -0.0000
 chip_core/net13103                                            0.0000
 chip_core/net13101                                           -0.0000
 chip_core/mprj/mprj/net983                                   -0.0000
 chip_core/net5797                                            -0.0000
 chip_core/net5795                                             0.0000
 chip_core/mprj/mprj/net781                                   -0.0000
 chip_core/net5783                                             0.0000
 chip_core/mprj/mprj/net864                                   -0.0000
 chip_core/net5775                                            -0.0000
 chip_core/net5774                                             0.0000
 chip_core/net5772                                             0.0000
 chip_core/net5769                                             0.0000
 chip_core/net5768                                             0.0000
 chip_core/net5765                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 chip_core/mgmt_buffers.mprj_dat_o_core[1]                    -0.0000
 chip_core/net5760                                            -0.0000
 chip_core/net5756                                             0.0000
 chip_core/net5753                                            -0.0000
 chip_core/net5752                                             0.0000
 chip_core/net5751                                             0.0000
 chip_core/net5748                                             0.0000
 chip_core/net5737                                             0.0000
 chip_core/net5732                                            -0.0000
 chip_core/mprj/mprj/net808                                   -0.0000
 chip_core/net5730                                            -0.0000
 chip_core/net5727                                             0.0000
 chip_core/net5726                                             0.0000
 chip_core/net5725                                            -0.0000
 chip_core/net5720                                             0.0000
 chip_core/mprj/mprj/net934                                   -0.0000
 chip_core/net5701                                            -0.0000
 chip_core/net13099                                           -0.0000
 chip_core/net13097                                           -0.0000
 chip_core/net13095                                            0.0000
 chip_core/net13093                                           -0.0000
 chip_core/net13089                                            0.0000
 chip_core/mprj/mprj/net348                                    0.0000
 chip_core/housekeeping/_1969_                                -0.0000
 chip_core/net13087                                            0.0000
 chip_core/net13083                                            0.0000
 chip_core/mprj/mprj/net735                                    0.0000
 chip_core/net13073                                            0.0000
 chip_core/net13063                                            0.0000
 chip_core/net13059                                            0.0000
 chip_core/housekeeping/_0166_                                -0.0000
 chip_core/net1377                                            -0.0000
 chip_core/net13055                                           -0.0000
 chip_core/net13051                                           -0.0000
 chip_core/net13047                                            0.0000
 chip_core/net13043                                           -0.0000
 chip_core/net13041                                           -0.0000
 chip_core/net13039                                           -0.0000
 chip_core/net13037                                           -0.0000
 chip_core/net13031                                           -0.0000
 chip_core/_03455_                                            -0.0000
 chip_core/net13025                                           -0.0000
 chip_core/net13023                                            0.0000
 chip_core/net13017                                           -0.0000
 chip_core/net13015                                            0.0000
 chip_core/_15276_                                            -0.0000
 chip_core/mprj/mprj/net962                                    0.0000
 chip_core/mprj/mprj/net933                                   -0.0000
 chip_core/mprj/mprj/net399                                   -0.0000
 chip_core/net1318                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[29].X  -0.0000
 chip_core/net11655                                            0.0000
 chip_core/net13007                                           -0.0000
 chip_core/net13003                                           -0.0000
 chip_core/net13001                                           -0.0000
 chip_core/net5691                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/net5687                                             0.0000
 chip_core/net5686                                             0.0000
 chip_core/net5681                                            -0.0000
 chip_core/net5678                                             0.0000
 chip_core/mprj/mprj/net358                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/net5672                                             0.0000
 chip_core/net5659                                            -0.0000
 chip_core/net5658                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/net5652                                            -0.0000
 chip_core/mprj/mprj/net562                                    0.0000
 chip_core/net5645                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[11].A  -0.0000
 chip_core/net5640                                            -0.0000
 chip_core/net5639                                            -0.0000
 chip_core/net5637                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/net5635                                             0.0000
 chip_core/net5634                                             0.0000
 chip_core/mprj/mprj/net609                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/net5627                                             0.0000
 chip_core/mprj/mprj/net1000                                   0.0000
 chip_core/net5623                                             0.0000
 chip_core/mprj/mprj/net311                                    0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/net5609                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/net5607                                             0.0000
 chip_core/net5603                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/net5597                                             0.0000
 chip_core/net5596                                             0.0000
 chip_core/net5592                                             0.0000
 chip_core/mprj/mprj/net932                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/mprj/mprj/net792                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/net5579                                             0.0000
 chip_core/net5570                                             0.0000
 chip_core/net5567                                            -0.0000
 chip_core/net5566                                             0.0000
 chip_core/net5565                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/net5560                                            -0.0000
 chip_core/net5554                                            -0.0000
 chip_core/net5553                                             0.0000
 chip_core/mprj/mprj/net861                                   -0.0000
 chip_core/net5542                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/net5537                                            -0.0000
 chip_core/net5536                                             0.0000
 chip_core/net5534                                             0.0000
 chip_core/net5530                                            -0.0000
 chip_core/net5529                                            -0.0000
 chip_core/net5528                                             0.0000
 chip_core/net5527                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/net1082                                            -0.0000
 chip_core/net5526                                             0.0000
 chip_core/net5525                                            -0.0000
 chip_core/net5518                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/net5516                                            -0.0000
 chip_core/net5510                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/net5505                                             0.0000
 chip_core/net5504                                             0.0000
 chip_core/net5502                                            -0.0000
 chip_core/mprj/mprj/net315                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/net5496                                            -0.0000
 chip_core/net5491                                            -0.0000
 chip_core/net5487                                            -0.0000
 chip_core/net5478                                            -0.0000
 chip_core/net5473                                            -0.0000
 chip_core/net5468                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0   0.0000
 chip_core/net5463                                            -0.0000
 chip_core/net5461                                             0.0000
 chip_core/net5459                                             0.0000
 chip_core/net5458                                            -0.0000
 chip_core/net5454                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/net1078                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 chip_core/_11163_                                            -0.0000
 chip_core/soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_valid   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[8]  -0.0000
 chip_core/soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[4]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[19]   0.0000
 chip_core/soc.core.count[15]                                  0.0000
 chip_core/net5453                                             0.0000
 chip_core/net5452                                             0.0000
 chip_core/net5449                                             0.0000
 chip_core/net5445                                             0.0000
 chip_core/net5444                                             0.0000
 chip_core/net5441                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/net5431                                            -0.0000
 chip_core/net5426                                             0.0000
 chip_core/net5418                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 chip_core/net5414                                             0.0000
 chip_core/net5411                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/mprj/mprj/net946                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/net5405                                             0.0000
 chip_core/net5404                                            -0.0000
 chip_core/net5403                                             0.0000
 chip_core/mprj/mprj/net906                                   -0.0000
 chip_core/_11488_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/net1010                                            -0.0000
 chip_core/_05099_                                            -0.0000
 chip_core/mprj/mprj/net754                                    0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 chip_core/_03006_                                             0.0000
 chip_core/net5394                                             0.0000
 chip_core/mprj/mprj/net1156                                   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/net5390                                             0.0000
 chip_core/net5383                                            -0.0000
 chip_core/net5381                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0   0.0000
 chip_core/net5379                                             0.0000
 chip_core/net5378                                             0.0000
 chip_core/net5376                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0   0.0000
 chip_core/net5365                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/net5364                                            -0.0000
 chip_core/net5358                                            -0.0000
 chip_core/net5353                                             0.0000
 chip_core/mprj/mprj/net959                                    0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/net5352                                             0.0000
 chip_core/net5347                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/net5345                                             0.0000
 chip_core/net5344                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/net5335                                            -0.0000
 chip_core/mprj/mprj/net319                                   -0.0000
 chip_core/net5329                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/net5316                                             0.0000
 chip_core/net5311                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/_12312_                                            -0.0000
 chip_core/net5309                                             0.0000
 chip_core/net5308                                             0.0000
 chip_core/net5303                                             0.0000
 chip_core/mprj/mprj/net744                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/net5301                                            -0.0000
 chip_core/net5293                                            -0.0000
 chip_core/net5288                                             0.0000
 chip_core/net5285                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/net5283                                             0.0000
 chip_core/net5279                                             0.0000
 chip_core/net5278                                             0.0000
 chip_core/net5277                                            -0.0000
 chip_core/net5273                                             0.0000
 chip_core/net5270                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/net5269                                             0.0000
 chip_core/net5268                                             0.0000
 chip_core/net5263                                            -0.0000
 chip_core/net5260                                            -0.0000
 chip_core/net5259                                            -0.0000
 chip_core/net5258                                            -0.0000
 chip_core/mprj/mprj/net930                                    0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/mprj/mprj/net650                                   -0.0000
 chip_core/net5252                                             0.0000
 chip_core/net5251                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/net5249                                            -0.0000
 chip_core/net5248                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/net5244                                            -0.0000
 chip_core/net5241                                             0.0000
 chip_core/net5240                                             0.0000
 chip_core/net5238                                             0.0000
 chip_core/net5235                                             0.0000
 chip_core/mprj/mprj/net1052                                  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[20].A   0.0000
 chip_core/net5233                                             0.0000
 chip_core/net5230                                             0.0000
 chip_core/_02992_                                            -0.0000
 chip_core/net5229                                             0.0000
 chip_core/net5223                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/net5217                                             0.0000
 chip_core/net5216                                            -0.0000
 chip_core/net5215                                             0.0000
 chip_core/net5214                                            -0.0000
 chip_core/net5203                                            -0.0000
 chip_core/mprj/mprj/net803                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/net5201                                             0.0000
 chip_core/_13343_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/net5196                                             0.0000
 chip_core/net5191                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/net5187                                             0.0000
 chip_core/net5186                                             0.0000
 chip_core/net9360                                            -0.0000
 chip_core/net5177                                             0.0000
 chip_core/net5176                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 chip_core/net5167                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/net5159                                            -0.0000
 chip_core/mprj/mprj/net724                                    0.0000
 chip_core/net5158                                             0.0000
 chip_core/net5157                                             0.0000
 chip_core/mprj/mprj/net1154                                  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0   0.0000
 chip_core/net5154                                            -0.0000
 chip_core/net5152                                            -0.0000
 chip_core/mprj/mprj/net976                                    0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 chip_core/net5143                                            -0.0000
 chip_core/net5142                                             0.0000
 chip_core/net5139                                            -0.0000
 chip_core/net5138                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/net5135                                            -0.0000
 chip_core/net5133                                             0.0000
 chip_core/net5131                                             0.0000
 chip_core/net5125                                             0.0000
 chip_core/net5122                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/net5120                                            -0.0000
 chip_core/net5119                                             0.0000
 chip_core/net5117                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/net5116                                             0.0000
 chip_core/net5109                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[12].A  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 chip_core/net5107                                            -0.0000
 chip_core/mprj/mprj/net1141                                  -0.0000
 chip_core/net14573                                           -0.0000
 chip_core/net5094                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.SEL0   0.0000
 chip_core/net5093                                            -0.0000
 chip_core/net5088                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0   0.0000
 chip_core/net5081                                            -0.0000
 chip_core/net5080                                            -0.0000
 chip_core/net5077                                            -0.0000
 chip_core/net5072                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/net5071                                            -0.0000
 chip_core/net5070                                            -0.0000
 chip_core/net5069                                             0.0000
 chip_core/net5068                                             0.0000
 chip_core/mprj/mprj/net903                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/net5067                                             0.0000
 chip_core/net5064                                             0.0000
 chip_core/net5063                                             0.0000
 chip_core/net5062                                             0.0000
 chip_core/net5057                                             0.0000
 chip_core/net5054                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 chip_core/net5046                                             0.0000
 chip_core/net5037                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/net5034                                            -0.0000
 chip_core/net5033                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/net5029                                             0.0000
 chip_core/net5028                                            -0.0000
 chip_core/net5026                                             0.0000
 chip_core/mprj/mprj/net815                                    0.0000
 chip_core/net5020                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/net5017                                             0.0000
 chip_core/net5015                                             0.0000
 chip_core/net5013                                             0.0000
 chip_core/net5008                                             0.0000
 chip_core/net5005                                            -0.0000
 chip_core/clock_ctrl/net47                                    0.0000
 chip_core/clock_ctrl/net44                                    0.0000
 chip_core/housekeeping/net1510                               -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 chip_core/_12033_                                            -0.0000
 chip_core/_04988_                                            -0.0000
 chip_core/housekeeping/net2096                               -0.0000
 chip_core/housekeeping/net2094                                0.0000
 chip_core/housekeeping/net1501                                0.0000
 chip_core/housekeeping/_0825_                                -0.0000
 chip_core/mprj/mprj/net1140                                  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 chip_core/housekeeping/net2080                                0.0000
 chip_core/housekeeping/net2078                                0.0000
 chip_core/housekeeping/net2070                               -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/housekeeping/_1461_                                -0.0000
 chip_core/housekeeping/net2055                                0.0000
 chip_core/housekeeping/net2052                               -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/housekeeping/net2046                                0.0000
 chip_core/housekeeping/net2036                               -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 chip_core/housekeeping/net2030                                0.0000
 chip_core/housekeeping/net2025                                0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/housekeeping/net2019                                0.0000
 chip_core/housekeeping/net2597                                0.0000
 chip_core/mprj/mprj/net752                                    0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/housekeeping/net2015                                0.0000
 chip_core/housekeeping/net2591                                0.0000
 chip_core/housekeeping/net2010                                0.0000
 chip_core/mprj/mprj/net1117                                  -0.0000
 chip_core/housekeeping/net2588                                0.0000
 chip_core/housekeeping/net2004                                0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0  -0.0000
 chip_core/housekeeping/net2576                                0.0000
 chip_core/housekeeping/net2573                                0.0000
 chip_core/housekeeping/net2570                                0.0000
 chip_core/housekeeping/net2567                               -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/housekeeping/net2561                                0.0000
 chip_core/housekeeping/net2558                               -0.0000
 chip_core/housekeeping/net2555                                0.0000
 chip_core/housekeeping/net2540                                0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[10].A   0.0000
 chip_core/housekeeping/net2527                                0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/housekeeping/net2525                                0.0000
 chip_core/housekeeping/net2520                               -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.SEL0   0.0000
 chip_core/housekeeping/net2515                                0.0000
 chip_core/housekeeping/net2510                                0.0000
 chip_core/housekeeping/net3091                                0.0000
 chip_core/housekeeping/net2507                                0.0000
 chip_core/housekeeping/net2504                                0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/housekeeping/net2501                               -0.0000
 chip_core/housekeeping/net3079                                0.0000
 chip_core/housekeeping/net3073                                0.0000
 chip_core/housekeeping/net3067                                0.0000
 chip_core/housekeeping/net3062                                0.0000
 chip_core/housekeeping/net3057                                0.0000
 chip_core/housekeeping/net3053                                0.0000
 chip_core/housekeeping/net3047                                0.0000
 chip_core/net860                                             -0.0000
 chip_core/housekeeping/net3041                                0.0000
 chip_core/housekeeping/net3030                               -0.0000
 chip_core/housekeeping/net1484                               -0.0000
 chip_core/housekeeping/net3027                                0.0000
 chip_core/housekeeping/_2467_                                -0.0000
 chip_core/housekeeping/net3025                                0.0000
 chip_core/housekeeping/_1403_                                -0.0000
 chip_core/housekeeping/net3019                                0.0000
 chip_core/mprj/mprj/net1116                                   0.0000
 chip_core/housekeeping/net3017                                0.0000
 chip_core/housekeeping/net3014                                0.0000
 chip_core/housekeeping/net3012                                0.0000
 chip_core/housekeeping/net3009                                0.0000
 chip_core/housekeeping/net3003                                0.0000
 chip_core/mprj/mprj/net827                                   -0.0000
 chip_core/housekeeping/net3000                                0.0000
 chip_core/housekeeping/_0819_                                -0.0000
 chip_core/housekeeping/net1990                                0.0000
 chip_core/housekeeping/net1987                                0.0000
 chip_core/mprj/mprj/net814                                    0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 chip_core/mgmt_buffers.mprj_ack_i_core_bar                   -0.0000
 chip_core/housekeeping/net1981                                0.0000
 chip_core/housekeeping/_0814_                                -0.0000
 chip_core/housekeeping/net1963                                0.0000
 chip_core/housekeeping/net1957                                0.0000
 chip_core/housekeeping/net1955                                0.0000
 chip_core/housekeeping/net1952                                0.0000
 chip_core/housekeeping/net1949                               -0.0000
 chip_core/housekeeping/net1944                                0.0000
 chip_core/housekeeping/net1938                                0.0000
 chip_core/housekeeping/net1935                                0.0000
 chip_core/housekeeping/net1929                                0.0000
 chip_core/housekeeping/net1923                               -0.0000
 chip_core/mprj/mprj/net742                                   -0.0000
 chip_core/housekeeping/net1920                                0.0000
 chip_core/housekeeping/net1917                                0.0000
 chip_core/housekeeping/net1914                                0.0000
 chip_core/housekeeping/net2498                               -0.0000
 chip_core/housekeeping/net2493                                0.0000
 chip_core/mprj/mprj/net1125                                   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 chip_core/housekeeping/net1908                                0.0000
 chip_core/housekeeping/net2487                                0.0000
 chip_core/housekeeping/net303                                -0.0000
 chip_core/housekeeping/net2481                                0.0000
 chip_core/housekeeping/net2456                                0.0000
 chip_core/mprj/mprj/net580                                    0.0000
 chip_core/housekeeping/net2443                                0.0000
 chip_core/housekeeping/net2432                               -0.0000
 chip_core/housekeeping/net2430                               -0.0000
 chip_core/housekeeping/net2997                                0.0000
 chip_core/mprj/mprj/net731                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/housekeeping/net2415                                0.0000
 chip_core/housekeeping/net2991                               -0.0000
 chip_core/housekeeping/net2412                                0.0000
 chip_core/mprj/mprj/net840                                   -0.0000
 chip_core/housekeeping/net2988                                0.0000
 chip_core/housekeeping/net2407                                0.0000
 chip_core/housekeeping/net2985                                0.0000
 chip_core/mprj/mprj/net800                                    0.0000
 chip_core/housekeeping/net2404                               -0.0000
 chip_core/housekeeping/net2982                                0.0000
 chip_core/housekeeping/net2401                               -0.0000
 chip_core/housekeeping/net2979                                0.0000
 chip_core/housekeeping/net2973                               -0.0000
 chip_core/housekeeping/net2970                                0.0000
 chip_core/mprj/mprj/net972                                    0.0000
 chip_core/housekeeping/net2962                                0.0000
 chip_core/housekeeping/net2961                                0.0000
 chip_core/housekeeping/net2958                                0.0000
 chip_core/housekeeping/net2952                               -0.0000
 chip_core/housekeeping/net2949                                0.0000
 chip_core/housekeeping/net2946                                0.0000
 chip_core/housekeeping/net2943                                0.0000
 chip_core/housekeeping/_2459_                                -0.0000
 chip_core/housekeeping/net2931                                0.0000
 chip_core/mprj/mprj/net632                                    0.0000
 chip_core/housekeeping/net2922                                0.0000
 chip_core/housekeeping/net2919                                0.0000
 chip_core/housekeeping/net2911                                0.0000
 chip_core/housekeeping/net2909                                0.0000
 chip_core/housekeeping/net2904                                0.0000
 chip_core/housekeeping/net2901                                0.0000
 chip_core/housekeeping/_2455_                                -0.0000
 chip_core/housekeeping/_2453_                                -0.0000
 chip_core/housekeeping/net3462                                0.0000
 chip_core/housekeeping/net3461                                0.0000
 chip_core/housekeeping/net3460                                0.0000
 chip_core/housekeeping/net3459                                0.0000
 chip_core/mprj/mprj/net327                                    0.0000
 chip_core/housekeeping/net3455                                0.0000
 chip_core/housekeeping/net3452                                0.0000
 chip_core/housekeeping/net3451                                0.0000
 chip_core/housekeeping/net3450                               -0.0000
 chip_core/housekeeping/net3448                                0.0000
 chip_core/housekeeping/net3446                                0.0000
 chip_core/housekeeping/net3443                                0.0000
 chip_core/housekeeping/net3442                               -0.0000
 chip_core/housekeeping/net3441                                0.0000
 chip_core/mprj/mprj/net648                                    0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 chip_core/_11298_                                            -0.0000
 chip_core/housekeeping/net475                                 0.0000
 chip_core/net6340                                             0.0000
 chip_core/housekeeping/net1893                                0.0000
 chip_core/housekeeping/net1890                                0.0000
 chip_core/housekeeping/net3439                               -0.0000
 chip_core/housekeeping/net3438                                0.0000
 chip_core/housekeeping/net3437                                0.0000
 chip_core/housekeeping/net3436                               -0.0000
 chip_core/housekeeping/net3435                                0.0000
 chip_core/housekeeping/net3434                               -0.0000
 chip_core/housekeeping/net3429                                0.0000
 chip_core/housekeeping/net3428                                0.0000
 chip_core/housekeeping/net3425                               -0.0000
 chip_core/housekeeping/net3424                               -0.0000
 chip_core/housekeeping/net3420                                0.0000
 chip_core/housekeeping/net1879                               -0.0000
 chip_core/housekeeping/net1871                               -0.0000
 chip_core/housekeeping/net3419                                0.0000
 chip_core/housekeeping/net3417                                0.0000
 chip_core/housekeeping/net3416                                0.0000
 chip_core/housekeeping/net3414                               -0.0000
 chip_core/housekeeping/net3412                                0.0000
 chip_core/housekeeping/net1865                                0.0000
 chip_core/housekeeping/net1862                                0.0000
 chip_core/housekeeping/net3409                                0.0000
 chip_core/housekeeping/net3408                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/housekeeping/net3407                               -0.0000
 chip_core/housekeeping/net3405                                0.0000
 chip_core/housekeeping/net3403                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/housekeeping/net3400                                0.0000
 chip_core/housekeeping/net1859                                0.0000
 chip_core/housekeeping/net1852                                0.0000
 chip_core/housekeeping/net1849                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/housekeeping/net1842                               -0.0000
 chip_core/housekeeping/net1840                                0.0000
 chip_core/housekeeping/net1839                                0.0000
 chip_core/housekeeping/net1836                               -0.0000
 chip_core/housekeeping/net1834                                0.0000
 chip_core/housekeeping/net1829                                0.0000
 chip_core/housekeeping/net1827                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/housekeeping/net1824                                0.0000
 chip_core/housekeeping/net1819                                0.0000
 chip_core/housekeeping/net1814                                0.0000
 chip_core/housekeeping/net2397                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 chip_core/housekeeping/net1809                                0.0000
 chip_core/housekeeping/net1808                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/housekeeping/net2389                                0.0000
 chip_core/mprj/mprj/net785                                    0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/housekeeping/net2382                                0.0000
 chip_core/housekeeping/net2379                                0.0000
 chip_core/housekeeping/net2374                                0.0000
 chip_core/mprj/mprj/net771                                    0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/housekeeping/net2355                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/housekeeping/net2344                                0.0000
 chip_core/housekeeping/net2341                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 chip_core/housekeeping/net2337                                0.0000
 chip_core/housekeeping/net2335                               -0.0000
 chip_core/housekeeping/net2332                                0.0000
 chip_core/housekeeping/net2329                                0.0000
 chip_core/housekeeping/net2326                                0.0000
 chip_core/housekeeping/net2320                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/housekeeping/net2892                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/housekeeping/net2889                                0.0000
 chip_core/housekeeping/net2886                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/mprj/mprj/net1094                                  -0.0000
 chip_core/mprj/mprj/net1083                                  -0.0000
 chip_core/housekeeping/net2872                                0.0000
 chip_core/housekeeping/net2869                                0.0000
 chip_core/mprj/mprj/net1071                                  -0.0000
 chip_core/mprj/mprj/net1059                                   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/housekeeping/net2861                               -0.0000
 chip_core/housekeeping/net2856                               -0.0000
 chip_core/housekeeping/net2850                                0.0000
 chip_core/housekeeping/net2848                                0.0000
 chip_core/mprj/mprj/net1023                                   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/housekeeping/net2845                                0.0000
 chip_core/housekeeping/net2832                                0.0000
 chip_core/housekeeping/clknet_0_wbbd_sck                      0.0000
 chip_core/housekeeping/net2829                                0.0000
 chip_core/mprj/mprj/net351                                    0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 chip_core/housekeeping/net2826                                0.0000
 chip_core/housekeeping/net2820                                0.0000
 chip_core/housekeeping/net2817                                0.0000
 chip_core/housekeeping/net2815                               -0.0000
 chip_core/housekeeping/net2812                                0.0000
 chip_core/housekeeping/net3399                               -0.0000
 chip_core/housekeeping/net3397                                0.0000
 chip_core/mprj/mprj/net588                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/housekeeping/net3395                                0.0000
 chip_core/housekeeping/_2446_                                -0.0000
 chip_core/housekeeping/net3392                                0.0000
 chip_core/housekeeping/net3391                                0.0000
 chip_core/housekeeping/net3390                               -0.0000
 chip_core/housekeeping/net2809                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/housekeeping/net2804                                0.0000
 chip_core/mprj/mprj/net663                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0   0.0000
 chip_core/housekeeping/net3387                               -0.0000
 chip_core/housekeeping/net3386                               -0.0000
 chip_core/housekeeping/net3384                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/housekeeping/net3383                                0.0000
 chip_core/housekeeping/net3381                                0.0000
 chip_core/housekeeping/net3379                               -0.0000
 chip_core/housekeeping/net3378                                0.0000
 chip_core/housekeeping/net3377                                0.0000
 chip_core/housekeeping/net3375                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/housekeeping/net3374                               -0.0000
 chip_core/housekeeping/net3373                               -0.0000
 chip_core/housekeeping/net3371                                0.0000
 chip_core/housekeeping/net3370                               -0.0000
 chip_core/housekeeping/net3369                               -0.0000
 chip_core/housekeeping/net3367                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 chip_core/housekeeping/net3365                                0.0000
 chip_core/housekeeping/net3364                                0.0000
 chip_core/housekeeping/net3360                                0.0000
 chip_core/housekeeping/net3359                                0.0000
 chip_core/housekeeping/net3358                                0.0000
 chip_core/housekeeping/net3356                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 chip_core/housekeeping/net3355                               -0.0000
 chip_core/mprj/mprj/net954                                   -0.0000
 chip_core/housekeeping/net3352                                0.0000
 chip_core/housekeeping/net3350                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/housekeeping/net79                                 -0.0000
 chip_core/housekeeping/net3349                                0.0000
 chip_core/housekeeping/net3347                               -0.0000
 chip_core/housekeeping/net3345                                0.0000
 chip_core/mprj/mprj/net1093                                   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/housekeeping/net1798                                0.0000
 chip_core/housekeeping/net1795                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 chip_core/net1565                                            -0.0000
 chip_core/housekeeping/net3339                                0.0000
 chip_core/housekeeping/net3337                               -0.0000
 chip_core/housekeeping/net3336                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/housekeeping/net3334                                0.0000
 chip_core/housekeeping/_2440_                                -0.0000
 chip_core/housekeeping/net3330                                0.0000
 chip_core/mprj/mprj/net722                                    0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/housekeeping/net1781                                0.0000
 chip_core/housekeeping/net3328                               -0.0000
 chip_core/housekeeping/net3325                                0.0000
 chip_core/housekeeping/net3320                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0   0.0000
 chip_core/housekeeping/net1773                                0.0000
 chip_core/housekeeping/net3317                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/housekeeping/net3315                                0.0000
 chip_core/housekeeping/net3312                               -0.0000
 chip_core/housekeeping/net3310                                0.0000
 chip_core/housekeeping/net1769                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/mprj/mprj/net913                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 chip_core/housekeeping/net1757                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/mprj/mprj/net1174                                   0.0000
 chip_core/mprj/mprj/net883                                   -0.0000
 chip_core/housekeeping/_2491_                                -0.0000
 chip_core/mprj/mprj/net1134                                   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/housekeeping/net1715                                0.0000
 chip_core/mprj/mprj/net868                                   -0.0000
 chip_core/housekeeping/net1712                                0.0000
 chip_core/housekeeping/net1710                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/housekeeping/net2299                                0.0000
 chip_core/housekeeping/net2296                               -0.0000
 chip_core/housekeeping/net2293                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0   0.0000
 chip_core/housekeeping/net2290                                0.0000
 chip_core/housekeeping/net1703                                0.0000
 chip_core/housekeeping/net2287                               -0.0000
 chip_core/housekeeping/net2284                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[10].X         -0.0000
 chip_core/net1447                                            -0.0000
 chip_core/net2450                                            -0.0000
 chip_core/net2239                                            -0.0000
 chip_core/housekeeping/net2275                                0.0000
 chip_core/housekeeping/net2272                                0.0000
 chip_core/mprj/mprj/net1045                                  -0.0000
 chip_core/housekeeping/net2248                                0.0000
 chip_core/housekeeping/net2245                                0.0000
 chip_core/mprj/mprj/net1033                                   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/housekeeping/net2242                                0.0000
 chip_core/housekeeping/net2239                                0.0000
 chip_core/housekeeping/net2236                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 chip_core/housekeeping/net2230                                0.0000
 chip_core/housekeeping/net2228                               -0.0000
 chip_core/housekeeping/net2225                                0.0000
 chip_core/mprj/mprj/net1147                                   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/housekeeping/net2798                               -0.0000
 chip_core/housekeeping/net2219                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/housekeeping/net2216                                0.0000
 chip_core/housekeeping/net2792                                0.0000
 chip_core/housekeeping/net2213                                0.0000
 chip_core/mprj/mprj/net1123                                  -0.0000
 chip_core/housekeeping/net2789                                0.0000
 chip_core/housekeeping/net2208                                0.0000
 chip_core/housekeeping/net2786                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 chip_core/housekeeping/net2783                                0.0000
 chip_core/housekeeping/net2203                                0.0000
 chip_core/housekeeping/net2777                                0.0000
 chip_core/housekeeping/net2773                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/housekeeping/net2770                                0.0000
 chip_core/housekeeping/net2767                                0.0000
 chip_core/housekeeping/net2765                                0.0000
 chip_core/housekeeping/net2762                                0.0000
 chip_core/housekeeping/net2754                                0.0000
 chip_core/housekeeping/net2751                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/housekeeping/net2746                                0.0000
 chip_core/housekeeping/net2743                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/housekeeping/net2722                                0.0000
 chip_core/housekeeping/net2716                                0.0000
 chip_core/housekeeping/net2713                                0.0000
 chip_core/housekeeping/net3296                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/net2226                                             0.0000
 chip_core/housekeeping/_0372_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0   0.0000
 chip_core/housekeeping/_2802_                                -0.0000
 chip_core/housekeeping/net3288                                0.0000
 chip_core/housekeeping/net3286                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 chip_core/housekeeping/net3280                                0.0000
 chip_core/housekeeping/_1429_                                 0.0000
 chip_core/housekeeping/net3277                                0.0000
 chip_core/housekeeping/net3271                                0.0000
 chip_core/housekeeping/_2800_                                -0.0000
 chip_core/housekeeping/net3269                                0.0000
 chip_core/mprj/mprj/net721                                    0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/housekeeping/net3266                                0.0000
 chip_core/housekeeping/net3260                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/housekeeping/net3252                                0.0000
 chip_core/housekeeping/net3250                               -0.0000
 chip_core/housekeeping/_1982_                                 0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/housekeeping/net3247                                0.0000
 chip_core/housekeeping/net3243                                0.0000
 chip_core/housekeeping/net1695                               -0.0000
 chip_core/housekeeping/net1692                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.SEL0   0.0000
 chip_core/housekeeping/net3235                                0.0000
 chip_core/housekeeping/net3233                                0.0000
 chip_core/housekeeping/net3231                                0.0000
 chip_core/housekeeping/net1689                                0.0000
 chip_core/housekeeping/net1686                                0.0000
 chip_core/housekeeping/net1684                                0.0000
 chip_core/housekeeping/net1681                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/housekeeping/net3229                                0.0000
 chip_core/housekeeping/net3226                               -0.0000
 chip_core/housekeeping/net3224                                0.0000
 chip_core/housekeeping/net3222                                0.0000
 chip_core/housekeeping/net1675                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/housekeeping/net1672                               -0.0000
 chip_core/housekeeping/net3218                                0.0000
 chip_core/housekeeping/_2486_                                -0.0000
 chip_core/housekeeping/net3213                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/housekeeping/net3207                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/housekeeping/net3200                                0.0000
 chip_core/housekeeping/net1659                                0.0000
 chip_core/housekeeping/net1656                                0.0000
 chip_core/housekeeping/_2484_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/net2219                                            -0.0000
 chip_core/housekeeping/net1645                               -0.0000
 chip_core/housekeeping/net1642                                0.0000
 chip_core/housekeeping/net1639                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/housekeeping/net1636                                0.0000
 chip_core/housekeeping/net1623                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/housekeeping/net2197                                0.0000
 chip_core/housekeeping/net2191                                0.0000
 chip_core/housekeeping/net1609                                0.0000
 chip_core/housekeeping/net1603                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/housekeeping/net1600                                0.0000
 chip_core/housekeeping/net2188                                0.0000
 chip_core/housekeeping/net2186                                0.0000
 chip_core/housekeeping/_2028_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0   0.0000
 chip_core/housekeeping/net2172                                0.0000
 chip_core/housekeeping/net2169                                0.0000
 chip_core/housekeeping/net2166                                0.0000
 chip_core/housekeeping/net2163                               -0.0000
 chip_core/housekeeping/net2157                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 chip_core/housekeeping/net2154                                0.0000
 chip_core/housekeeping/net2151                                0.0000
 chip_core/housekeeping/net546                                -0.0000
 chip_core/housekeeping/net2148                               -0.0000
 chip_core/housekeeping/net2142                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/housekeeping/net2139                                0.0000
 chip_core/housekeeping/net2136                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/housekeeping/net2133                                0.0000
 chip_core/housekeeping/net2131                                0.0000
 chip_core/_00618_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/housekeeping/_1604_                                -0.0000
 chip_core/housekeeping/net2123                                0.0000
 chip_core/housekeeping/net2699                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/housekeeping/net2111                               -0.0000
 chip_core/housekeeping/net2688                                0.0000
 chip_core/housekeeping/net2686                                0.0000
 chip_core/housekeeping/net2684                                0.0000
 chip_core/housekeeping/net2681                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/housekeeping/_1601_                                -0.0000
 chip_core/_05067_                                            -0.0000
 chip_core/housekeeping/net2675                                0.0000
 chip_core/housekeeping/net2672                               -0.0000
 chip_core/housekeeping/net2669                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/housekeeping/net2664                                0.0000
 chip_core/housekeeping/net2661                                0.0000
 chip_core/housekeeping/net2658                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/housekeeping/net2655                                0.0000
 chip_core/housekeeping/net2649                                0.0000
 chip_core/housekeeping/net2646                                0.0000
 chip_core/housekeeping/_2795_                                -0.0000
 chip_core/housekeeping/net2636                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/housekeeping/net2630                                0.0000
 chip_core/housekeeping/net2625                                0.0000
 chip_core/housekeeping/_2793_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/housekeeping/net2611                                0.0000
 chip_core/housekeeping/net3192                                0.0000
 chip_core/housekeeping/net2608                               -0.0000
 chip_core/housekeeping/net2602                                0.0000
 chip_core/_02794_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/housekeeping/net3189                               -0.0000
 chip_core/housekeeping/net3181                                0.0000
 chip_core/housekeeping/net3178                                0.0000
 chip_core/housekeeping/net3175                                0.0000
 chip_core/housekeeping/net3172                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.SEL0   0.0000
 chip_core/housekeeping/net3167                                0.0000
 chip_core/housekeeping/net3164                                0.0000
 chip_core/housekeeping/net3161                                0.0000
 chip_core/housekeeping/net3159                                0.0000
 chip_core/housekeeping/net3156                                0.0000
 chip_core/housekeeping/net3153                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/housekeeping/net3150                                0.0000
 chip_core/housekeeping/net1592                                0.0000
 chip_core/housekeeping/net3135                                0.0000
 chip_core/housekeeping/net3132                                0.0000
 chip_core/housekeeping/net1589                                0.0000
 chip_core/housekeeping/net1587                                0.0000
 chip_core/housekeeping/net3120                               -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[6].A  -0.0000
 chip_core/net2217                                            -0.0000
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[28]         0.0000
 chip_core/soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[3]   0.0000
 chip_core/housekeeping/net1577                                0.0000
 chip_core/housekeeping/net1574                               -0.0000
 chip_core/housekeeping/net1571                                0.0000
 chip_core/housekeeping/net3114                                0.0000
 chip_core/housekeeping/net1561                                0.0000
 chip_core/housekeeping/net3105                               -0.0000
 chip_core/housekeeping/net3103                                0.0000
 chip_core/housekeeping/net3100                                0.0000
 chip_core/housekeeping/net1558                                0.0000
 chip_core/housekeeping/net1537                                0.0000
 chip_core/housekeeping/net1535                               -0.0000
 chip_core/housekeeping/_0828_                                -0.0000
 chip_core/housekeeping/net1513                                0.0000
 chip_core/mprj/mprj/net538                                   -0.0000
 chip_core/mprj/mprj/net530                                    0.0000
 chip_core/mprj/mprj/net524                                    0.0000
 chip_core/mprj/mprj/net521                                    0.0000
 chip_core/mprj/mprj/net503                                   -0.0000
 chip_core/mprj/mprj/net692                                   -0.0000
 chip_core/mprj/mprj/net677                                   -0.0000
 chip_core/housekeeping/_1855_                                -0.0000
 chip_core/mprj/mprj/net712                                   -0.0000
 chip_core/mprj/mprj/net708                                   -0.0000
 chip_core/mprj/mprj/net705                                   -0.0000
 chip_core/net14495                                            0.0000
 chip_core/net14493                                            0.0000
 chip_core/mprj/mprj/net170                                    0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 chip_core/net14487                                            0.0000
 chip_core/net14485                                           -0.0000
 chip_core/_11447_                                            -0.0000
 chip_core/net14479                                            0.0000
 chip_core/net14477                                            0.0000
 chip_core/net14473                                            0.0000
 chip_core/net14471                                            0.0000
 chip_core/net14469                                            0.0000
 chip_core/net14467                                            0.0000
 chip_core/net14457                                            0.0000
 chip_core/net14451                                            0.0000
 chip_core/net14447                                           -0.0000
 chip_core/net14441                                            0.0000
 chip_core/net14439                                            0.0000
 chip_core/net14435                                            0.0000
 chip_core/net14433                                            0.0000
 chip_core/net14431                                            0.0000
 chip_core/net14429                                            0.0000
 chip_core/net14427                                            0.0000
 chip_core/net14423                                            0.0000
 chip_core/net14419                                           -0.0000
 chip_core/net14413                                            0.0000
 chip_core/net14411                                            0.0000
 chip_core/_02666_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 chip_core/net14409                                           -0.0000
 chip_core/net14405                                            0.0000
 chip_core/net9199                                             0.0000
 chip_core/net9196                                            -0.0000
 chip_core/net9188                                             0.0000
 chip_core/net9184                                            -0.0000
 chip_core/net9182                                             0.0000
 chip_core/net9181                                            -0.0000
 chip_core/net9166                                            -0.0000
 chip_core/net9163                                            -0.0000
 chip_core/net9162                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 chip_core/net9159                                             0.0000
 chip_core/net9151                                             0.0000
 chip_core/net9148                                             0.0000
 chip_core/net9145                                             0.0000
 chip_core/net9144                                            -0.0000
 chip_core/net9141                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 chip_core/net9134                                             0.0000
 chip_core/net9130                                            -0.0000
 chip_core/net9129                                             0.0000
 chip_core/net9126                                            -0.0000
 chip_core/net9125                                            -0.0000
 chip_core/net9121                                            -0.0000
 chip_core/_02778_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 chip_core/net9116                                             0.0000
 chip_core/net9113                                             0.0000
 chip_core/net9109                                            -0.0000
 chip_core/net9108                                            -0.0000
 chip_core/net9101                                             0.0000
 chip_core/_02344_                                            -0.0000
 chip_core/net14397                                           -0.0000
 chip_core/net14395                                            0.0000
 chip_core/net14393                                            0.0000
 chip_core/net14391                                            0.0000
 chip_core/net14389                                            0.0000
 chip_core/net14383                                            0.0000
 chip_core/net14377                                            0.0000
 chip_core/net14375                                            0.0000
 chip_core/net14373                                           -0.0000
 chip_core/net14367                                           -0.0000
 chip_core/net14365                                            0.0000
 chip_core/net14361                                            0.0000
 chip_core/net14359                                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 chip_core/net14357                                            0.0000
 chip_core/net14355                                           -0.0000
 chip_core/net14353                                           -0.0000
 chip_core/net14351                                            0.0000
 chip_core/net14347                                           -0.0000
 chip_core/net14343                                           -0.0000
 chip_core/net14337                                           -0.0000
 chip_core/net14335                                            0.0000
 chip_core/net14333                                           -0.0000
 chip_core/net14331                                           -0.0000
 chip_core/net14329                                            0.0000
 chip_core/net14327                                           -0.0000
 chip_core/net14325                                           -0.0000
 chip_core/net14323                                            0.0000
 chip_core/net14321                                            0.0000
 chip_core/net14307                                            0.0000
 chip_core/net14305                                            0.0000
 chip_core/net14301                                            0.0000
 chip_core/net9097                                             0.0000
 chip_core/net9095                                             0.0000
 chip_core/net9093                                            -0.0000
 chip_core/net9089                                            -0.0000
 chip_core/net9086                                             0.0000
 chip_core/net9084                                            -0.0000
 chip_core/net9082                                             0.0000
 chip_core/net9081                                             0.0000
 chip_core/net6991                                             0.0000
 chip_core/net9070                                            -0.0000
 chip_core/net9065                                            -0.0000
 chip_core/net9058                                            -0.0000
 chip_core/net9057                                             0.0000
 chip_core/net9055                                            -0.0000
 chip_core/_02418_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[14].X  -0.0000
 chip_core/net11236                                            0.0000
 chip_core/net9040                                            -0.0000
 chip_core/net9038                                             0.0000
 chip_core/net9037                                             0.0000
 chip_core/net9032                                             0.0000
 chip_core/net6943                                             0.0000
 chip_core/_02815_                                            -0.0000
 chip_core/net9026                                            -0.0000
 chip_core/net6934                                             0.0000
 chip_core/net9015                                             0.0000
 chip_core/net6922                                            -0.0000
 chip_core/net9009                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[10].A   0.0000
 chip_core/net14299                                           -0.0000
 chip_core/net14293                                            0.0000
 chip_core/net14289                                           -0.0000
 chip_core/net14287                                           -0.0000
 chip_core/net14285                                            0.0000
 chip_core/net14283                                            0.0000
 chip_core/net14279                                            0.0000
 chip_core/net14277                                            0.0000
 chip_core/net14273                                            0.0000
 chip_core/net14271                                           -0.0000
 chip_core/net14265                                            0.0000
 chip_core/net14259                                           -0.0000
 chip_core/net14255                                            0.0000
 chip_core/net14251                                           -0.0000
 chip_core/net14249                                            0.0000
 chip_core/net14243                                            0.0000
 chip_core/net14239                                            0.0000
 chip_core/net14235                                            0.0000
 chip_core/net14231                                            0.0000
 chip_core/net14229                                            0.0000
 chip_core/net14227                                            0.0000
 chip_core/housekeeping/_1854_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/net14215                                           -0.0000
 chip_core/net14213                                            0.0000
 chip_core/net14205                                           -0.0000
 chip_core/net14203                                           -0.0000
 chip_core/net6898                                             0.0000
 chip_core/net6895                                             0.0000
 chip_core/_02537_                                            -0.0000
 chip_core/net6846                                             0.0000
 chip_core/net6837                                            -0.0000
 chip_core/net6825                                             0.0000
 chip_core/net6816                                            -0.0000
 chip_core/net6812                                             0.0000
 chip_core/net6807                                             0.0000
 chip_core/_02117_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 chip_core/net14197                                           -0.0000
 chip_core/net14195                                            0.0000
 chip_core/net14191                                            0.0000
 chip_core/net14189                                            0.0000
 chip_core/net14187                                           -0.0000
 chip_core/net14185                                           -0.0000
 chip_core/net14181                                           -0.0000
 chip_core/net14177                                           -0.0000
 chip_core/net14173                                            0.0000
 chip_core/net14169                                           -0.0000
 chip_core/net14167                                            0.0000
 chip_core/net14165                                           -0.0000
 chip_core/net14163                                           -0.0000
 chip_core/net14161                                            0.0000
 chip_core/net14159                                            0.0000
 chip_core/net14157                                           -0.0000
 chip_core/net14155                                           -0.0000
 chip_core/net14153                                            0.0000
 chip_core/net14151                                           -0.0000
 chip_core/net14149                                           -0.0000
 chip_core/net14147                                            0.0000
 chip_core/net14143                                            0.0000
 chip_core/net14137                                            0.0000
 chip_core/net14133                                           -0.0000
 chip_core/net14129                                            0.0000
 chip_core/net14125                                            0.0000
 chip_core/net14123                                            0.0000
 chip_core/net14121                                            0.0000
 chip_core/_02297_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/net14119                                           -0.0000
 chip_core/net14117                                            0.0000
 chip_core/net14115                                            0.0000
 chip_core/net14111                                            0.0000
 chip_core/_05028_                                            -0.0000
 chip_core/net14103                                            0.0000
 chip_core/net6781                                             0.0000
 chip_core/net6777                                             0.0000
 chip_core/net6772                                             0.0000
 chip_core/net2576                                            -0.0000
 chip_core/net6750                                             0.0000
 chip_core/net2557                                            -0.0000
 chip_core/net2553                                            -0.0000
 chip_core/net6735                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[6].Z  -0.0000
 chip_core/net2545                                            -0.0000
 chip_core/net6702                                             0.0000
 chip_core/net2505                                            -0.0000
 chip_core/net14099                                           -0.0000
 chip_core/net14097                                            0.0000
 chip_core/net14089                                           -0.0000
 chip_core/net14087                                           -0.0000
 chip_core/net14085                                            0.0000
 chip_core/net14083                                            0.0000
 chip_core/net11999                                           -0.0000
 chip_core/net11996                                            0.0000
 chip_core/net11993                                            0.0000
 chip_core/net11991                                            0.0000
 chip_core/net14079                                            0.0000
 chip_core/net14075                                            0.0000
 chip_core/net14073                                           -0.0000
 chip_core/_02672_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[3].X  -0.0000
 chip_core/net11988                                           -0.0000
 chip_core/net14071                                            0.0000
 chip_core/net11987                                           -0.0000
 chip_core/net11986                                           -0.0000
 chip_core/net14065                                            0.0000
 chip_core/net11977                                           -0.0000
 chip_core/net11976                                           -0.0000
 chip_core/net11974                                            0.0000
 chip_core/net11972                                           -0.0000
 chip_core/net11970                                            0.0000
 chip_core/net14059                                            0.0000
 chip_core/net14055                                            0.0000
 chip_core/net14053                                            0.0000
 chip_core/net11968                                            0.0000
 chip_core/net14051                                            0.0000
 chip_core/net11967                                            0.0000
 chip_core/net11964                                            0.0000
 chip_core/net11963                                            0.0000
 chip_core/_02639_                                            -0.0000
 chip_core/net14045                                           -0.0000
 chip_core/net14041                                           -0.0000
 chip_core/net11956                                            0.0000
 chip_core/net11954                                            0.0000
 chip_core/net11953                                           -0.0000
 chip_core/net11951                                            0.0000
 chip_core/net14035                                           -0.0000
 chip_core/net11948                                           -0.0000
 chip_core/net11947                                           -0.0000
 chip_core/net11944                                           -0.0000
 chip_core/net11942                                            0.0000
 chip_core/net11940                                           -0.0000
 chip_core/net14029                                           -0.0000
 chip_core/net14023                                            0.0000
 chip_core/net11938                                           -0.0000
 chip_core/net11937                                           -0.0000
 chip_core/net11936                                            0.0000
 chip_core/net11934                                            0.0000
 chip_core/net11932                                           -0.0000
 chip_core/net11931                                            0.0000
 chip_core/net1401                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[3].X  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[4].A   0.0000
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[27]         0.0000
 chip_core/net11930                                            0.0000
 chip_core/net14019                                           -0.0000
 chip_core/net14015                                            0.0000
 chip_core/net11928                                            0.0000
 chip_core/net11927                                           -0.0000
 chip_core/net11926                                            0.0000
 chip_core/net11925                                           -0.0000
 chip_core/net11922                                           -0.0000
 chip_core/net14007                                           -0.0000
 chip_core/net14005                                            0.0000
 chip_core/net11919                                            0.0000
 chip_core/net11916                                            0.0000
 chip_core/net11915                                           -0.0000
 chip_core/net11912                                            0.0000
 chip_core/net11909                                           -0.0000
 chip_core/net11908                                            0.0000
 chip_core/net11907                                            0.0000
 chip_core/net11905                                           -0.0000
 chip_core/net11902                                            0.0000
 chip_core/net11900                                            0.0000
 chip_core/_03130_                                            -0.0000
 chip_core/net6689                                             0.0000
 chip_core/net2494                                            -0.0000
 chip_core/net2488                                            -0.0000
 chip_core/net6633                                             0.0000
 chip_core/net2444                                            -0.0000
 chip_core/net2434                                            -0.0000
 chip_core/net2412                                            -0.0000
 chip_core/_02365_                                            -0.0000
 chip_core/net11899                                           -0.0000
 chip_core/net11894                                            0.0000
 chip_core/net11892                                           -0.0000
 chip_core/net11888                                           -0.0000
 chip_core/net11886                                            0.0000
 chip_core/net11884                                           -0.0000
 chip_core/net11883                                           -0.0000
 chip_core/net11881                                            0.0000
 chip_core/net11880                                            0.0000
 chip_core/net11879                                           -0.0000
 chip_core/net11878                                            0.0000
 chip_core/net11876                                           -0.0000
 chip_core/net11875                                           -0.0000
 chip_core/net11872                                            0.0000
 chip_core/net11869                                           -0.0000
 chip_core/net11868                                            0.0000
 chip_core/net11866                                            0.0000
 chip_core/_02321_                                            -0.0000
 chip_core/net11862                                            0.0000
 chip_core/net11860                                            0.0000
 chip_core/net11859                                            0.0000
 chip_core/net11858                                            0.0000
 chip_core/net11857                                            0.0000
 chip_core/net11855                                            0.0000
 chip_core/net11853                                            0.0000
 chip_core/net11848                                            0.0000
 chip_core/net11846                                           -0.0000
 chip_core/net11844                                            0.0000
 chip_core/net11842                                            0.0000
 chip_core/net11841                                            0.0000
 chip_core/net11838                                           -0.0000
 chip_core/net11836                                            0.0000
 chip_core/net11835                                           -0.0000
 chip_core/net11834                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].Z  -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 chip_core/net11830                                           -0.0000
 chip_core/_03962_                                            -0.0000
 chip_core/net11829                                            0.0000
 chip_core/net11827                                            0.0000
 chip_core/net11826                                           -0.0000
 chip_core/net11823                                           -0.0000
 chip_core/net11819                                            0.0000
 chip_core/net11818                                           -0.0000
 chip_core/net11817                                            0.0000
 chip_core/net11813                                            0.0000
 chip_core/_03432_                                            -0.0000
 chip_core/net11812                                           -0.0000
 chip_core/net11808                                            0.0000
 chip_core/net11807                                           -0.0000
 chip_core/net11805                                           -0.0000
 chip_core/net11802                                           -0.0000
 chip_core/net11801                                            0.0000
 chip_core/net6598                                            -0.0000
 chip_core/net6588                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 chip_core/net2363                                            -0.0000
 chip_core/net1246                                            -0.0000
 chip_core/net6509                                            -0.0000
 chip_core/net2318                                            -0.0000
 chip_core/net11799                                           -0.0000
 chip_core/net11796                                           -0.0000
 chip_core/net11793                                           -0.0000
 chip_core/net11792                                            0.0000
 chip_core/net11791                                            0.0000
 chip_core/net11790                                            0.0000
 chip_core/net1210                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[21].X         -0.0000
 chip_core/net11785                                            0.0000
 chip_core/net11783                                            0.0000
 chip_core/net11778                                            0.0000
 chip_core/net11777                                           -0.0000
 chip_core/net11775                                           -0.0000
 chip_core/net11774                                            0.0000
 chip_core/net11773                                            0.0000
 chip_core/net11772                                           -0.0000
 chip_core/net11771                                            0.0000
 chip_core/net11770                                           -0.0000
 chip_core/net11769                                           -0.0000
 chip_core/net11765                                           -0.0000
 chip_core/net11764                                           -0.0000
 chip_core/net11761                                           -0.0000
 chip_core/net11758                                            0.0000
 chip_core/net11756                                            0.0000
 chip_core/net11755                                           -0.0000
 chip_core/net11754                                            0.0000
 chip_core/net11753                                           -0.0000
 chip_core/net11752                                            0.0000
 chip_core/net11748                                            0.0000
 chip_core/net11747                                           -0.0000
 chip_core/net11745                                           -0.0000
 chip_core/net11743                                           -0.0000
 chip_core/net11742                                           -0.0000
 chip_core/net11741                                            0.0000
 chip_core/net11740                                           -0.0000
 chip_core/net11739                                           -0.0000
 chip_core/net11738                                           -0.0000
 chip_core/net11737                                           -0.0000
 chip_core/net11735                                            0.0000
 chip_core/net11734                                            0.0000
 chip_core/net11731                                            0.0000
 chip_core/net11729                                           -0.0000
 chip_core/net11726                                            0.0000
 chip_core/net11725                                            0.0000
 chip_core/net11724                                            0.0000
 chip_core/net11721                                            0.0000
 chip_core/net11719                                           -0.0000
 chip_core/net11718                                            0.0000
 chip_core/_02822_                                            -0.0000
 chip_core/_02814_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[25].X         -0.0000
 chip_core/net11714                                            0.0000
 chip_core/net11713                                            0.0000
 chip_core/net11712                                            0.0000
 chip_core/net11711                                           -0.0000
 chip_core/net11707                                           -0.0000
 chip_core/net11703                                            0.0000
 chip_core/net11700                                            0.0000
 chip_core/_10969_                                            -0.0000
 chip_core/net6496                                            -0.0000
 chip_core/net6490                                             0.0000
 chip_core/net6470                                            -0.0000
 chip_core/net6459                                             0.0000
 chip_core/net6441                                             0.0000
 chip_core/net6421                                             0.0000
 chip_core/net6418                                             0.0000
 chip_core/net6411                                             0.0000
 chip_core/net6408                                             0.0000
 chip_core/net6407                                             0.0000
 chip_core/net11696                                           -0.0000
 chip_core/net11695                                            0.0000
 chip_core/net11690                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[4].Z  -0.0000
 chip_core/net11687                                           -0.0000
 chip_core/net11686                                            0.0000
 chip_core/net11685                                           -0.0000
 chip_core/net11684                                           -0.0000
 chip_core/net11682                                            0.0000
 chip_core/net11679                                           -0.0000
 chip_core/net11678                                           -0.0000
 chip_core/net11674                                           -0.0000
 chip_core/net11672                                            0.0000
 chip_core/net11671                                           -0.0000
 chip_core/net11670                                           -0.0000
 chip_core/net11669                                            0.0000
 chip_core/net11668                                           -0.0000
 chip_core/net1069                                            -0.0000
 chip_core/net1066                                            -0.0000
 chip_core/net11667                                           -0.0000
 chip_core/net11664                                            0.0000
 chip_core/net11663                                           -0.0000
 chip_core/net11662                                           -0.0000
 chip_core/net11659                                            0.0000
 chip_core/net11658                                           -0.0000
 chip_core/net11656                                            0.0000
 chip_core/net11653                                           -0.0000
 chip_core/net11651                                           -0.0000
 chip_core/net11649                                           -0.0000
 chip_core/net11648                                           -0.0000
 chip_core/net11647                                            0.0000
 chip_core/net11646                                           -0.0000
 chip_core/net11645                                            0.0000
 chip_core/net11644                                           -0.0000
 chip_core/net11638                                           -0.0000
 chip_core/net11635                                            0.0000
 chip_core/net11632                                           -0.0000
 chip_core/net11631                                            0.0000
 chip_core/net11630                                           -0.0000
 chip_core/net11629                                           -0.0000
 chip_core/housekeeping/_2022_                                -0.0000
 chip_core/net11625                                           -0.0000
 chip_core/net11623                                            0.0000
 chip_core/net11622                                            0.0000
 chip_core/_02544_                                             0.0000
 chip_core/net11617                                            0.0000
 chip_core/net11614                                           -0.0000
 chip_core/net11611                                            0.0000
 chip_core/_02543_                                             0.0000
 chip_core/net11609                                            0.0000
 chip_core/net11607                                           -0.0000
 chip_core/net11605                                            0.0000
 chip_core/net11603                                           -0.0000
 chip_core/_10955_                                            -0.0000
 chip_core/housekeeping/_2185_                                -0.0000
 chip_core/housekeeping/_2280_                                 0.0000
 chip_core/net6379                                             0.0000
 chip_core/net6374                                            -0.0000
 chip_core/net6373                                            -0.0000
 chip_core/_02540_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 chip_core/housekeeping/_2376_                                -0.0000
 chip_core/net6354                                            -0.0000
 chip_core/_02532_                                            -0.0000
 chip_core/housekeeping/net3331                               -0.0000
 chip_core/_15214_                                            -0.0000
 chip_core/net5032                                            -0.0000
 chip_core/housekeeping/_2311_                                -0.0000
 chip_core/net11593                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/housekeeping/_2258_                                -0.0000
 chip_core/housekeeping/_2273_                                 0.0000
 chip_core/net11592                                            0.0000
 chip_core/housekeeping/_2114_                                -0.0000
 chip_core/net11590                                           -0.0000
 chip_core/net11588                                           -0.0000
 chip_core/_15476_                                            -0.0000
 chip_core/_15475_                                             0.0000
 chip_core/net11587                                            0.0000
 chip_core/net11585                                            0.0000
 chip_core/_07560_                                             0.0000
 chip_core/net11581                                           -0.0000
 chip_core/net11576                                           -0.0000
 chip_core/net11575                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/net11563                                           -0.0000
 chip_core/_09410_                                            -0.0000
 chip_core/net11561                                           -0.0000
 chip_core/_09409_                                             0.0000
 chip_core/net11560                                           -0.0000
 chip_core/net11559                                           -0.0000
 chip_core/net11555                                            0.0000
 chip_core/net11553                                            0.0000
 chip_core/net11550                                            0.0000
 chip_core/net11547                                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/net11545                                            0.0000
 chip_core/net11543                                            0.0000
 chip_core/_02295_                                            -0.0000
 chip_core/net11542                                           -0.0000
 chip_core/net11539                                            0.0000
 chip_core/_02503_                                            -0.0000
 chip_core/_02502_                                            -0.0000
 chip_core/net11534                                           -0.0000
 chip_core/net11533                                           -0.0000
 chip_core/net11530                                            0.0000
 chip_core/net11529                                            0.0000
 chip_core/net11528                                            0.0000
 chip_core/net11527                                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.SEL[0]       -0.0000
 chip_core/_15220_                                             0.0000
 chip_core/_15211_                                            -0.0000
 chip_core/net11523                                           -0.0000
 chip_core/housekeeping/_2257_                                -0.0000
 chip_core/housekeeping/_2305_                                -0.0000
 chip_core/net11519                                            0.0000
 chip_core/net11516                                            0.0000
 chip_core/net11515                                           -0.0000
 chip_core/housekeeping/_2282_                                -0.0000
 chip_core/net11514                                            0.0000
 chip_core/housekeeping/_2375_                                 0.0000
 chip_core/net11513                                            0.0000
 chip_core/net11512                                           -0.0000
 chip_core/housekeeping/_2058_                                -0.0000
 chip_core/net949                                             -0.0000
 chip_core/net11510                                            0.0000
 chip_core/net11503                                            0.0000
 chip_core/net11502                                           -0.0000
 chip_core/_00614_                                             0.0000
 chip_core/_12589_                                            -0.0000
 chip_core/net7890                                            -0.0000
 chip_core/_14438_                                            -0.0000
 chip_core/_10947_                                            -0.0000
 chip_core/net6270                                             0.0000
 chip_core/housekeeping/_0189_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/net6243                                             0.0000
 chip_core/_09424_                                             0.0000
 chip_core/net6240                                            -0.0000
 chip_core/net6222                                             0.0000
 chip_core/net6215                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 chip_core/_02274_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 chip_core/net11499                                           -0.0000
 chip_core/net11498                                            0.0000
 chip_core/net11496                                           -0.0000
 chip_core/net11495                                           -0.0000
 chip_core/net11494                                           -0.0000
 chip_core/net11493                                            0.0000
 chip_core/net11491                                            0.0000
 chip_core/net11490                                           -0.0000
 chip_core/net11488                                            0.0000
 chip_core/net11486                                           -0.0000
 chip_core/housekeeping/_1932_                                -0.0000
 chip_core/net11484                                            0.0000
 chip_core/net11483                                            0.0000
 chip_core/net11482                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 chip_core/_05033_                                             0.0000
 chip_core/_05025_                                            -0.0000
 chip_core/net11133                                            0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_INSTRUCTION[9]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[15]  -0.0000
 chip_core/net11481                                           -0.0000
 chip_core/housekeeping/_0384_                                 0.0000
 chip_core/net11479                                            0.0000
 chip_core/net11478                                           -0.0000
 chip_core/net11477                                            0.0000
 chip_core/housekeeping/_2343_                                -0.0000
 chip_core/net11476                                           -0.0000
 chip_core/net11475                                            0.0000
 chip_core/housekeeping/net3335                                0.0000
 chip_core/net11474                                            0.0000
 chip_core/_02679_                                            -0.0000
 chip_core/housekeeping/_1832_                                -0.0000
 chip_core/net11473                                           -0.0000
 chip_core/housekeeping/_2330_                                -0.0000
 chip_core/net11472                                            0.0000
 chip_core/net11468                                            0.0000
 chip_core/housekeeping/_2270_                                -0.0000
 chip_core/housekeeping/_2057_                                -0.0000
 chip_core/net11467                                            0.0000
 chip_core/_09221_                                            -0.0000
 chip_core/net11466                                            0.0000
 chip_core/net11462                                           -0.0000
 chip_core/mprj/mprj/net446                                   -0.0000
 chip_core/net974                                             -0.0000
 chip_core/net950                                             -0.0000
 chip_core/net11459                                            0.0000
 chip_core/net11458                                           -0.0000
 chip_core/net11452                                           -0.0000
 chip_core/net11451                                            0.0000
 chip_core/net11450                                            0.0000
 chip_core/net11449                                           -0.0000
 chip_core/net7615                                             0.0000
 chip_core/net11446                                            0.0000
 chip_core/_09492_                                             0.0000
 chip_core/net11441                                            0.0000
 chip_core/_01202_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/net11440                                           -0.0000
 chip_core/_03505_                                             0.0000
 chip_core/_09480_                                             0.0000
 chip_core/net11439                                            0.0000
 chip_core/net11435                                            0.0000
 chip_core/net11430                                           -0.0000
 chip_core/net11429                                           -0.0000
 chip_core/net11427                                            0.0000
 chip_core/_09426_                                            -0.0000
 chip_core/net11426                                           -0.0000
 chip_core/net11425                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN_buf  -0.0000
 chip_core/net11421                                            0.0000
 chip_core/_03503_                                            -0.0000
 chip_core/net11418                                            0.0000
 chip_core/net11415                                            0.0000
 chip_core/net11414                                            0.0000
 chip_core/net11413                                            0.0000
 chip_core/net11406                                            0.0000
 chip_core/net11401                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/net2451                                            -0.0000
 chip_core/net1091                                            -0.0000
 chip_core/net1090                                            -0.0000
 chip_core/_03501_                                             0.0000
 chip_core/_10937_                                            -0.0000
 chip_core/housekeeping/_0385_                                -0.0000
 chip_core/housekeeping/_2083_                                 0.0000
 chip_core/housekeeping/_2081_                                -0.0000
 chip_core/housekeeping/_2134_                                -0.0000
 chip_core/housekeeping/_2342_                                 0.0000
 chip_core/housekeeping/_2186_                                 0.0000
 chip_core/housekeeping/_2078_                                -0.0000
 chip_core/housekeeping/_2077_                                -0.0000
 chip_core/housekeeping/_2289_                                -0.0000
 chip_core/housekeeping/_2075_                                -0.0000
 chip_core/net6195                                            -0.0000
 chip_core/housekeeping/_2069_                                 0.0000
 chip_core/housekeeping/_2068_                                -0.0000
 chip_core/housekeeping/_2067_                                -0.0000
 chip_core/housekeeping/_2066_                                -0.0000
 chip_core/housekeeping/_2328_                                -0.0000
 chip_core/housekeeping/_2265_                                 0.0000
 chip_core/_04128_                                            -0.0000
 chip_core/_14482_                                            -0.0000
 chip_core/_04122_                                            -0.0000
 chip_core/_14361_                                             0.0000
 chip_core/net11399                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 chip_core/net978                                             -0.0000
 chip_core/net977                                             -0.0000
 chip_core/net11395                                           -0.0000
 chip_core/net951                                             -0.0000
 chip_core/net11392                                            0.0000
 chip_core/net11389                                           -0.0000
 chip_core/net11387                                            0.0000
 chip_core/net11583                                           -0.0000
 chip_core/net11385                                            0.0000
 chip_core/net11386                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/net11380                                           -0.0000
 chip_core/net11379                                           -0.0000
 chip_core/net11375                                            0.0000
 chip_core/net11374                                            0.0000
 chip_core/net11373                                            0.0000
 chip_core/_02637_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/net11370                                            0.0000
 chip_core/net11369                                            0.0000
 chip_core/_09063_                                            -0.0000
 chip_core/net11367                                            0.0000
 chip_core/net11365                                            0.0000
 chip_core/_09479_                                             0.0000
 chip_core/net11363                                            0.0000
 chip_core/net11361                                            0.0000
 chip_core/net11358                                           -0.0000
 chip_core/net11357                                            0.0000
 chip_core/net11355                                           -0.0000
 chip_core/_08804_                                             0.0000
 chip_core/net11354                                           -0.0000
 chip_core/net11351                                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[3].A          -0.0000
 chip_core/net11086                                            0.0000
 chip_core/net11347                                            0.0000
 chip_core/net11346                                            0.0000
 chip_core/net11344                                            0.0000
 chip_core/_13853_                                             0.0000
 chip_core/net11343                                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 chip_core/net11342                                           -0.0000
 chip_core/net11341                                            0.0000
 chip_core/net11337                                           -0.0000
 chip_core/_02205_                                            -0.0000
 chip_core/net11336                                            0.0000
 chip_core/_09107_                                             0.0000
 chip_core/net11331                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[29].X         -0.0000
 chip_core/net11328                                            0.0000
 chip_core/_12754_                                            -0.0000
 chip_core/net11326                                           -0.0000
 chip_core/net11320                                           -0.0000
 chip_core/net11319                                           -0.0000
 chip_core/net1088                                            -0.0000
 chip_core/net11316                                            0.0000
 chip_core/net1039                                            -0.0000
 chip_core/_03829_                                             0.0000
 chip_core/net11314                                            0.0000
 chip_core/net11312                                           -0.0000
 chip_core/net11310                                            0.0000
 chip_core/_14374_                                            -0.0000
 chip_core/net11309                                           -0.0000
 chip_core/net11308                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[24].X  -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[11].A         -0.0000
 chip_core/net11307                                            0.0000
 chip_core/housekeeping/_2255_                                -0.0000
 chip_core/net11306                                           -0.0000
 chip_core/housekeeping/_2140_                                -0.0000
 chip_core/net11305                                            0.0000
 chip_core/housekeeping/_2195_                                -0.0000
 chip_core/net11302                                            0.0000
 chip_core/housekeeping/_1330_                                -0.0000
 chip_core/housekeeping/_2076_                                 0.0000
 chip_core/_02607_                                            -0.0000
 chip_core/net3300                                            -0.0000
 chip_core/net6098                                             0.0000
 chip_core/net6093                                            -0.0000
 chip_core/net6090                                            -0.0000
 chip_core/net6084                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 chip_core/_07756_                                             0.0000
 chip_core/_07754_                                             0.0000
 chip_core/net3974                                            -0.0000
 chip_core/net3967                                            -0.0000
 chip_core/_14479_                                            -0.0000
 chip_core/net6048                                             0.0000
 chip_core/_07746_                                             0.0000
 chip_core/net963                                             -0.0000
 chip_core/_07745_                                             0.0000
 chip_core/net954                                             -0.0000
 chip_core/net3958                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 chip_core/net2319                                            -0.0000
 chip_core/_07742_                                            -0.0000
 chip_core/_14477_                                            -0.0000
 chip_core/net6026                                             0.0000
 chip_core/_13893_                                             0.0000
 chip_core/_13890_                                             0.0000
 chip_core/net6018                                             0.0000
 chip_core/net6008                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 chip_core/net6210                                            -0.0000
 chip_core/net3708                                             0.0000
 chip_core/net11298                                           -0.0000
 chip_core/_02795_                                            -0.0000
 chip_core/net3585                                            -0.0000
 chip_core/net11296                                            0.0000
 chip_core/net11291                                            0.0000
 chip_core/net11290                                            0.0000
 chip_core/net11285                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/net11283                                            0.0000
 chip_core/net12674                                            0.0000
 chip_core/net11281                                            0.0000
 chip_core/net11279                                            0.0000
 chip_core/net11278                                           -0.0000
 chip_core/net11274                                           -0.0000
 chip_core/net11273                                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/net11272                                           -0.0000
 chip_core/net11271                                           -0.0000
 chip_core/net11266                                            0.0000
 chip_core/net4449                                             0.0000
 chip_core/net11262                                           -0.0000
 chip_core/_00481_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/net11259                                            0.0000
 chip_core/net11258                                            0.0000
 chip_core/net11256                                           -0.0000
 chip_core/_14290_                                            -0.0000
 chip_core/net11255                                           -0.0000
 chip_core/net11253                                           -0.0000
 chip_core/_01394_                                            -0.0000
 chip_core/net11249                                            0.0000
 chip_core/net11248                                            0.0000
 chip_core/net11247                                            0.0000
 chip_core/net11245                                            0.0000
 chip_core/_00160_                                            -0.0000
 chip_core/_14284_                                            -0.0000
 chip_core/net11241                                            0.0000
 chip_core/net11239                                            0.0000
 chip_core/_02776_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 chip_core/net2243                                            -0.0000
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[23]        -0.0000
 chip_core/net11235                                            0.0000
 chip_core/net11234                                            0.0000
 chip_core/net11233                                           -0.0000
 chip_core/net11228                                           -0.0000
 chip_core/net3059                                            -0.0000
 chip_core/net11224                                           -0.0000
 chip_core/_00150_                                            -0.0000
 chip_core/net11223                                           -0.0000
 chip_core/_00149_                                             0.0000
 chip_core/net11217                                            0.0000
 chip_core/net11216                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 chip_core/net11214                                            0.0000
 chip_core/net11212                                           -0.0000
 chip_core/net11210                                            0.0000
 chip_core/net11205                                            0.0000
 chip_core/net11201                                            0.0000
 chip_core/_10918_                                            -0.0000
 chip_core/_10916_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 chip_core/net1099                                             0.0000
 chip_core/net1096                                            -0.0000
 chip_core/net1093                                            -0.0000
 chip_core/net1040                                            -0.0000
 chip_core/_10913_                                            -0.0000
 chip_core/housekeeping/net2539                                0.0000
 chip_core/housekeeping/net1993                                0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[28].X  -0.0000
 chip_core/housekeeping/net2400                                0.0000
 chip_core/net11199                                            0.0000
 chip_core/net11198                                            0.0000
 chip_core/net11195                                            0.0000
 chip_core/housekeeping/_2338_                                -0.0000
 chip_core/net11191                                            0.0000
 chip_core/net11188                                            0.0000
 chip_core/housekeeping/_1329_                                -0.0000
 chip_core/net11182                                           -0.0000
 chip_core/net11180                                           -0.0000
 chip_core/housekeeping/_2050_                                 0.0000
 chip_core/housekeeping/net1519                                0.0000
 chip_core/net11177                                            0.0000
 chip_core/net11173                                            0.0000
 chip_core/net11171                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[20].A          0.0000
 chip_core/_09653_                                             0.0000
 chip_core/net11170                                            0.0000
 chip_core/net11163                                           -0.0000
 chip_core/net11162                                           -0.0000
 chip_core/net11153                                            0.0000
 chip_core/net11150                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/_12880_                                            -0.0000
 chip_core/net11137                                            0.0000
 chip_core/net960                                             -0.0000
 chip_core/net959                                             -0.0000
 chip_core/net955                                             -0.0000
 chip_core/net11134                                           -0.0000
 chip_core/net944                                             -0.0000
 chip_core/_09621_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN_buf  -0.0000
 chip_core/net11120                                           -0.0000
 chip_core/net11119                                            0.0000
 chip_core/net11118                                            0.0000
 chip_core/net11116                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 chip_core/net11112                                            0.0000
 chip_core/_13884_                                            -0.0000
 chip_core/_13881_                                            -0.0000
 chip_core/net11109                                            0.0000
 chip_core/net11105                                            0.0000
 chip_core/net6371                                             0.0000
 chip_core/_02320_                                            -0.0000
 chip_core/_03290_                                            -0.0000
 chip_core/net7994                                            -0.0000
 chip_core/_03278_                                             0.0000
 chip_core/net7990                                            -0.0000
 chip_core/_15081_                                            -0.0000
 chip_core/net3830                                             0.0000
 chip_core/net7988                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[15].X  -0.0000
 chip_core/mprj/mprj/net432                                   -0.0000
 chip_core/net7971                                            -0.0000
 chip_core/net3789                                            -0.0000
 chip_core/net7968                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/net7965                                            -0.0000
 chip_core/net7963                                             0.0000
 chip_core/net7960                                            -0.0000
 chip_core/_02099_                                            -0.0000
 chip_core/_10902_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 chip_core/net7951                                             0.0000
 chip_core/net3765                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net7948                                             0.0000
 chip_core/net7947                                             0.0000
 chip_core/_10901_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/_14937_                                            -0.0000
 chip_core/net7935                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 chip_core/_10900_                                            -0.0000
 chip_core/_08964_                                             0.0000
 chip_core/net7934                                             0.0000
 chip_core/net7932                                             0.0000
 chip_core/_08957_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/_04931_                                            -0.0000
 chip_core/net3736                                            -0.0000
 chip_core/net7919                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 chip_core/_00146_                                            -0.0000
 chip_core/net7912                                             0.0000
 chip_core/net5966                                            -0.0000
 chip_core/net7906                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/net7901                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net3702                                            -0.0000
 chip_core/_14453_                                            -0.0000
 chip_core/_14033_                                            -0.0000
 chip_core/_07605_                                             0.0000
 chip_core/net11099                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/_12735_                                            -0.0000
 chip_core/_12728_                                            -0.0000
 chip_core/net11098                                           -0.0000
 chip_core/net1055                                            -0.0000
 chip_core/net1054                                            -0.0000
 chip_core/net1033                                            -0.0000
 chip_core/_02489_                                            -0.0000
 chip_core/net1032                                            -0.0000
 chip_core/net11085                                           -0.0000
 chip_core/net11080                                            0.0000
 chip_core/net11077                                           -0.0000
 chip_core/net11074                                            0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 chip_core/housekeeping/_2360_                                -0.0000
 chip_core/housekeeping/_1930_                                -0.0000
 chip_core/net11070                                            0.0000
 chip_core/housekeeping/_1039_                                -0.0000
 chip_core/housekeeping/net1437                               -0.0000
 chip_core/housekeeping/_1296_                                -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net897                                -0.0000
 chip_core/housekeeping/net879                                 0.0000
 chip_core/housekeeping/net876                                -0.0000
 chip_core/housekeeping/net829                                -0.0000
 chip_core/_05134_                                            -0.0000
 chip_core/housekeeping/_1919_                                 0.0000
 chip_core/net7898                                            -0.0000
 chip_core/_00599_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[17].X  -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[6].A  -0.0000
 chip_core/_04923_                                            -0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_INSTRUCTION[8]  -0.0000
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[22]         0.0000
 chip_core/housekeeping/net1268                                0.0000
 chip_core/housekeeping/_1593_                                -0.0000
 chip_core/housekeeping/_1592_                                -0.0000
 chip_core/housekeeping/net673                                -0.0000
 chip_core/net7889                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net642                                -0.0000
 chip_core/housekeeping/net635                                -0.0000
 chip_core/housekeeping/net1193                               -0.0000
 chip_core/housekeeping/net1183                               -0.0000
 chip_core/housekeeping/net1157                               -0.0000
 chip_core/net7880                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/housekeeping/_0999_                                -0.0000
 chip_core/housekeeping/net1113                               -0.0000
 chip_core/housekeeping/net1100                               -0.0000
 chip_core/housekeeping/net1671                                0.0000
 chip_core/housekeeping/net569                                 0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_1209_                                -0.0000
 chip_core/housekeeping/net1069                               -0.0000
 chip_core/net7874                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1536                                0.0000
 chip_core/net7870                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/_03163_                                            -0.0000
 chip_core/_10312_                                             0.0000
 chip_core/net964                                             -0.0000
 chip_core/net961                                             -0.0000
 chip_core/net956                                             -0.0000
 chip_core/net945                                             -0.0000
 chip_core/net7846                                            -0.0000
 chip_core/_12873_                                             0.0000
 chip_core/_12872_                                            -0.0000
 chip_core/net7845                                            -0.0000
 chip_core/_12867_                                            -0.0000
 chip_core/net7835                                             0.0000
 chip_core/net7834                                             0.0000
 chip_core/_00576_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/net7827                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net7821                                             0.0000
 chip_core/net7820                                             0.0000
 chip_core/_10135_                                             0.0000
 chip_core/net7819                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/_10132_                                            -0.0000
 chip_core/_08766_                                             0.0000
 chip_core/net7811                                             0.0000
 chip_core/_10123_                                             0.0000
 chip_core/net7807                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/_13883_                                            -0.0000
 chip_core/_01369_                                            -0.0000
 chip_core/_12831_                                            -0.0000
 chip_core/net7795                                             0.0000
 chip_core/_12978_                                            -0.0000
 chip_core/net7789                                             0.0000
 chip_core/net7784                                             0.0000
 chip_core/net7782                                            -0.0000
 chip_core/_05121_                                            -0.0000
 chip_core/net7777                                            -0.0000
 chip_core/_01180_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/net3496                                            -0.0000
 chip_core/_14860_                                            -0.0000
 chip_core/net7773                                            -0.0000
 chip_core/net7770                                            -0.0000
 chip_core/net7767                                            -0.0000
 chip_core/net7765                                            -0.0000
 chip_core/net7764                                            -0.0000
 chip_core/_10234_                                             0.0000
 chip_core/net7510                                            -0.0000
 chip_core/net7758                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net7751                                            -0.0000
 chip_core/_13541_                                            -0.0000
 chip_core/net7743                                            -0.0000
 chip_core/net7735                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net7734                                             0.0000
 chip_core/net7731                                            -0.0000
 chip_core/net7723                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net7715                                            -0.0000
 chip_core/net7714                                             0.0000
 chip_core/net15059                                            0.0000
 chip_core/net15056                                           -0.0000
 chip_core/net15055                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[14].X  -0.0000
 chip_core/net15047                                            0.0000
 chip_core/net15046                                           -0.0000
 chip_core/_02821_                                            -0.0000
 chip_core/net15043                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_12248_                                            -0.0000
 chip_core/net15039                                            0.0000
 chip_core/net15037                                            0.0000
 chip_core/net15035                                           -0.0000
 chip_core/net15034                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/net15032                                            0.0000
 chip_core/net15031                                           -0.0000
 chip_core/net15030                                            0.0000
 chip_core/net15028                                            0.0000
 chip_core/net15027                                            0.0000
 chip_core/net15025                                            0.0000
 chip_core/net15023                                           -0.0000
 chip_core/net15022                                            0.0000
 chip_core/net15021                                           -0.0000
 chip_core/net4285                                             0.0000
 chip_core/net15020                                            0.0000
 chip_core/net15018                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/_05119_                                            -0.0000
 chip_core/net15016                                            0.0000
 chip_core/net15015                                            0.0000
 chip_core/_02183_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net15013                                           -0.0000
 chip_core/net15012                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/net15009                                           -0.0000
 chip_core/_09996_                                             0.0000
 chip_core/net15008                                           -0.0000
 chip_core/net15007                                           -0.0000
 chip_core/_09158_                                            -0.0000
 chip_core/net15003                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/net15001                                           -0.0000
 chip_core/_07269_                                            -0.0000
 chip_core/_07268_                                            -0.0000
 chip_core/net15000                                            0.0000
 chip_core/net7698                                            -0.0000
 chip_core/net7691                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/net3488                                            -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr[20]   0.0000
 chip_core/_03709_                                            -0.0000
 chip_core/_09556_                                             0.0000
 chip_core/net7679                                             0.0000
 chip_core/_01965_                                             0.0000
 chip_core/_10085_                                             0.0000
 chip_core/_10078_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_02588_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/net5815                                            -0.0000
 chip_core/net7665                                             0.0000
 chip_core/net7657                                             0.0000
 chip_core/_02585_                                            -0.0000
 chip_core/net7654                                            -0.0000
 chip_core/net7653                                             0.0000
 chip_core/net7648                                            -0.0000
 chip_core/net7646                                            -0.0000
 chip_core/net7644                                            -0.0000
 chip_core/_01956_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/_09926_                                            -0.0000
 chip_core/net7640                                             0.0000
 chip_core/net5539                                             0.0000
 chip_core/net3459                                            -0.0000
 chip_core/net14908                                           -0.0000
 chip_core/net7634                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 chip_core/net5499                                            -0.0000
 chip_core/net1250                                            -0.0000
 chip_core/net1204                                            -0.0000
 chip_core/net5369                                             0.0000
 chip_core/net5324                                            -0.0000
 chip_core/net7629                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/net1101                                            -0.0000
 chip_core/net7626                                            -0.0000
 chip_core/_12726_                                            -0.0000
 chip_core/net7624                                             0.0000
 chip_core/net1056                                            -0.0000
 chip_core/net1051                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net7614                                            -0.0000
 chip_core/net7610                                            -0.0000
 chip_core/net7605                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/net7602                                             0.0000
 chip_core/net7601                                             0.0000
 chip_core/_01940_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/housekeeping/net2074                                0.0000
 chip_core/housekeeping/net2063                                0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 chip_core/housekeeping/net2032                                0.0000
 chip_core/housekeeping/net2027                                0.0000
 chip_core/housekeeping/net976                                -0.0000
 chip_core/housekeeping/net2560                               -0.0000
 chip_core/housekeeping/net952                                -0.0000
 chip_core/housekeeping/net2538                                0.0000
 chip_core/housekeeping/net2529                                0.0000
 chip_core/housekeeping/net2511                                0.0000
 chip_core/net7593                                             0.0000
 chip_core/housekeeping/net3096                                0.0000
 chip_core/net7575                                             0.0000
 chip_core/housekeeping/net2503                                0.0000
 chip_core/housekeeping/_2049_                                 0.0000
 chip_core/housekeeping/net3078                                0.0000
 chip_core/net7572                                            -0.0000
 chip_core/housekeeping/net3069                                0.0000
 chip_core/housekeeping/net3018                               -0.0000
 chip_core/housekeeping/net3016                                0.0000
 chip_core/housekeeping/_1827_                                -0.0000
 chip_core/net7570                                            -0.0000
 chip_core/net7566                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 chip_core/housekeeping/_0973_                                -0.0000
 chip_core/housekeeping/net1989                                0.0000
 chip_core/housekeeping/net1974                               -0.0000
 chip_core/housekeeping/net1959                               -0.0000
 chip_core/housekeeping/net1940                               -0.0000
 chip_core/housekeeping/net1931                                0.0000
 chip_core/net3375                                            -0.0000
 chip_core/housekeeping/_0654_                                -0.0000
 chip_core/net7558                                             0.0000
 chip_core/net7553                                            -0.0000
 chip_core/housekeeping/net2486                                0.0000
 chip_core/housekeeping/net2483                                0.0000
 chip_core/housekeeping/net2470                                0.0000
 chip_core/net7551                                            -0.0000
 chip_core/housekeeping/_2097_                                 0.0000
 chip_core/housekeeping/net2461                                0.0000
 chip_core/housekeeping/net2458                                0.0000
 chip_core/housekeeping/net840                                -0.0000
 chip_core/net7543                                            -0.0000
 chip_core/housekeeping/net2414                                0.0000
 chip_core/housekeeping/net807                                -0.0000
 chip_core/net7529                                             0.0000
 chip_core/housekeeping/net2954                                0.0000
 chip_core/net7528                                             0.0000
 chip_core/housekeeping/net2921                                0.0000
 chip_core/housekeeping/_1181_                                -0.0000
 chip_core/housekeeping/net2916                                0.0000
 chip_core/net7524                                            -0.0000
 chip_core/housekeeping/net1339                                0.0000
 chip_core/housekeeping/net1329                               -0.0000
 chip_core/housekeeping/net1886                                0.0000
 chip_core/net7520                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/_11249_                                             0.0000
 chip_core/housekeeping/net1872                               -0.0000
 chip_core/housekeeping/_0649_                                 0.0000
 chip_core/net7514                                            -0.0000
 chip_core/housekeeping/_1863_                                -0.0000
 chip_core/housekeeping/net2399                                0.0000
 chip_core/housekeeping/net791                                -0.0000
 chip_core/net7505                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1805                                0.0000
 chip_core/housekeeping/net2373                                0.0000
 chip_core/net7501                                             0.0000
 chip_core/housekeeping/net727                                -0.0000
 chip_core/housekeeping/net2322                                0.0000
 chip_core/net12753                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net12752                                            0.0000
 chip_core/net12751                                           -0.0000
 chip_core/net12748                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2834                               -0.0000
 chip_core/net12746                                           -0.0000
 chip_core/housekeeping/net2828                               -0.0000
 chip_core/housekeeping/net2825                                0.0000
 chip_core/net12744                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net12743                                            0.0000
 chip_core/housekeeping/net2819                               -0.0000
 chip_core/net12742                                           -0.0000
 chip_core/housekeeping/_1229_                                -0.0000
 chip_core/net12740                                           -0.0000
 chip_core/housekeeping/net1799                                0.0000
 chip_core/housekeeping/_1010_                                -0.0000
 chip_core/net12737                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[3].X  -0.0000
 chip_core/net12734                                           -0.0000
 chip_core/housekeeping/net3322                                0.0000
 chip_core/net12733                                            0.0000
 chip_core/net12731                                            0.0000
 chip_core/_02525_                                             0.0000
 chip_core/housekeeping/net2283                                0.0000
 chip_core/housekeeping/net2277                               -0.0000
 chip_core/net12727                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net671                                -0.0000
 chip_core/housekeeping/net2274                                0.0000
 chip_core/housekeeping/net652                                -0.0000
 chip_core/net12724                                            0.0000
 chip_core/housekeeping/net648                                -0.0000
 chip_core/net12718                                            0.0000
 chip_core/net12717                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/net12713                                           -0.0000
 chip_core/housekeeping/net606                                -0.0000
 chip_core/net12712                                           -0.0000
 chip_core/net12711                                           -0.0000
 chip_core/housekeeping/net2772                               -0.0000
 chip_core/housekeeping/net2756                                0.0000
 chip_core/housekeeping/net2753                                0.0000
 chip_core/housekeeping/net2736                                0.0000
 chip_core/net12710                                           -0.0000
 chip_core/net12709                                            0.0000
 chip_core/housekeeping/net1190                               -0.0000
 chip_core/net12706                                            0.0000
 chip_core/housekeeping/net3293                                0.0000
 chip_core/net12704                                           -0.0000
 chip_core/net12703                                           -0.0000
 chip_core/housekeeping/net1154                               -0.0000
 chip_core/housekeeping/net3279                                0.0000
 chip_core/net12701                                            0.0000
 chip_core/housekeeping/net1123                               -0.0000
 chip_core/net7499                                            -0.0000
 chip_core/_02513_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[3].X  -0.0000
 chip_core/housekeeping/net1628                                0.0000
 chip_core/housekeeping/net1617                               -0.0000
 chip_core/housekeeping/net2199                                0.0000
 chip_core/net7496                                             0.0000
 chip_core/housekeeping/net1605                                0.0000
 chip_core/housekeeping/net2180                                0.0000
 chip_core/net7489                                             0.0000
 chip_core/housekeeping/net2165                                0.0000
 chip_core/housekeeping/net2159                               -0.0000
 chip_core/housekeeping/net553                                -0.0000
 chip_core/housekeeping/net2156                                0.0000
 chip_core/net7485                                            -0.0000
 chip_core/housekeeping/net2127                                0.0000
 chip_core/net7479                                             0.0000
 chip_core/housekeeping/net2690                                0.0000
 chip_core/housekeeping/net2107                                0.0000
 chip_core/net7476                                            -0.0000
 chip_core/net810                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2677                                0.0000
 chip_core/housekeeping/_2219_                                -0.0000
 chip_core/housekeeping/net2651                               -0.0000
 chip_core/housekeeping/net2644                                0.0000
 chip_core/net7473                                            -0.0000
 chip_core/housekeeping/net1082                               -0.0000
 chip_core/housekeeping/net2616                               -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net3177                               -0.0000
 chip_core/housekeeping/net3169                                0.0000
 chip_core/housekeeping/net1039                               -0.0000
 chip_core/net7450                                            -0.0000
 chip_core/housekeeping/_2055_                                -0.0000
 chip_core/net7443                                            -0.0000
 chip_core/net7437                                            -0.0000
 chip_core/net7436                                             0.0000
 chip_core/_01243_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/housekeeping/net1588                                0.0000
 chip_core/net7434                                             0.0000
 chip_core/housekeeping/net1576                                0.0000
 chip_core/housekeeping/net1573                               -0.0000
 chip_core/housekeeping/net1570                               -0.0000
 chip_core/net7429                                            -0.0000
 chip_core/housekeeping/net3119                               -0.0000
 chip_core/housekeeping/net3107                                0.0000
 chip_core/net674                                             -0.0000
 chip_core/housekeeping/net1539                                0.0000
 chip_core/net673                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/net7418                                             0.0000
 chip_core/net672                                             -0.0000
 chip_core/net670                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/_09222_                                            -0.0000
 chip_core/net12698                                            0.0000
 chip_core/net12697                                            0.0000
 chip_core/net12696                                            0.0000
 chip_core/net666                                             -0.0000
 chip_core/net654                                             -0.0000
 chip_core/net12692                                           -0.0000
 chip_core/net653                                             -0.0000
 chip_core/net968                                             -0.0000
 chip_core/net948                                             -0.0000
 chip_core/_12878_                                            -0.0000
 chip_core/_12877_                                             0.0000
 chip_core/net12689                                            0.0000
 chip_core/net12688                                            0.0000
 chip_core/net645                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[4].A   0.0000
 chip_core/net49                                               0.0000
 chip_core/_11273_                                            -0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_INSTRUCTION[7]   0.0000
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[20]        -0.0000
 chip_core/net12687                                           -0.0000
 chip_core/_14334_                                            -0.0000
 chip_core/net12685                                           -0.0000
 chip_core/net630                                             -0.0000
 chip_core/net12683                                            0.0000
 chip_core/net625                                              0.0000
 chip_core/net12680                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/net12679                                           -0.0000
 chip_core/net12678                                            0.0000
 chip_core/net12677                                           -0.0000
 chip_core/net12675                                            0.0000
 chip_core/_13899_                                             0.0000
 chip_core/net12673                                            0.0000
 chip_core/net12672                                           -0.0000
 chip_core/_02272_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/_01652_                                            -0.0000
 chip_core/net12670                                            0.0000
 chip_core/_12848_                                            -0.0000
 chip_core/net12669                                            0.0000
 chip_core/net12667                                           -0.0000
 chip_core/net12665                                           -0.0000
 chip_core/net12664                                            0.0000
 chip_core/_01649_                                            -0.0000
 chip_core/net12663                                            0.0000
 chip_core/net12662                                           -0.0000
 chip_core/net592                                             -0.0000
 chip_core/_13885_                                            -0.0000
 chip_core/_13882_                                            -0.0000
 chip_core/net12661                                            0.0000
 chip_core/net12654                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/_12062_                                            -0.0000
 chip_core/net12652                                            0.0000
 chip_core/net12651                                            0.0000
 chip_core/net12650                                            0.0000
 chip_core/net12644                                           -0.0000
 chip_core/net12640                                           -0.0000
 chip_core/net12639                                            0.0000
 chip_core/net12636                                           -0.0000
 chip_core/net12634                                            0.0000
 chip_core/net12633                                            0.0000
 chip_core/net12631                                            0.0000
 chip_core/net12630                                            0.0000
 chip_core/net12629                                            0.0000
 chip_core/net12627                                            0.0000
 chip_core/net12624                                            0.0000
 chip_core/net12623                                            0.0000
 chip_core/net12622                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_12049_                                            -0.0000
 chip_core/_14855_                                            -0.0000
 chip_core/net12620                                            0.0000
 chip_core/net12617                                            0.0000
 chip_core/net12615                                           -0.0000
 chip_core/net12614                                           -0.0000
 chip_core/net12613                                           -0.0000
 chip_core/net12611                                            0.0000
 chip_core/net12610                                           -0.0000
 chip_core/net12608                                           -0.0000
 chip_core/net12607                                            0.0000
 chip_core/net12606                                            0.0000
 chip_core/net12605                                           -0.0000
 chip_core/net12602                                            0.0000
 chip_core/_14810_                                             0.0000
 chip_core/net12600                                            0.0000
 chip_core/net7393                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net3053                                            -0.0000
 chip_core/net7379                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/net7372                                             0.0000
 chip_core/net7362                                            -0.0000
 chip_core/net7359                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 chip_core/net7355                                            -0.0000
 chip_core/_14574_                                             0.0000
 chip_core/net7342                                             0.0000
 chip_core/net7339                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/_15191_                                            -0.0000
 chip_core/_00761_                                             0.0000
 chip_core/_14986_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net7309                                             0.0000
 chip_core/_15189_                                            -0.0000
 chip_core/net7305                                            -0.0000
 chip_core/net12598                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 chip_core/_12039_                                            -0.0000
 chip_core/net12591                                            0.0000
 chip_core/net12588                                            0.0000
 chip_core/net12585                                            0.0000
 chip_core/net12582                                            0.0000
 chip_core/net4404                                             0.0000
 chip_core/net12580                                            0.0000
 chip_core/_00750_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/net12576                                            0.0000
 chip_core/net12575                                           -0.0000
 chip_core/net12574                                            0.0000
 chip_core/net12572                                            0.0000
 chip_core/net12570                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net12569                                            0.0000
 chip_core/net12567                                            0.0000
 chip_core/net12566                                            0.0000
 chip_core/_08947_                                             0.0000
 chip_core/net12564                                            0.0000
 chip_core/net12562                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/net12560                                            0.0000
 chip_core/net12559                                           -0.0000
 chip_core/net4094                                            -0.0000
 chip_core/net12558                                            0.0000
 chip_core/net12555                                            0.0000
 chip_core/net12554                                           -0.0000
 chip_core/net12553                                            0.0000
 chip_core/net12552                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net12547                                           -0.0000
 chip_core/_02622_                                            -0.0000
 chip_core/net12545                                            0.0000
 chip_core/net12543                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net12542                                           -0.0000
 chip_core/net12540                                            0.0000
 chip_core/net12537                                           -0.0000
 chip_core/net12536                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net12530                                            0.0000
 chip_core/net12529                                           -0.0000
 chip_core/net12528                                            0.0000
 chip_core/_01351_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net12519                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net12514                                            0.0000
 chip_core/net12513                                           -0.0000
 chip_core/net12510                                            0.0000
 chip_core/net12509                                            0.0000
 chip_core/net12508                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net1322                                            -0.0000
 chip_core/net1320                                            -0.0000
 chip_core/net12506                                           -0.0000
 chip_core/net12505                                            0.0000
 chip_core/net12501                                           -0.0000
 chip_core/net12500                                            0.0000
 chip_core/net1260                                            -0.0000
 chip_core/net1254                                            -0.0000
 chip_core/net1248                                            -0.0000
 chip_core/net1247                                            -0.0000
 chip_core/net7296                                            -0.0000
 chip_core/net7294                                             0.0000
 chip_core/_02391_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net7271                                             0.0000
 chip_core/net7269                                             0.0000
 chip_core/net7247                                             0.0000
 chip_core/net1048                                            -0.0000
 chip_core/net1043                                            -0.0000
 chip_core/net1042                                            -0.0000
 chip_core/net7245                                             0.0000
 chip_core/net7226                                             0.0000
 chip_core/net1037                                            -0.0000
 chip_core/net1018                                            -0.0000
 chip_core/net7219                                             0.0000
 chip_core/net7205                                            -0.0000
 chip_core/net7204                                             0.0000
 chip_core/housekeeping/net2098                                0.0000
 chip_core/housekeeping/net1507                               -0.0000
 chip_core/housekeeping/net2082                               -0.0000
 chip_core/net12496                                            0.0000
 chip_core/_00495_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 chip_core/_12032_                                            -0.0000
 chip_core/net12490                                           -0.0000
 chip_core/housekeeping/_0668_                                 0.0000
 chip_core/housekeeping/net2057                                0.0000
 chip_core/net12489                                           -0.0000
 chip_core/net12485                                           -0.0000
 chip_core/net12484                                            0.0000
 chip_core/housekeeping/net2035                                0.0000
 chip_core/housekeeping/_0240_                                -0.0000
 chip_core/housekeeping/net2599                                0.0000
 chip_core/net12479                                           -0.0000
 chip_core/_00485_                                             0.0000
 chip_core/housekeeping/net2012                                0.0000
 chip_core/housekeeping/net2590                                0.0000
 chip_core/housekeeping/net2006                                0.0000
 chip_core/housekeeping/net2581                                0.0000
 chip_core/net12477                                           -0.0000
 chip_core/_00484_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2578                                0.0000
 chip_core/housekeeping/_0508_                                -0.0000
 chip_core/housekeeping/net2572                                0.0000
 chip_core/housekeeping/_0507_                                -0.0000
 chip_core/housekeeping/net2563                                0.0000
 chip_core/housekeeping/net2554                                0.0000
 chip_core/net12470                                           -0.0000
 chip_core/net12468                                            0.0000
 chip_core/net12467                                           -0.0000
 chip_core/net12466                                            0.0000
 chip_core/net12465                                            0.0000
 chip_core/housekeeping/net2524                                0.0000
 chip_core/net12463                                           -0.0000
 chip_core/net12462                                           -0.0000
 chip_core/housekeeping/net2517                                0.0000
 chip_core/net12461                                           -0.0000
 chip_core/housekeeping/_0502_                                -0.0000
 chip_core/housekeeping/net3090                                0.0000
 chip_core/net12460                                            0.0000
 chip_core/net12459                                            0.0000
 chip_core/_09885_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net3087                                0.0000
 chip_core/housekeeping/net3084                                0.0000
 chip_core/net12456                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net3075                                0.0000
 chip_core/net12453                                            0.0000
 chip_core/housekeeping/_0710_                                -0.0000
 chip_core/housekeeping/net3052                                0.0000
 chip_core/net12451                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net3043                                0.0000
 chip_core/net12450                                           -0.0000
 chip_core/housekeeping/net1493                                0.0000
 chip_core/housekeeping/net3037                                0.0000
 chip_core/net12449                                            0.0000
 chip_core/net12446                                            0.0000
 chip_core/housekeeping/net3026                                0.0000
 chip_core/net12445                                           -0.0000
 chip_core/housekeeping/net3011                                0.0000
 chip_core/housekeeping/net3008                                0.0000
 chip_core/net12444                                            0.0000
 chip_core/net12443                                            0.0000
 chip_core/_00473_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[15].X         -0.0000
 chip_core/housekeeping/net3005                               -0.0000
 chip_core/housekeeping/net3002                                0.0000
 chip_core/housekeeping/_0972_                                -0.0000
 chip_core/net12440                                            0.0000
 chip_core/net12439                                            0.0000
 chip_core/housekeeping/net1980                                0.0000
 chip_core/housekeeping/net1951                                0.0000
 chip_core/net12438                                            0.0000
 chip_core/net12436                                            0.0000
 chip_core/housekeeping/_2359_                                 0.0000
 chip_core/housekeeping/net1934                                0.0000
 chip_core/net12432                                           -0.0000
 chip_core/housekeeping/net1925                                0.0000
 chip_core/housekeeping/_0655_                                -0.0000
 chip_core/net12430                                            0.0000
 chip_core/net12429                                            0.0000
 chip_core/housekeeping/net1919                               -0.0000
 chip_core/housekeeping/net1916                                0.0000
 chip_core/housekeeping/net1913                                0.0000
 chip_core/housekeeping/net2497                                0.0000
 chip_core/housekeeping/net1907                                0.0000
 chip_core/net12428                                            0.0000
 chip_core/net12427                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 chip_core/housekeeping/net2489                                0.0000
 chip_core/housekeeping/net2480                                0.0000
 chip_core/net12424                                           -0.0000
 chip_core/housekeeping/_0498_                                -0.0000
 chip_core/housekeeping/net2477                                0.0000
 chip_core/net12423                                            0.0000
 chip_core/net12418                                            0.0000
 chip_core/housekeeping/net2464                                0.0000
 chip_core/net12417                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/housekeeping/_0282_                                 0.0000
 chip_core/net12411                                            0.0000
 chip_core/housekeeping/net834                                -0.0000
 chip_core/net12408                                           -0.0000
 chip_core/net12406                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/housekeeping/net816                                 0.0000
 chip_core/net12405                                            0.0000
 chip_core/net12402                                           -0.0000
 chip_core/net7196                                             0.0000
 chip_core/_01089_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2984                                0.0000
 chip_core/housekeeping/net2403                                0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2975                               -0.0000
 chip_core/housekeeping/net2972                               -0.0000
 chip_core/housekeeping/_1186_                                -0.0000
 chip_core/housekeeping/net2967                                0.0000
 chip_core/housekeeping/net2936                                0.0000
 chip_core/housekeeping/net2933                               -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/housekeeping/_1182_                                -0.0000
 chip_core/housekeeping/net2927                               -0.0000
 chip_core/housekeeping/net1388                               -0.0000
 chip_core/housekeeping/net2913                                0.0000
 chip_core/housekeeping/_0175_                                -0.0000
 chip_core/net7128                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_0964_                                 0.0000
 chip_core/housekeeping/_0963_                                 0.0000
 chip_core/net7108                                            -0.0000
 chip_core/housekeeping/net1895                                0.0000
 chip_core/housekeeping/net1892                                0.0000
 chip_core/housekeeping/_0381_                                 0.0000
 chip_core/housekeeping/net1881                               -0.0000
 chip_core/net12399                                           -0.0000
 chip_core/net12398                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1878                               -0.0000
 chip_core/housekeeping/_1231_                                -0.0000
 chip_core/housekeeping/net1867                                0.0000
 chip_core/housekeeping/net1864                               -0.0000
 chip_core/housekeeping/net1861                                0.0000
 chip_core/net12393                                           -0.0000
 chip_core/housekeeping/_1075_                                 0.0000
 chip_core/housekeeping/net1841                                0.0000
 chip_core/net12392                                            0.0000
 chip_core/housekeeping/net1838                               -0.0000
 chip_core/housekeeping/_0279_                                 0.0000
 chip_core/net12390                                            0.0000
 chip_core/_02330_                                            -0.0000
 chip_core/housekeeping/_1862_                                 0.0000
 chip_core/net12385                                            0.0000
 chip_core/housekeeping/net1810                               -0.0000
 chip_core/net12382                                           -0.0000
 chip_core/net12381                                            0.0000
 chip_core/housekeeping/net2391                                0.0000
 chip_core/net12379                                            0.0000
 chip_core/net12375                                           -0.0000
 chip_core/_01071_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 chip_core/housekeeping/net2381                                0.0000
 chip_core/net12374                                            0.0000
 chip_core/housekeeping/net766                                -0.0000
 chip_core/net12372                                           -0.0000
 chip_core/net12370                                            0.0000
 chip_core/housekeeping/net2334                               -0.0000
 chip_core/net12368                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net12366                                            0.0000
 chip_core/net12365                                            0.0000
 chip_core/housekeeping/net2891                                0.0000
 chip_core/net12362                                            0.0000
 chip_core/housekeeping/_1332_                                 0.0000
 chip_core/net12360                                            0.0000
 chip_core/_13118_                                            -0.0000
 chip_core/net12359                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/housekeeping/_0691_                                -0.0000
 chip_core/housekeeping/_0325_                                 0.0000
 chip_core/housekeeping/net2866                                0.0000
 chip_core/housekeeping/net2863                               -0.0000
 chip_core/net12356                                            0.0000
 chip_core/housekeeping/_0324_                                 0.0000
 chip_core/housekeeping/net2855                               -0.0000
 chip_core/housekeeping/net2852                                0.0000
 chip_core/housekeeping/_2238_                                -0.0000
 chip_core/housekeeping/_0323_                                -0.0000
 chip_core/net12353                                           -0.0000
 chip_core/net12350                                            0.0000
 chip_core/net12349                                           -0.0000
 chip_core/housekeeping/net2837                                0.0000
 chip_core/net12348                                           -0.0000
 chip_core/housekeeping/net2814                                0.0000
 chip_core/housekeeping/net2811                                0.0000
 chip_core/net12347                                            0.0000
 chip_core/net12346                                            0.0000
 chip_core/housekeeping/net2806                                0.0000
 chip_core/housekeeping/_1228_                                -0.0000
 chip_core/housekeeping/_0163_                                -0.0000
 chip_core/net12344                                           -0.0000
 chip_core/net12342                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/housekeeping/_1226_                                -0.0000
 chip_core/net12340                                            0.0000
 chip_core/housekeeping/_0161_                                -0.0000
 chip_core/housekeeping/_0219_                                -0.0000
 chip_core/net12338                                           -0.0000
 chip_core/net12337                                            0.0000
 chip_core/housekeeping/_0216_                                -0.0000
 chip_core/net12336                                           -0.0000
 chip_core/housekeeping/net1770                               -0.0000
 chip_core/housekeeping/net3319                                0.0000
 chip_core/net12334                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1768                                0.0000
 chip_core/net12333                                            0.0000
 chip_core/housekeeping/net3305                                0.0000
 chip_core/net12330                                           -0.0000
 chip_core/net12329                                            0.0000
 chip_core/housekeeping/_0212_                                -0.0000
 chip_core/net12328                                            0.0000
 chip_core/housekeeping/net1733                                0.0000
 chip_core/net12326                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 chip_core/net12325                                            0.0000
 chip_core/housekeeping/net1716                                0.0000
 chip_core/net12324                                            0.0000
 chip_core/housekeeping/net1714                                0.0000
 chip_core/net12322                                            0.0000
 chip_core/housekeeping/_1117_                                -0.0000
 chip_core/housekeeping/net2268                                0.0000
 chip_core/housekeeping/_0264_                                -0.0000
 chip_core/housekeeping/_0476_                                -0.0000
 chip_core/net12321                                           -0.0000
 chip_core/net12318                                            0.0000
 chip_core/net12315                                            0.0000
 chip_core/net12314                                            0.0000
 chip_core/housekeeping/net2238                                0.0000
 chip_core/housekeeping/_0473_                                -0.0000
 chip_core/housekeeping/net2229                               -0.0000
 chip_core/housekeeping/net2221                                0.0000
 chip_core/housekeeping/_0472_                                -0.0000
 chip_core/net12313                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/housekeeping/net2794                                0.0000
 chip_core/housekeeping/net2791                                0.0000
 chip_core/net12306                                           -0.0000
 chip_core/housekeeping/net2785                               -0.0000
 chip_core/housekeeping/net2782                                0.0000
 chip_core/housekeeping/net600                                 0.0000
 chip_core/net12305                                           -0.0000
 chip_core/housekeeping/net2779                                0.0000
 chip_core/housekeeping/net2775                                0.0000
 chip_core/housekeeping/net2764                                0.0000
 chip_core/net7097                                             0.0000
 chip_core/housekeeping/net2750                               -0.0000
 chip_core/housekeeping/net2745                                0.0000
 chip_core/housekeeping/_0312_                                -0.0000
 chip_core/net7093                                             0.0000
 chip_core/housekeeping/net2727                                0.0000
 chip_core/housekeeping/net2724                                0.0000
 chip_core/housekeeping/net1177                               -0.0000
 chip_core/housekeeping/net2704                                0.0000
 chip_core/_02098_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net1150                               -0.0000
 chip_core/housekeeping/net3276                               -0.0000
 chip_core/net7074                                             0.0000
 chip_core/housekeeping/_1215_                                -0.0000
 chip_core/net7067                                             0.0000
 chip_core/housekeeping/net1120                                0.0000
 chip_core/net7062                                             0.0000
 chip_core/housekeeping/net1118                               -0.0000
 chip_core/housekeeping/_0207_                                 0.0000
 chip_core/housekeeping/net1683                                0.0000
 chip_core/housekeeping/net1103                               -0.0000
 chip_core/housekeeping/net1677                                0.0000
 chip_core/housekeeping/_0996_                                 0.0000
 chip_core/housekeeping/net1674                                0.0000
 chip_core/housekeeping/net1670                                0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 chip_core/housekeeping/net1664                                0.0000
 chip_core/housekeeping/net1658                               -0.0000
 chip_core/net4940                                             0.0000
 chip_core/housekeeping/net1647                               -0.0000
 chip_core/housekeeping/net1644                                0.0000
 chip_core/housekeeping/_0202_                                 0.0000
 chip_core/housekeeping/_0201_                                 0.0000
 chip_core/net4935                                             0.0000
 chip_core/housekeeping/net1625                                0.0000
 chip_core/housekeeping/net1620                                0.0000
 chip_core/housekeeping/net1608                               -0.0000
 chip_core/housekeeping/net1602                               -0.0000
 chip_core/housekeeping/net589                                -0.0000
 chip_core/net7014                                            -0.0000
 chip_core/housekeeping/net2171                               -0.0000
 chip_core/housekeeping/net2153                                0.0000
 chip_core/housekeeping/_0677_                                 0.0000
 chip_core/net4927                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2144                                0.0000
 chip_core/housekeeping/_0676_                                -0.0000
 chip_core/housekeeping/net2138                                0.0000
 chip_core/net4913                                             0.0000
 chip_core/housekeeping/net2135                                0.0000
 chip_core/housekeeping/_0675_                                 0.0000
 chip_core/housekeeping/net2125                                0.0000
 chip_core/housekeeping/net2122                                0.0000
 chip_core/_04211_                                            -0.0000
 chip_core/net12299                                            0.0000
 chip_core/net12297                                            0.0000
 chip_core/housekeeping/_1890_                                -0.0000
 chip_core/housekeeping/_1312_                                -0.0000
 chip_core/net12296                                            0.0000
 chip_core/housekeeping/net2101                                0.0000
 chip_core/housekeeping/net2674                                0.0000
 chip_core/housekeeping/net2671                                0.0000
 chip_core/housekeeping/_0671_                                -0.0000
 chip_core/net12292                                            0.0000
 chip_core/net12289                                           -0.0000
 chip_core/_00415_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/housekeeping/net126                                -0.0000
 chip_core/net9024                                             0.0000
 chip_core/net2506                                            -0.0000
 chip_core/housekeeping/net2666                               -0.0000
 chip_core/housekeeping/net2660                                0.0000
 chip_core/net12287                                            0.0000
 chip_core/housekeeping/_0670_                                -0.0000
 chip_core/housekeeping/net2657                                0.0000
 chip_core/net12284                                           -0.0000
 chip_core/net12282                                           -0.0000
 chip_core/housekeeping/net2641                                0.0000
 chip_core/net12281                                            0.0000
 chip_core/housekeeping/net2638                               -0.0000
 chip_core/net12280                                           -0.0000
 chip_core/net12279                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2632                               -0.0000
 chip_core/net12278                                           -0.0000
 chip_core/_01033_                                            -0.0000
 chip_core/net12271                                            0.0000
 chip_core/housekeeping/net2604                                0.0000
 chip_core/net12270                                            0.0000
 chip_core/_00825_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net3180                                0.0000
 chip_core/net12268                                           -0.0000
 chip_core/net12266                                           -0.0000
 chip_core/housekeeping/_1629_                                -0.0000
 chip_core/housekeeping/net3152                                0.0000
 chip_core/net12265                                            0.0000
 chip_core/housekeeping/net1591                                0.0000
 chip_core/net12264                                            0.0000
 chip_core/net12262                                            0.0000
 chip_core/housekeeping/net3137                                0.0000
 chip_core/housekeeping/net3134                                0.0000
 chip_core/housekeeping/_0196_                                 0.0000
 chip_core/housekeeping/_0350_                                 0.0000
 chip_core/housekeeping/net3122                                0.0000
 chip_core/net12260                                            0.0000
 chip_core/housekeeping/_1047_                                -0.0000
 chip_core/housekeeping/net3110                               -0.0000
 chip_core/housekeeping/_1200_                                -0.0000
 chip_core/net12256                                           -0.0000
 chip_core/net12255                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/housekeeping/net1544                                0.0000
 chip_core/net12251                                           -0.0000
 chip_core/housekeeping/net1534                                0.0000
 chip_core/housekeeping/net1525                               -0.0000
 chip_core/net12249                                            0.0000
 chip_core/net12247                                           -0.0000
 chip_core/net12245                                            0.0000
 chip_core/net12244                                            0.0000
 chip_core/net12243                                            0.0000
 chip_core/_00821_                                            -0.0000
 chip_core/_12898_                                            -0.0000
 chip_core/net12242                                            0.0000
 chip_core/_06711_                                            -0.0000
 chip_core/net12238                                            0.0000
 chip_core/net12236                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net12234                                           -0.0000
 chip_core/net12233                                            0.0000
 chip_core/net12232                                            0.0000
 chip_core/net12231                                            0.0000
 chip_core/net967                                             -0.0000
 chip_core/net12230                                           -0.0000
 chip_core/net12229                                           -0.0000
 chip_core/net12228                                            0.0000
 chip_core/net12227                                           -0.0000
 chip_core/net12226                                           -0.0000
 chip_core/net12225                                            0.0000
 chip_core/net12224                                            0.0000
 chip_core/net12223                                            0.0000
 chip_core/net12221                                           -0.0000
 chip_core/net12220                                            0.0000
 chip_core/_01862_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/net12218                                           -0.0000
 chip_core/net12217                                            0.0000
 chip_core/net12216                                           -0.0000
 chip_core/net12215                                            0.0000
 chip_core/_01656_                                            -0.0000
 chip_core/net12213                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/_01647_                                            -0.0000
 chip_core/net12210                                            0.0000
 chip_core/net12209                                            0.0000
 chip_core/_13463_                                            -0.0000
 chip_core/net12207                                            0.0000
 chip_core/net12205                                            0.0000
 chip_core/net12204                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/net12203                                           -0.0000
 chip_core/net12200                                            0.0000
 chip_core/net4897                                            -0.0000
 chip_core/net4889                                             0.0000
 chip_core/net4877                                            -0.0000
 chip_core/_08731_                                            -0.0000
 chip_core/net4875                                             0.0000
 chip_core/_01857_                                            -0.0000
 chip_core/_08726_                                             0.0000
 chip_core/net4854                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/_14894_                                             0.0000
 chip_core/_00596_                                             0.0000
 chip_core/_10325_                                            -0.0000
 chip_core/net4806                                            -0.0000
 chip_core/net4801                                            -0.0000
 chip_core/net12198                                            0.0000
 chip_core/net12196                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net12191                                            0.0000
 chip_core/_11636_                                             0.0000
 chip_core/net12189                                            0.0000
 chip_core/net12187                                            0.0000
 chip_core/net12185                                            0.0000
 chip_core/net3468                                             0.0000
 chip_core/net12184                                            0.0000
 chip_core/net12181                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/net1990                                            -0.0000
 chip_core/net12176                                           -0.0000
 chip_core/net12173                                            0.0000
 chip_core/_01750_                                             0.0000
 chip_core/net12172                                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 chip_core/net12168                                            0.0000
 chip_core/net12163                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 chip_core/net12161                                            0.0000
 chip_core/net12158                                           -0.0000
 chip_core/net12156                                           -0.0000
 chip_core/net12155                                           -0.0000
 chip_core/net12154                                            0.0000
 chip_core/_00999_                                            -0.0000
 chip_core/net12153                                           -0.0000
 chip_core/net12151                                           -0.0000
 chip_core/net12150                                            0.0000
 chip_core/net12148                                           -0.0000
 chip_core/net12145                                            0.0000
 chip_core/net12144                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/_12903_                                            -0.0000
 chip_core/net12142                                            0.0000
 chip_core/net12141                                            0.0000
 chip_core/net12139                                            0.0000
 chip_core/net12138                                           -0.0000
 chip_core/net12134                                           -0.0000
 chip_core/net12131                                           -0.0000
 chip_core/net12129                                            0.0000
 chip_core/_00575_                                            -0.0000
 chip_core/net12125                                            0.0000
 chip_core/net12124                                            0.0000
 chip_core/net12123                                            0.0000
 chip_core/net12121                                            0.0000
 chip_core/net12120                                           -0.0000
 chip_core/net12119                                           -0.0000
 chip_core/net12118                                           -0.0000
 chip_core/net12113                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/net12110                                            0.0000
 chip_core/net12108                                           -0.0000
 chip_core/_12653_                                            -0.0000
 chip_core/net12105                                            0.0000
 chip_core/net12102                                           -0.0000
 chip_core/net12101                                           -0.0000
 chip_core/net4328                                             0.0000
 chip_core/net8991                                             0.0000
 chip_core/net8982                                             0.0000
 chip_core/net8978                                            -0.0000
 chip_core/net8974                                            -0.0000
 chip_core/_09152_                                            -0.0000
 chip_core/net8968                                             0.0000
 chip_core/net8963                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/net4756                                             0.0000
 chip_core/net4738                                             0.0000
 chip_core/_09545_                                             0.0000
 chip_core/net4717                                            -0.0000
 chip_core/_09963_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net4702                                            -0.0000
 chip_core/net12099                                            0.0000
 chip_core/net12098                                           -0.0000
 chip_core/net12097                                            0.0000
 chip_core/net12093                                            0.0000
 chip_core/net12092                                           -0.0000
 chip_core/_01575_                                            -0.0000
 chip_core/net12091                                            0.0000
 chip_core/net12090                                            0.0000
 chip_core/net12089                                            0.0000
 chip_core/_02435_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 chip_core/net2449                                            -0.0000
 chip_core/net2421                                            -0.0000
 chip_core/net12088                                            0.0000
 chip_core/net1323                                            -0.0000
 chip_core/net12083                                            0.0000
 chip_core/net12081                                           -0.0000
 chip_core/net1277                                            -0.0000
 chip_core/net1270                                            -0.0000
 chip_core/net1269                                            -0.0000
 chip_core/net12080                                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/net1266                                            -0.0000
 chip_core/net1264                                            -0.0000
 chip_core/net1261                                            -0.0000
 chip_core/net1258                                            -0.0000
 chip_core/net1255                                            -0.0000
 chip_core/net12077                                            0.0000
 chip_core/net12074                                            0.0000
 chip_core/net12072                                           -0.0000
 chip_core/net12071                                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/net1179                                            -0.0000
 chip_core/net1174                                            -0.0000
 chip_core/net12070                                           -0.0000
 chip_core/net1169                                            -0.0000
 chip_core/net12069                                            0.0000
 chip_core/net1103                                            -0.0000
 chip_core/net1102                                            -0.0000
 chip_core/net12067                                           -0.0000
 chip_core/net12062                                            0.0000
 chip_core/net12061                                            0.0000
 chip_core/_00541_                                             0.0000
 chip_core/net12059                                           -0.0000
 chip_core/net12058                                            0.0000
 chip_core/net1070                                            -0.0000
 chip_core/net12056                                            0.0000
 chip_core/net1060                                            -0.0000
 chip_core/net1049                                            -0.0000
 chip_core/net1045                                            -0.0000
 chip_core/net1019                                            -0.0000
 chip_core/net12055                                            0.0000
 chip_core/net12054                                           -0.0000
 chip_core/_00958_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/net12049                                            0.0000
 chip_core/_01524_                                             0.0000
 chip_core/net12048                                            0.0000
 chip_core/net12045                                           -0.0000
 chip_core/net12044                                            0.0000
 chip_core/_00951_                                             0.0000
 chip_core/net12040                                            0.0000
 chip_core/_01515_                                            -0.0000
 chip_core/_01996_                                             0.0000
 chip_core/net12037                                            0.0000
 chip_core/net12034                                           -0.0000
 chip_core/net12033                                            0.0000
 chip_core/_01995_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 chip_core/net12032                                           -0.0000
 chip_core/net12030                                           -0.0000
 chip_core/net12028                                            0.0000
 chip_core/net12025                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net12022                                            0.0000
 chip_core/net12021                                           -0.0000
 chip_core/net12017                                           -0.0000
 chip_core/net12016                                           -0.0000
 chip_core/net12015                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[24].X  -0.0000
 chip_core/housekeeping/_0247_                                -0.0000
 chip_core/housekeeping/net1500                                0.0000
 chip_core/net12014                                            0.0000
 chip_core/net12012                                            0.0000
 chip_core/net12011                                           -0.0000
 chip_core/housekeeping/net2071                                0.0000
 chip_core/housekeeping/_1250_                                 0.0000
 chip_core/net12008                                            0.0000
 chip_core/housekeeping/_1307_                                -0.0000
 chip_core/housekeeping/net2054                                0.0000
 chip_core/net12007                                            0.0000
 chip_core/net12006                                           -0.0000
 chip_core/housekeeping/_1884_                                -0.0000
 chip_core/housekeeping/_1305_                                -0.0000
 chip_core/housekeeping/_1517_                                -0.0000
 chip_core/net12002                                           -0.0000
 chip_core/housekeeping/net2021                               -0.0000
 chip_core/housekeeping/_1149_                                -0.0000
 chip_core/net12000                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 chip_core/net8891                                             0.0000
 chip_core/housekeeping/_0296_                                -0.0000
 chip_core/net8888                                             0.0000
 chip_core/housekeeping/_1724_                                -0.0000
 chip_core/net8883                                             0.0000
 chip_core/housekeeping/_0081_                                -0.0000
 chip_core/net8880                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net4695                                             0.0000
 chip_core/net8877                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 chip_core/housekeeping/_1350_                                 0.0000
 chip_core/housekeeping/_0711_                                -0.0000
 chip_core/housekeeping/net3061                                0.0000
 chip_core/net8872                                             0.0000
 chip_core/net4688                                            -0.0000
 chip_core/housekeeping/net3049                                0.0000
 chip_core/housekeeping/_1192_                                -0.0000
 chip_core/housekeeping/_0553_                                 0.0000
 chip_core/housekeeping/_1038_                                -0.0000
 chip_core/housekeeping/_0977_                                -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/housekeeping/_0393_                                -0.0000
 chip_core/housekeeping/_1244_                                -0.0000
 chip_core/net4672                                            -0.0000
 chip_core/net8856                                             0.0000
 chip_core/housekeeping/_1243_                                -0.0000
 chip_core/housekeeping/_0449_                                 0.0000
 chip_core/net4669                                             0.0000
 chip_core/housekeeping/_0448_                                 0.0000
 chip_core/housekeeping/_0602_                                -0.0000
 chip_core/housekeeping/_1298_                                -0.0000
 chip_core/housekeeping/_1085_                                -0.0000
 chip_core/housekeeping/_0234_                                -0.0000
 chip_core/housekeeping/net1954                                0.0000
 chip_core/housekeeping/_0233_                                -0.0000
 chip_core/_00506_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/net1451                                            -0.0000
 chip_core/net8840                                            -0.0000
 chip_core/net4658                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_1507_                                -0.0000
 chip_core/housekeeping/_1293_                                -0.0000
 chip_core/net8839                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/housekeeping/_0441_                                 0.0000
 chip_core/net8831                                            -0.0000
 chip_core/housekeeping/_1501_                                -0.0000
 chip_core/housekeeping/_1500_                                -0.0000
 chip_core/housekeeping/_1924_                                -0.0000
 chip_core/net8829                                            -0.0000
 chip_core/net8828                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/housekeeping/_2409_                                -0.0000
 chip_core/housekeeping/_2407_                                -0.0000
 chip_core/housekeeping/net2993                                0.0000
 chip_core/housekeeping/_2406_                                -0.0000
 chip_core/net8822                                            -0.0000
 chip_core/net8819                                             0.0000
 chip_core/_00913_                                            -0.0000
 chip_core/housekeeping/_2404_                                -0.0000
 chip_core/net4632                                            -0.0000
 chip_core/housekeeping/_0334_                                 0.0000
 chip_core/housekeeping/_0700_                                 0.0000
 chip_core/net4631                                             0.0000
 chip_core/housekeeping/_2402_                                -0.0000
 chip_core/net8812                                            -0.0000
 chip_core/net8811                                            -0.0000
 chip_core/net4629                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/housekeeping/_0331_                                -0.0000
 chip_core/housekeeping/_1607_                                -0.0000
 chip_core/housekeeping/net2924                                0.0000
 chip_core/housekeeping/_0967_                                -0.0000
 chip_core/housekeeping/_1236_                                -0.0000
 chip_core/housekeeping/_0962_                                -0.0000
 chip_core/net8802                                             0.0000
 chip_core/housekeeping/_0590_                                 0.0000
 chip_core/net4615                                            -0.0000
 chip_core/_00909_                                            -0.0000
 chip_core/housekeeping/net1844                                0.0000
 chip_core/net4607                                            -0.0000
 chip_core/housekeeping/_1073_                                 0.0000
 chip_core/net4603                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[1].X  -0.0000
 chip_core/housekeeping/_1283_                                -0.0000
 chip_core/housekeeping/_1495_                                -0.0000
 chip_core/housekeeping/_0643_                                -0.0000
 chip_core/housekeeping/net784                                -0.0000
 chip_core/housekeeping/_1127_                                 0.0000
 chip_core/net8797                                             0.0000
 chip_core/housekeeping/_0641_                                -0.0000
 chip_core/housekeeping/net2363                                0.0000
 chip_core/housekeeping/_1491_                                -0.0000
 chip_core/housekeeping/_0698_                                 0.0000
 chip_core/housekeeping/_0697_                                -0.0000
 chip_core/housekeeping/_0695_                                -0.0000
 chip_core/net8786                                             0.0000
 chip_core/net8783                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 chip_core/housekeeping/net2888                               -0.0000
 chip_core/housekeeping/net2880                                0.0000
 chip_core/housekeeping/net2858                                0.0000
 chip_core/net8779                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2847                                0.0000
 chip_core/housekeeping/_1018_                                -0.0000
 chip_core/housekeeping/_1383_                                 0.0000
 chip_core/housekeeping/_2234_                                -0.0000
 chip_core/housekeeping/_0589_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[28].X  -0.0000
 chip_core/housekeeping/_1014_                                -0.0000
 chip_core/housekeeping/_0741_                                -0.0000
 chip_core/housekeeping/_1225_                                -0.0000
 chip_core/net8766                                            -0.0000
 chip_core/housekeeping/net1221                               -0.0000
 chip_core/housekeeping/_1069_                                -0.0000
 chip_core/housekeeping/net3327                                0.0000
 chip_core/net8764                                            -0.0000
 chip_core/housekeeping/_0370_                                 0.0000
 chip_core/housekeeping/_0582_                                 0.0000
 chip_core/net8759                                             0.0000
 chip_core/housekeeping/_1279_                                 0.0000
 chip_core/housekeeping/net1775                                0.0000
 chip_core/housekeeping/_0581_                                 0.0000
 chip_core/net8757                                            -0.0000
 chip_core/net4570                                            -0.0000
 chip_core/housekeeping/_0639_                                 0.0000
 chip_core/net8755                                             0.0000
 chip_core/net8754                                             0.0000
 chip_core/net8753                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[1].X  -0.0000
 chip_core/housekeeping/_1274_                                -0.0000
 chip_core/net8751                                            -0.0000
 chip_core/housekeeping/_0422_                                -0.0000
 chip_core/housekeeping/net692                                 0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_0632_                                -0.0000
 chip_core/housekeeping/_0265_                                 0.0000
 chip_core/housekeeping/_1270_                                -0.0000
 chip_core/net8745                                            -0.0000
 chip_core/housekeeping/_1113_                                -0.0000
 chip_core/net8742                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_0318_                                 0.0000
 chip_core/housekeeping/_0683_                                -0.0000
 chip_core/net8733                                            -0.0000
 chip_core/housekeeping/_1976_                                 0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_0682_                                 0.0000
 chip_core/net8727                                             0.0000
 chip_core/housekeeping/_2020_                                -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_0736_                                -0.0000
 chip_core/net4538                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[1].X  -0.0000
 chip_core/net1439                                            -0.0000
 chip_core/net2413                                            -0.0000
 chip_core/_11253_                                            -0.0000
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[14]         0.0000
 chip_core/soc.core.count[19]                                  0.0000
 chip_core/net4533                                             0.0000
 chip_core/housekeeping/_0522_                                -0.0000
 chip_core/net8717                                             0.0000
 chip_core/housekeeping/_0367_                                 0.0000
 chip_core/housekeeping/_0521_                                -0.0000
 chip_core/housekeeping/_1006_                                -0.0000
 chip_core/net8715                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/housekeeping/_0520_                                -0.0000
 chip_core/housekeeping/_1005_                                -0.0000
 chip_core/net4523                                             0.0000
 chip_core/housekeeping/_0152_                                -0.0000
 chip_core/housekeeping/_0576_                                -0.0000
 chip_core/_14117_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[1].X  -0.0000
 chip_core/housekeeping/net3259                                0.0000
 chip_core/housekeeping/_1002_                                -0.0000
 chip_core/housekeeping/net3249                               -0.0000
 chip_core/housekeeping/_1001_                                -0.0000
 chip_core/housekeeping/net1694                                0.0000
 chip_core/housekeeping/net3230                                0.0000
 chip_core/housekeeping/_0360_                                 0.0000
 chip_core/housekeeping/_0995_                                -0.0000
 chip_core/net4513                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 chip_core/housekeeping/_0416_                                 0.0000
 chip_core/housekeeping/_0628_                                 0.0000
 chip_core/net4511                                            -0.0000
 chip_core/net4508                                             0.0000
 chip_core/housekeeping/_0626_                                -0.0000
 chip_core/net4500                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 chip_core/_12079_                                            -0.0000
 chip_core/housekeeping/_1899_                                -0.0000
 chip_core/net13999                                           -0.0000
 chip_core/net13997                                           -0.0000
 chip_core/_01648_                                             0.0000
 chip_core/housekeeping/_1108_                                 0.0000
 chip_core/net13987                                            0.0000
 chip_core/net13985                                           -0.0000
 chip_core/housekeeping/_0622_                                -0.0000
 chip_core/housekeeping/_0255_                                -0.0000
 chip_core/net13981                                           -0.0000
 chip_core/housekeeping/_0467_                                -0.0000
 chip_core/housekeeping/_0679_                                -0.0000
 chip_core/net13973                                           -0.0000
 chip_core/housekeeping/net2168                               -0.0000
 chip_core/net13969                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_0465_                                -0.0000
 chip_core/net13961                                           -0.0000
 chip_core/net13959                                           -0.0000
 chip_core/housekeeping/_0309_                                -0.0000
 chip_core/housekeeping/net528                                -0.0000
 chip_core/net13957                                           -0.0000
 chip_core/housekeeping/_1159_                                -0.0000
 chip_core/net13955                                            0.0000
 chip_core/housekeeping/_1101_                                 0.0000
 chip_core/net13953                                           -0.0000
 chip_core/net13949                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/housekeeping/_0519_                                -0.0000
 chip_core/net13947                                           -0.0000
 chip_core/housekeeping/_1368_                                -0.0000
 chip_core/net13937                                           -0.0000
 chip_core/housekeeping/_0729_                                -0.0000
 chip_core/net13933                                            0.0000
 chip_core/housekeeping/_1945_                                 0.0000
 chip_core/net13927                                            0.0000
 chip_core/housekeeping/_0302_                                -0.0000
 chip_core/net13925                                            0.0000
 chip_core/net13923                                            0.0000
 chip_core/net837                                             -0.0000
 chip_core/net13919                                            0.0000
 chip_core/net13917                                           -0.0000
 chip_core/housekeeping/_2428_                                -0.0000
 chip_core/net13913                                           -0.0000
 chip_core/net13911                                            0.0000
 chip_core/housekeeping/_0724_                                 0.0000
 chip_core/net13903                                            0.0000
 chip_core/net813                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[15].X  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[14].A  -0.0000
 chip_core/housekeeping/_1206_                                -0.0000
 chip_core/net8696                                             0.0000
 chip_core/housekeeping/net3163                                0.0000
 chip_core/net8693                                             0.0000
 chip_core/net8692                                             0.0000
 chip_core/housekeeping/_0720_                                -0.0000
 chip_core/housekeeping/net3158                                0.0000
 chip_core/net8684                                            -0.0000
 chip_core/housekeeping/_1627_                                -0.0000
 chip_core/net4491                                             0.0000
 chip_core/housekeeping/_2052_                                -0.0000
 chip_core/housekeeping/_1046_                                 0.0000
 chip_core/net778                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 chip_core/net738                                             -0.0000
 chip_core/housekeeping/_1042_                                -0.0000
 chip_core/housekeeping/_0249_                                 0.0000
 chip_core/net736                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_0615_                                -0.0000
 chip_core/net735                                             -0.0000
 chip_core/_13328_                                             0.0000
 chip_core/_13327_                                             0.0000
 chip_core/net732                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 chip_core/_13324_                                             0.0000
 chip_core/_13323_                                             0.0000
 chip_core/net4464                                             0.0000
 chip_core/_03170_                                             0.0000
 chip_core/net9152                                             0.0000
 chip_core/net720                                             -0.0000
 chip_core/net717                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[31].A  -0.0000
 chip_core/net716                                             -0.0000
 chip_core/net714                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net712                                             -0.0000
 chip_core/net4436                                            -0.0000
 chip_core/net705                                             -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/net4434                                             0.0000
 chip_core/housekeeping/net1586                                0.0000
 chip_core/net4422                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 chip_core/_01657_                                            -0.0000
 chip_core/_01655_                                            -0.0000
 chip_core/_03103_                                            -0.0000
 chip_core/net6380                                            -0.0000
 chip_core/net4414                                            -0.0000
 chip_core/net698                                             -0.0000
 chip_core/net4409                                             0.0000
 chip_core/net4406                                            -0.0000
 chip_core/net4402                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 chip_core/net13891                                           -0.0000
 chip_core/_01620_                                            -0.0000
 chip_core/net13889                                            0.0000
 chip_core/net13887                                            0.0000
 chip_core/net11396                                           -0.0000
 chip_core/net13885                                            0.0000
 chip_core/net13879                                            0.0000
 chip_core/net662                                             -0.0000
 chip_core/net656                                             -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[23].A  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[16].A  -0.0000
 chip_core/net2325                                            -0.0000
 chip_core/net3988                                            -0.0000
 chip_core/net13875                                            0.0000
 chip_core/_12178_                                            -0.0000
 chip_core/net13873                                            0.0000
 chip_core/net655                                             -0.0000
 chip_core/net13869                                            0.0000
 chip_core/net651                                             -0.0000
 chip_core/net13865                                           -0.0000
 chip_core/_14885_                                             0.0000
 chip_core/net13863                                           -0.0000
 chip_core/net649                                             -0.0000
 chip_core/net3803                                             0.0000
 chip_core/net13861                                            0.0000
 chip_core/net3769                                             0.0000
 chip_core/net648                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 chip_core/net13853                                            0.0000
 chip_core/_10688_                                            -0.0000
 chip_core/net13841                                            0.0000
 chip_core/net646                                             -0.0000
 chip_core/net13839                                           -0.0000
 chip_core/net13835                                            0.0000
 chip_core/net640                                             -0.0000
 chip_core/housekeeping/_0517_                                 0.0000
 chip_core/net13833                                            0.0000
 chip_core/net639                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/_13185_                                            -0.0000
 chip_core/_13183_                                            -0.0000
 chip_core/net13825                                            0.0000
 chip_core/net638                                             -0.0000
 chip_core/net13821                                           -0.0000
 chip_core/net7690                                            -0.0000
 chip_core/net13819                                            0.0000
 chip_core/_14429_                                            -0.0000
 chip_core/_14423_                                            -0.0000
 chip_core/net13815                                           -0.0000
 chip_core/housekeeping/net2119                                0.0000
 chip_core/net635                                             -0.0000
 chip_core/net633                                             -0.0000
 chip_core/net13801                                           -0.0000
 chip_core/net631                                             -0.0000
 chip_core/net627                                             -0.0000
 chip_core/net614                                             -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 chip_core/_14407_                                            -0.0000
 chip_core/housekeeping/_0251_                                -0.0000
 chip_core/net8579                                             0.0000
 chip_core/net611                                             -0.0000
 chip_core/net3203                                            -0.0000
 chip_core/_01748_                                            -0.0000
 chip_core/_01741_                                             0.0000
 chip_core/net4390                                            -0.0000
 chip_core/net610                                             -0.0000
 chip_core/net606                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net3060                                            -0.0000
 chip_core/net4380                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 chip_core/net8553                                             0.0000
 chip_core/net599                                             -0.0000
 chip_core/net4367                                             0.0000
 chip_core/net588                                             -0.0000
 chip_core/net4887                                             0.0000
 chip_core/net8547                                             0.0000
 chip_core/net587                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.DIBUF[17].X  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[25].X  -0.0000
 chip_core/net4835                                            -0.0000
 chip_core/net4764                                             0.0000
 chip_core/net8539                                             0.0000
 chip_core/_01472_                                             0.0000
 chip_core/net583                                             -0.0000
 chip_core/net4336                                            -0.0000
 chip_core/net8518                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_0203_                                 0.0000
 chip_core/net8516                                             0.0000
 chip_core/_12629_                                            -0.0000
 chip_core/net4321                                            -0.0000
 chip_core/net4306                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net13795                                            0.0000
 chip_core/net13791                                           -0.0000
 chip_core/net13789                                           -0.0000
 chip_core/net13779                                           -0.0000
 chip_core/net13777                                            0.0000
 chip_core/net13775                                            0.0000
 chip_core/_01855_                                            -0.0000
 chip_core/net13771                                            0.0000
 chip_core/net13769                                            0.0000
 chip_core/_10495_                                            -0.0000
 chip_core/net13767                                            0.0000
 chip_core/net13765                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net13756                                           -0.0000
 chip_core/net13750                                           -0.0000
 chip_core/_01595_                                             0.0000
 chip_core/net13747                                           -0.0000
 chip_core/net13741                                            0.0000
 chip_core/net13738                                            0.0000
 chip_core/net13732                                            0.0000
 chip_core/net13729                                            0.0000
 chip_core/net1488                                            -0.0000
 chip_core/net1479                                            -0.0000
 chip_core/net13720                                            0.0000
 chip_core/_10283_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[3].A  -0.0000
 chip_core/net2320                                            -0.0000
 chip_core/soc.core.count[8]                                  -0.0000
 chip_core/net1472                                            -0.0000
 chip_core/_01560_                                            -0.0000
 chip_core/net13711                                            0.0000
 chip_core/housekeeping/_1217_                                 0.0000
 chip_core/net1357                                            -0.0000
 chip_core/net13708                                           -0.0000
 chip_core/_01559_                                            -0.0000
 chip_core/net1283                                            -0.0000
 chip_core/net1279                                            -0.0000
 chip_core/net1278                                            -0.0000
 chip_core/net8478                                             0.0000
 chip_core/net4291                                            -0.0000
 chip_core/net1267                                            -0.0000
 chip_core/net1265                                            -0.0000
 chip_core/net1259                                            -0.0000
 chip_core/net1257                                            -0.0000
 chip_core/net1256                                            -0.0000
 chip_core/net1244                                            -0.0000
 chip_core/net1239                                            -0.0000
 chip_core/net1238                                            -0.0000
 chip_core/net1236                                            -0.0000
 chip_core/net1233                                            -0.0000
 chip_core/net1227                                            -0.0000
 chip_core/net1219                                            -0.0000
 chip_core/net1207                                            -0.0000
 chip_core/net1199                                            -0.0000
 chip_core/net1196                                            -0.0000
 chip_core/housekeeping/_0316_                                 0.0000
 chip_core/net1195                                            -0.0000
 chip_core/net4275                                            -0.0000
 chip_core/_10276_                                            -0.0000
 chip_core/housekeeping/net2788                                0.0000
 chip_core/net1182                                            -0.0000
 chip_core/net1180                                            -0.0000
 chip_core/net1178                                            -0.0000
 chip_core/housekeeping/net2797                                0.0000
 chip_core/net1164                                            -0.0000
 chip_core/net1163                                             0.0000
 chip_core/net13699                                           -0.0000
 chip_core/net13693                                            0.0000
 chip_core/net1073                                            -0.0000
 chip_core/net13688                                           -0.0000
 chip_core/net1050                                            -0.0000
 chip_core/net1046                                            -0.0000
 chip_core/net13687                                            0.0000
 chip_core/net1035                                            -0.0000
 chip_core/net1026                                            -0.0000
 chip_core/net1020                                            -0.0000
 chip_core/net1017                                            -0.0000
 chip_core/net1013                                            -0.0000
 chip_core/net13685                                            0.0000
 chip_core/net13682                                           -0.0000
 chip_core/net13679                                            0.0000
 chip_core/_13668_                                            -0.0000
 chip_core/_13331_                                             0.0000
 chip_core/net13678                                            0.0000
 chip_core/housekeeping/_1889_                                -0.0000
 chip_core/net13672                                           -0.0000
 chip_core/net13671                                           -0.0000
 chip_core/_01354_                                            -0.0000
 chip_core/housekeeping/_1357_                                -0.0000
 chip_core/housekeeping/_1722_                                -0.0000
 chip_core/housekeeping/_2418_                                -0.0000
 chip_core/net8381                                            -0.0000
 chip_core/net8380                                             0.0000
 chip_core/housekeeping/_0927_                                -0.0000
 chip_core/housekeeping/_2415_                                -0.0000
 chip_core/housekeeping/_0924_                                -0.0000
 chip_core/net8377                                            -0.0000
 chip_core/housekeeping/_0923_                                -0.0000
 chip_core/net8376                                            -0.0000
 chip_core/net8375                                             0.0000
 chip_core/housekeeping/_0341_                                -0.0000
 chip_core/housekeeping/_0398_                                 0.0000
 chip_core/net8374                                            -0.0000
 chip_core/housekeeping/net1751                                0.0000
 chip_core/net8373                                            -0.0000
 chip_core/_00307_                                            -0.0000
 chip_core/_00725_                                            -0.0000
 chip_core/housekeeping/_0976_                                 0.0000
 chip_core/housekeeping/_1190_                                -0.0000
 chip_core/housekeeping/_0397_                                -0.0000
 chip_core/housekeeping/_1036_                                -0.0000
 chip_core/housekeeping/_0396_                                -0.0000
 chip_core/net8372                                             0.0000
 chip_core/housekeeping/_1613_                                -0.0000
 chip_core/housekeeping/_1088_                                -0.0000
 chip_core/net8369                                            -0.0000
 chip_core/net8368                                             0.0000
 chip_core/net8367                                             0.0000
 chip_core/housekeeping/net349                                -0.0000
 chip_core/housekeeping/net1922                                0.0000
 chip_core/housekeeping/_1135_                                -0.0000
 chip_core/housekeeping/_0338_                                 0.0000
 chip_core/net8365                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net8356                                             0.0000
 chip_core/net8355                                             0.0000
 chip_core/housekeeping/_2232_                                 0.0000
 chip_core/housekeeping/_1552_                                -0.0000
 chip_core/housekeeping/_2403_                                -0.0000
 chip_core/housekeeping/_2401_                                -0.0000
 chip_core/net8353                                             0.0000
 chip_core/net8351                                            -0.0000
 chip_core/housekeeping/net2939                                0.0000
 chip_core/housekeeping/_1029_                                 0.0000
 chip_core/housekeeping/net2918                                0.0000
 chip_core/net4169                                            -0.0000
 chip_core/housekeeping/_0542_                                -0.0000
 chip_core/housekeeping/_0540_                                -0.0000
 chip_core/net4165                                            -0.0000
 chip_core/_00717_                                            -0.0000
 chip_core/housekeeping/_0596_                                -0.0000
 chip_core/housekeeping/_0594_                                 0.0000
 chip_core/net8341                                             0.0000
 chip_core/housekeeping/_0591_                                -0.0000
 chip_core/housekeeping/_1287_                                -0.0000
 chip_core/net4155                                             0.0000
 chip_core/housekeeping/_1914_                                -0.0000
 chip_core/housekeeping/_1547_                                 0.0000
 chip_core/net8338                                            -0.0000
 chip_core/housekeeping/_1179_                                -0.0000
 chip_core/housekeeping/_0690_                                -0.0000
 chip_core/net8330                                             0.0000
 chip_core/_01334_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[23].A         -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[16].A         -0.0000
 chip_core/housekeeping/_2394_                                -0.0000
 chip_core/housekeeping/_1542_                                 0.0000
 chip_core/net8329                                            -0.0000
 chip_core/housekeeping/_0958_                                -0.0000
 chip_core/housekeeping/_0532_                                 0.0000
 chip_core/housekeeping/_1017_                                -0.0000
 chip_core/net8327                                            -0.0000
 chip_core/housekeeping/_0530_                                 0.0000
 chip_core/housekeeping/_1380_                                -0.0000
 chip_core/housekeeping/_1013_                                -0.0000
 chip_core/housekeeping/_1011_                                -0.0000
 chip_core/housekeeping/_0950_                                -0.0000
 chip_core/housekeeping/_1277_                                -0.0000
 chip_core/housekeeping/_1061_                                -0.0000
 chip_core/housekeeping/_1119_                                 0.0000
 chip_core/net8318                                            -0.0000
 chip_core/housekeeping/_1378_                                -0.0000
 chip_core/housekeeping/_1334_                                -0.0000
 chip_core/net8310                                             0.0000
 chip_core/housekeeping/_2436_                                -0.0000
 chip_core/housekeeping/_2435_                                -0.0000
 chip_core/housekeeping/net3282                                0.0000
 chip_core/housekeeping/_1582_                                -0.0000
 chip_core/housekeeping/_2432_                                -0.0000
 chip_core/housekeeping/net1691                               -0.0000
 chip_core/net8303                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_0997_                                 0.0000
 chip_core/housekeeping/net3209                                0.0000
 chip_core/housekeeping/_0570_                                 0.0000
 chip_core/housekeeping/_0993_                                 0.0000
 chip_core/housekeeping/_1051_                                -0.0000
 chip_core/_00899_                                            -0.0000
 chip_core/_09886_                                            -0.0000
 chip_core/housekeeping/_1319_                                 0.0000
 chip_core/housekeeping/_1102_                                -0.0000
 chip_core/_13238_                                            -0.0000
 chip_core/_00479_                                            -0.0000
 chip_core/housekeeping/net2104                               -0.0000
 chip_core/housekeeping/_0882_                                -0.0000
 chip_core/housekeeping/net2629                                0.0000
 chip_core/housekeeping/_2427_                                -0.0000
 chip_core/housekeeping/net2613                               -0.0000
 chip_core/net8295                                             0.0000
 chip_core/net8292                                             0.0000
 chip_core/housekeeping/net1815                                0.0000
 chip_core/housekeeping/_0568_                                 0.0000
 chip_core/housekeeping/_1205_                                -0.0000
 chip_core/housekeeping/_2421_                                -0.0000
 chip_core/housekeeping/net1820                                0.0000
 chip_core/housekeeping/net1585                                0.0000
 chip_core/housekeeping/net1569                                0.0000
 chip_core/housekeeping/_1041_                                -0.0000
 chip_core/net8285                                            -0.0000
 chip_core/net8284                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/_13315_                                             0.0000
 chip_core/net8281                                             0.0000
 chip_core/_12453_                                             0.0000
 chip_core/net8274                                             0.0000
 chip_core/net11856                                           -0.0000
 chip_core/net8273                                            -0.0000
 chip_core/net8271                                             0.0000
 chip_core/net8268                                             0.0000
 chip_core/_13457_                                            -0.0000
 chip_core/net8262                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_01630_                                            -0.0000
 chip_core/net8258                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net8251                                             0.0000
 chip_core/_07457_                                             0.0000
 chip_core/_13414_                                             0.0000
 chip_core/_09328_                                            -0.0000
 chip_core/_09031_                                             0.0000
 chip_core/_09322_                                            -0.0000
 chip_core/net8245                                             0.0000
 chip_core/net8243                                             0.0000
 chip_core/_01795_                                            -0.0000
 chip_core/net8242                                            -0.0000
 chip_core/_09309_                                             0.0000
 chip_core/net8236                                             0.0000
 chip_core/_09028_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.DIBUF[14].X         -0.0000
 chip_core/net8976                                            -0.0000
 chip_core/soc.core.count[7]                                   0.0000
 chip_core/_14420_                                            -0.0000
 chip_core/net3368                                            -0.0000
 chip_core/net7537                                             0.0000
 chip_core/net7512                                            -0.0000
 chip_core/net8228                                            -0.0000
 chip_core/_14403_                                            -0.0000
 chip_core/net8224                                             0.0000
 chip_core/net8221                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_00042_                                            -0.0000
 chip_core/net12396                                            0.0000
 chip_core/_01076_                                             0.0000
 chip_core/_07979_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net12128                                           -0.0000
 chip_core/net4742                                             0.0000
 chip_core/net8204                                             0.0000
 chip_core/_09177_                                             0.0000
 chip_core/_09175_                                             0.0000
 chip_core/_09174_                                             0.0000
 chip_core/_09173_                                            -0.0000
 chip_core/net8202                                            -0.0000
 chip_core/_00447_                                            -0.0000
 chip_core/_15552_                                            -0.0000
 chip_core/housekeeping/net2978                                0.0000
 chip_core/_09169_                                            -0.0000
 chip_core/_09167_                                            -0.0000
 chip_core/_00165_                                            -0.0000
 chip_core/_03497_                                             0.0000
 chip_core/_00860_                                            -0.0000
 chip_core/_02325_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_09139_                                             0.0000
 chip_core/_03495_                                            -0.0000
 chip_core/_02322_                                             0.0000
 chip_core/housekeeping/net2996                                0.0000
 chip_core/net8197                                            -0.0000
 chip_core/housekeeping/net2999                                0.0000
 chip_core/net8011                                             0.0000
 chip_core/net8196                                            -0.0000
 chip_core/net8193                                            -0.0000
 chip_core/net8192                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net1506                                            -0.0000
 chip_core/net1503                                            -0.0000
 chip_core/net1501                                            -0.0000
 chip_core/net1496                                            -0.0000
 chip_core/net1495                                            -0.0000
 chip_core/net1494                                            -0.0000
 chip_core/net1492                                            -0.0000
 chip_core/net1491                                            -0.0000
 chip_core/net1489                                            -0.0000
 chip_core/net8188                                             0.0000
 chip_core/net1482                                            -0.0000
 chip_core/net1480                                            -0.0000
 chip_core/net1478                                            -0.0000
 chip_core/net1463                                            -0.0000
 chip_core/net1379                                            -0.0000
 chip_core/net1366                                            -0.0000
 chip_core/net1360                                            -0.0000
 chip_core/net1350                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net2467                                0.0000
 chip_core/mprj/mprj/net413                                   -0.0000
 chip_core/net8171                                            -0.0000
 chip_core/net1284                                            -0.0000
 chip_core/net1281                                            -0.0000
 chip_core/net8169                                            -0.0000
 chip_core/net1240                                            -0.0000
 chip_core/net8168                                             0.0000
 chip_core/net1217                                            -0.0000
 chip_core/housekeeping/net1901                               -0.0000
 chip_core/net1203                                            -0.0000
 chip_core/net1200                                            -0.0000
 chip_core/net14892                                           -0.0000
 chip_core/_10857_                                             0.0000
 chip_core/net1197                                            -0.0000
 chip_core/net1193                                            -0.0000
 chip_core/net8155                                            -0.0000
 chip_core/net1165                                            -0.0000
 chip_core/net1162                                            -0.0000
 chip_core/net1161                                            -0.0000
 chip_core/net1159                                            -0.0000
 chip_core/net8148                                             0.0000
 chip_core/net1062                                            -0.0000
 chip_core/housekeeping/net1937                                0.0000
 chip_core/net1059                                            -0.0000
 chip_core/net1058                                            -0.0000
 chip_core/net1057                                            -0.0000
 chip_core/net1047                                            -0.0000
 chip_core/net8147                                             0.0000
 chip_core/net8143                                             0.0000
 chip_core/net1036                                            -0.0000
 chip_core/net1031                                            -0.0000
 chip_core/net8140                                             0.0000
 chip_core/net8137                                            -0.0000
 chip_core/_00428_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[14].A  -0.0000
 chip_core/net2139                                            -0.0000
 chip_core/_14381_                                            -0.0000
 chip_core/net8133                                             0.0000
 chip_core/_13334_                                             0.0000
 chip_core/_10192_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_0975_                                -0.0000
 chip_core/_12490_                                            -0.0000
 chip_core/housekeeping/net415                                -0.0000
 chip_core/net8125                                            -0.0000
 chip_core/housekeeping/_2419_                                -0.0000
 chip_core/housekeeping/_2043_                                -0.0000
 chip_core/housekeeping/net3032                               -0.0000
 chip_core/housekeeping/_2416_                                -0.0000
 chip_core/housekeeping/net3072                                0.0000
 chip_core/net8114                                             0.0000
 chip_core/housekeeping/_0978_                                -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_0921_                                -0.0000
 chip_core/housekeeping/_2411_                                -0.0000
 chip_core/net8113                                             0.0000
 chip_core/housekeeping/_0399_                                -0.0000
 chip_core/net8111                                             0.0000
 chip_core/net8109                                             0.0000
 chip_core/housekeeping/net347                                -0.0000
 chip_core/housekeeping/_1083_                                -0.0000
 chip_core/housekeeping/_1082_                                -0.0000
 chip_core/housekeeping/_0916_                                -0.0000
 chip_core/net8108                                             0.0000
 chip_core/net8107                                            -0.0000
 chip_core/housekeeping/_1869_                                -0.0000
 chip_core/housekeeping/net3423                                0.0000
 chip_core/housekeeping/_0437_                                 0.0000
 chip_core/housekeeping/_0435_                                -0.0000
 chip_core/_01046_                                             0.0000
 chip_core/_09828_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[31].A  -0.0000
 chip_core/housekeeping/_0434_                                -0.0000
 chip_core/housekeeping/_1128_                                -0.0000
 chip_core/housekeeping/_0113_                                 0.0000
 chip_core/housekeeping/_0111_                                -0.0000
 chip_core/housekeeping/_0348_                                -0.0000
 chip_core/mgmt_buffers.la_data_in_core[42]                    0.0000
 chip_core/housekeeping/_0136_                                 0.0000
 chip_core/housekeeping/_1540_                                -0.0000
 chip_core/housekeeping/_0901_                                -0.0000
 chip_core/housekeeping/_0900_                                -0.0000
 chip_core/housekeeping/net3380                               -0.0000
 chip_core/housekeeping/_0427_                                -0.0000
 chip_core/housekeeping/_1062_                                -0.0000
 chip_core/housekeeping/_0138_                                -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 chip_core/housekeeping/_0109_                                 0.0000
 chip_core/housekeeping/_0104_                                -0.0000
 chip_core/housekeeping/_0893_                                -0.0000
 chip_core/housekeeping/_2229_                                -0.0000
 chip_core/housekeeping/_0892_                                -0.0000
 chip_core/housekeeping/_0101_                                -0.0000
 chip_core/net8091                                            -0.0000
 chip_core/housekeeping/_0156_                                -0.0000
 chip_core/housekeeping/_0944_                                -0.0000
 chip_core/housekeeping/_0940_                                -0.0000
 chip_core/housekeeping/_0887_                                -0.0000
 chip_core/net8083                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[23].A  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[16].A  -0.0000
 chip_core/housekeeping/_0938_                                -0.0000
 chip_core/housekeeping/_0937_                                -0.0000
 chip_core/housekeeping/_0935_                                -0.0000
 chip_core/housekeeping/_0934_                                -0.0000
 chip_core/net8078                                             0.0000
 chip_core/housekeeping/_0405_                                -0.0000
 chip_core/net8072                                            -0.0000
 chip_core/_00824_                                            -0.0000
 chip_core/net8071                                             0.0000
 chip_core/net8069                                             0.0000
 chip_core/_06706_                                            -0.0000
 chip_core/net8067                                             0.0000
 chip_core/_01028_                                            -0.0000
 chip_core/net990                                             -0.0000
 chip_core/net988                                             -0.0000
 chip_core/net984                                             -0.0000
 chip_core/net8061                                             0.0000
 chip_core/net6751                                             0.0000
 chip_core/net8058                                             0.0000
 chip_core/net8056                                            -0.0000
 chip_core/net6462                                             0.0000
 chip_core/net8053                                             0.0000
 chip_core/net8050                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_14094_                                            -0.0000
 chip_core/_09375_                                            -0.0000
 chip_core/net5954                                            -0.0000
 chip_core/net5950                                             0.0000
 chip_core/net6269                                            -0.0000
 chip_core/net5940                                             0.0000
 chip_core/net8023                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[25].X  -0.0000
 chip_core/net2138                                            -0.0000
 chip_core/_09331_                                             0.0000
 chip_core/net8019                                             0.0000
 chip_core/_06814_                                            -0.0000
 chip_core/_06812_                                             0.0000
 chip_core/net8010                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net8008                                             0.0000
 chip_core/net8006                                            -0.0000
 chip_core/_09319_                                            -0.0000
 chip_core/net8004                                            -0.0000
 chip_core/_09317_                                            -0.0000
 chip_core/_09315_                                             0.0000
 chip_core/net5914                                            -0.0000
 chip_core/_06808_                                            -0.0000
 chip_core/mgmt_buffers.la_data_in_core[37]                   -0.0000
 chip_core/_01193_                                            -0.0000
 chip_core/_00989_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_09306_                                             0.0000
 chip_core/mgmt_buffers.la_oenb_core[35]                      -0.0000
 chip_core/net7676                                             0.0000
 chip_core/net5854                                             0.0000
 chip_core/_10717_                                             0.0000
 chip_core/net3389                                             0.0000
 chip_core/net3358                                             0.0000
 chip_core/net3205                                            -0.0000
 chip_core/net5838                                            -0.0000
 chip_core/_15027_                                             0.0000
 chip_core/net5814                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[3].A  -0.0000
 chip_core/_10896_                                            -0.0000
 chip_core/net5798                                             0.0000
 chip_core/_10895_                                            -0.0000
 chip_core/net5771                                             0.0000
 chip_core/net5757                                             0.0000
 chip_core/net5746                                             0.0000
 chip_core/net5728                                             0.0000
 chip_core/_10705_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net5722                                            -0.0000
 chip_core/net5705                                            -0.0000
 chip_core/_10889_                                            -0.0000
 chip_core/_10888_                                            -0.0000
 chip_core/_10387_                                            -0.0000
 chip_core/net5684                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_14131_                                             0.0000
 chip_core/net5674                                             0.0000
 chip_core/net5670                                            -0.0000
 chip_core/net5666                                            -0.0000
 chip_core/net5664                                             0.0000
 chip_core/net5655                                            -0.0000
 chip_core/_12637_                                            -0.0000
 chip_core/net5653                                             0.0000
 chip_core/net5646                                             0.0000
 chip_core/net4170                                            -0.0000
 chip_core/_03084_                                            -0.0000
 chip_core/net5641                                             0.0000
 chip_core/net5625                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/_07254_                                            -0.0000
 chip_core/_09136_                                             0.0000
 chip_core/net1759                                            -0.0000
 chip_core/net1758                                            -0.0000
 chip_core/net5604                                             0.0000
 chip_core/net5598                                            -0.0000
 chip_core/net1509                                            -0.0000
 chip_core/net1504                                            -0.0000
 chip_core/_07215_                                            -0.0000
 chip_core/net1498                                            -0.0000
 chip_core/net5577                                             0.0000
 chip_core/_00540_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1173                                            -0.0000
 chip_core/_05053_                                            -0.0000
 chip_core/net1481                                            -0.0000
 chip_core/net1262                                            -0.0000
 chip_core/net1464                                            -0.0000
 chip_core/net1458                                            -0.0000
 chip_core/net1387                                            -0.0000
 chip_core/net1386                                            -0.0000
 chip_core/net1365                                            -0.0000
 chip_core/net9745                                             0.0000
 chip_core/net9743                                            -0.0000
 chip_core/net9742                                            -0.0000
 chip_core/net9741                                             0.0000
 chip_core/net1285                                            -0.0000
 chip_core/net1241                                            -0.0000
 chip_core/net9740                                            -0.0000
 chip_core/net1229                                            -0.0000
 chip_core/net1218                                            -0.0000
 chip_core/net9736                                            -0.0000
 chip_core/net1211                                            -0.0000
 chip_core/net1201                                            -0.0000
 chip_core/net9735                                            -0.0000
 chip_core/net9734                                             0.0000
 chip_core/net9733                                             0.0000
 chip_core/net9729                                             0.0000
 chip_core/net9728                                             0.0000
 chip_core/_01151_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1186                                            -0.0000
 chip_core/net9726                                             0.0000
 chip_core/net1172                                            -0.0000
 chip_core/net9725                                            -0.0000
 chip_core/net9724                                             0.0000
 chip_core/net1166                                            -0.0000
 chip_core/net9720                                            -0.0000
 chip_core/net1124                                             0.0000
 chip_core/net1122                                            -0.0000
 chip_core/net1116                                            -0.0000
 chip_core/net5538                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_10006_                                             0.0000
 chip_core/net9718                                            -0.0000
 chip_core/net9715                                             0.0000
 chip_core/net9714                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net9712                                            -0.0000
 chip_core/net9710                                            -0.0000
 chip_core/housekeeping/_0401_                                 0.0000
 chip_core/housekeeping/net402                                -0.0000
 chip_core/housekeeping/net401                                -0.0000
 chip_core/net9708                                             0.0000
 chip_core/housekeeping/net400                                -0.0000
 chip_core/housekeeping/_1726_                                -0.0000
 chip_core/housekeeping/net2575                                0.0000
 chip_core/housekeeping/_1246_                                -0.0000
 chip_core/net5520                                             0.0000
 chip_core/housekeeping/_1031_                                -0.0000
 chip_core/housekeeping/net357                                -0.0000
 chip_core/housekeeping/_3151_                                -0.0000
 chip_core/housekeeping/net2948                                0.0000
 chip_core/net9702                                             0.0000
 chip_core/net9701                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 chip_core/net1133                                             0.0000
 chip_core/housekeeping/_1813_                                -0.0000
 chip_core/housekeeping/_0011_                                -0.0000
 chip_core/housekeeping/_1861_                                -0.0000
 chip_core/housekeeping/_2398_                                -0.0000
 chip_core/net14999                                            0.0000
 chip_core/net14996                                           -0.0000
 chip_core/net14994                                            0.0000
 chip_core/housekeeping/_1486_                                -0.0000
 chip_core/housekeeping/net2292                                0.0000
 chip_core/housekeeping/_0896_                                -0.0000
 chip_core/net14992                                            0.0000
 chip_core/housekeeping/_0891_                                -0.0000
 chip_core/housekeeping/_1799_                                -0.0000
 chip_core/net14991                                            0.0000
 chip_core/net14990                                            0.0000
 chip_core/housekeeping/_0945_                                -0.0000
 chip_core/housekeeping/_0943_                                -0.0000
 chip_core/net14981                                            0.0000
 chip_core/_01132_                                             0.0000
 chip_core/housekeeping/net2113                                0.0000
 chip_core/housekeeping/net509                                -0.0000
 chip_core/housekeeping/net2635                               -0.0000
 chip_core/net14977                                            0.0000
 chip_core/housekeeping/net3125                                0.0000
 chip_core/net14976                                           -0.0000
 chip_core/housekeeping/_0402_                                -0.0000
 chip_core/net14973                                            0.0000
 chip_core/net14972                                           -0.0000
 chip_core/net6992                                            -0.0000
 chip_core/net14969                                            0.0000
 chip_core/net14968                                           -0.0000
 chip_core/net6813                                             0.0000
 chip_core/net14965                                            0.0000
 chip_core/net14964                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net14960                                            0.0000
 chip_core/net14959                                            0.0000
 chip_core/net14958                                            0.0000
 chip_core/net994                                             -0.0000
 chip_core/net14955                                           -0.0000
 chip_core/net993                                             -0.0000
 chip_core/net992                                             -0.0000
 chip_core/net14954                                            0.0000
 chip_core/net985                                             -0.0000
 chip_core/net14953                                           -0.0000
 chip_core/_01121_                                            -0.0000
 chip_core/_07329_                                             0.0000
 chip_core/net14952                                            0.0000
 chip_core/net14949                                           -0.0000
 chip_core/_08363_                                             0.0000
 chip_core/net14947                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 chip_core/_00206_                                            -0.0000
 chip_core/net14943                                            0.0000
 chip_core/net14942                                            0.0000
 chip_core/net6568                                             0.0000
 chip_core/net14941                                            0.0000
 chip_core/net14940                                           -0.0000
 chip_core/net14939                                            0.0000
 chip_core/net14936                                            0.0000
 chip_core/net6515                                            -0.0000
 chip_core/net14933                                           -0.0000
 chip_core/_07085_                                             0.0000
 chip_core/net14932                                           -0.0000
 chip_core/_02904_                                             0.0000
 chip_core/net14929                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[30].X  -0.0000
 chip_core/_04959_                                            -0.0000
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[10]         0.0000
 chip_core/soc.core.count[6]                                  -0.0000
 chip_core/net14923                                           -0.0000
 chip_core/net14918                                            0.0000
 chip_core/net14917                                            0.0000
 chip_core/net14916                                            0.0000
 chip_core/_14080_                                            -0.0000
 chip_core/_07488_                                            -0.0000
 chip_core/net14915                                           -0.0000
 chip_core/net6283                                             0.0000
 chip_core/net6271                                             0.0000
 chip_core/net6265                                             0.0000
 chip_core/net14913                                            0.0000
 chip_core/net6244                                            -0.0000
 chip_core/net6221                                            -0.0000
 chip_core/net14911                                            0.0000
 chip_core/net6216                                             0.0000
 chip_core/net14910                                            0.0000
 chip_core/_02570_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net14901                                           -0.0000
 chip_core/_14067_                                             0.0000
 chip_core/net6107                                             0.0000
 chip_core/net9697                                             0.0000
 chip_core/net9693                                             0.0000
 chip_core/net6079                                             0.0000
 chip_core/net9691                                             0.0000
 chip_core/net9689                                             0.0000
 chip_core/_06838_                                            -0.0000
 chip_core/net9686                                            -0.0000
 chip_core/net9685                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/_14046_                                            -0.0000
 chip_core/net9684                                             0.0000
 chip_core/net9682                                            -0.0000
 chip_core/net7999                                             0.0000
 chip_core/net9680                                             0.0000
 chip_core/net9679                                             0.0000
 chip_core/net9674                                            -0.0000
 chip_core/net9672                                            -0.0000
 chip_core/net3595                                             0.0000
 chip_core/_12132_                                            -0.0000
 chip_core/net5485                                            -0.0000
 chip_core/_08887_                                            -0.0000
 chip_core/_08883_                                            -0.0000
 chip_core/net15049                                            0.0000
 chip_core/net5483                                             0.0000
 chip_core/_08879_                                             0.0000
 chip_core/net9661                                             0.0000
 chip_core/_08872_                                             0.0000
 chip_core/net9659                                            -0.0000
 chip_core/_08870_                                            -0.0000
 chip_core/_15467_                                            -0.0000
 chip_core/net9657                                             0.0000
 chip_core/net9655                                            -0.0000
 chip_core/housekeeping/_2019_                                 0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/net3367                                            -0.0000
 chip_core/net7536                                             0.0000
 chip_core/net9653                                            -0.0000
 chip_core/_08867_                                             0.0000
 chip_core/net9650                                             0.0000
 chip_core/net3276                                             0.0000
 chip_core/net3241                                             0.0000
 chip_core/net5466                                             0.0000
 chip_core/net3230                                             0.0000
 chip_core/net5464                                            -0.0000
 chip_core/net9142                                            -0.0000
 chip_core/net9647                                             0.0000
 chip_core/net9646                                            -0.0000
 chip_core/net9645                                            -0.0000
 chip_core/net7227                                            -0.0000
 chip_core/net9644                                            -0.0000
 chip_core/_01289_                                            -0.0000
 chip_core/net9638                                             0.0000
 chip_core/net9637                                             0.0000
 chip_core/net9635                                             0.0000
 chip_core/net9634                                             0.0000
 chip_core/net9632                                             0.0000
 chip_core/net9631                                            -0.0000
 chip_core/net9630                                            -0.0000
 chip_core/net5446                                             0.0000
 chip_core/net9628                                            -0.0000
 chip_core/net9627                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/_12012_                                            -0.0000
 chip_core/net9626                                             0.0000
 chip_core/net9625                                            -0.0000
 chip_core/net9624                                            -0.0000
 chip_core/net4703                                            -0.0000
 chip_core/net9622                                             0.0000
 chip_core/net9621                                            -0.0000
 chip_core/net4684                                             0.0000
 chip_core/net9620                                            -0.0000
 chip_core/net5439                                            -0.0000
 chip_core/_01260_                                             0.0000
 chip_core/net9619                                             0.0000
 chip_core/net5433                                             0.0000
 chip_core/net4577                                             0.0000
 chip_core/net9616                                             0.0000
 chip_core/_01252_                                             0.0000
 chip_core/net839                                             -0.0000
 chip_core/net9612                                             0.0000
 chip_core/net9611                                             0.0000
 chip_core/net9610                                             0.0000
 chip_core/_14107_                                            -0.0000
 chip_core/_14104_                                            -0.0000
 chip_core/net5429                                            -0.0000
 chip_core/net5424                                            -0.0000
 chip_core/net9609                                             0.0000
 chip_core/net829                                             -0.0000
 chip_core/net817                                             -0.0000
 chip_core/_09179_                                             0.0000
 chip_core/net9608                                             0.0000
 chip_core/net9606                                            -0.0000
 chip_core/net816                                             -0.0000
 chip_core/net9604                                             0.0000
 chip_core/net9603                                            -0.0000
 chip_core/_15120_                                             0.0000
 chip_core/net9602                                             0.0000
 chip_core/net9601                                             0.0000
 chip_core/net808                                             -0.0000
 chip_core/net807                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_11284_                                             0.0000
 chip_core/net8934                                             0.0000
 chip_core/net8166                                             0.0000
 chip_core/_07245_                                            -0.0000
 chip_core/net9600                                             0.0000
 chip_core/net5959                                             0.0000
 chip_core/net1760                                            -0.0000
 chip_core/net5937                                             0.0000
 chip_core/net14898                                           -0.0000
 chip_core/net779                                             -0.0000
 chip_core/net776                                             -0.0000
 chip_core/_09118_                                             0.0000
 chip_core/net1511                                            -0.0000
 chip_core/net14897                                            0.0000
 chip_core/net5671                                             0.0000
 chip_core/net14891                                           -0.0000
 chip_core/_14225_                                            -0.0000
 chip_core/net14890                                            0.0000
 chip_core/net773                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net1394                                            -0.0000
 chip_core/net14887                                            0.0000
 chip_core/net1383                                            -0.0000
 chip_core/net1382                                            -0.0000
 chip_core/net14884                                            0.0000
 chip_core/net5470                                             0.0000
 chip_core/net760                                             -0.0000
 chip_core/net759                                             -0.0000
 chip_core/net1243                                            -0.0000
 chip_core/_06771_                                             0.0000
 chip_core/net14878                                            0.0000
 chip_core/net14877                                            0.0000
 chip_core/net14873                                            0.0000
 chip_core/net14872                                            0.0000
 chip_core/net754                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net14869                                            0.0000
 chip_core/net1120                                            -0.0000
 chip_core/net1118                                            -0.0000
 chip_core/net1115                                            -0.0000
 chip_core/net745                                             -0.0000
 chip_core/net1113                                            -0.0000
 chip_core/net1105                                            -0.0000
 chip_core/net14864                                           -0.0000
 chip_core/net744                                             -0.0000
 chip_core/net14861                                            0.0000
 chip_core/_07383_                                            -0.0000
 chip_core/net739                                             -0.0000
 chip_core/net14858                                           -0.0000
 chip_core/net14857                                           -0.0000
 chip_core/net737                                             -0.0000
 chip_core/net726                                             -0.0000
 chip_core/net14855                                           -0.0000
 chip_core/net14854                                            0.0000
 chip_core/net14853                                           -0.0000
 chip_core/net14852                                            0.0000
 chip_core/net14851                                           -0.0000
 chip_core/net14850                                           -0.0000
 chip_core/net14848                                           -0.0000
 chip_core/net14847                                           -0.0000
 chip_core/housekeeping/_1816_                                -0.0000
 chip_core/housekeeping/net754                                -0.0000
 chip_core/net14846                                            0.0000
 chip_core/housekeeping/_0894_                                -0.0000
 chip_core/net14844                                           -0.0000
 chip_core/net14841                                            0.0000
 chip_core/net724                                             -0.0000
 chip_core/net715                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_0158_                                -0.0000
 chip_core/housekeeping/_1797_                                -0.0000
 chip_core/net14839                                            0.0000
 chip_core/net708                                             -0.0000
 chip_core/net14838                                            0.0000
 chip_core/housekeeping/net1615                                0.0000
 chip_core/net14837                                           -0.0000
 chip_core/net706                                             -0.0000
 chip_core/housekeeping/_0410_                                -0.0000
 chip_core/net14834                                           -0.0000
 chip_core/housekeeping/net502                                -0.0000
 chip_core/net703                                             -0.0000
 chip_core/net702                                             -0.0000
 chip_core/net14831                                            0.0000
 chip_core/housekeeping/net1568                               -0.0000
 chip_core/net14830                                           -0.0000
 chip_core/net14829                                            0.0000
 chip_core/housekeeping/_1622_                                -0.0000
 chip_core/net14828                                            0.0000
 chip_core/net699                                             -0.0000
 chip_core/net14826                                           -0.0000
 chip_core/_12066_                                            -0.0000
 chip_core/net14824                                            0.0000
 chip_core/net697                                             -0.0000
 chip_core/net687                                             -0.0000
 chip_core/net14823                                           -0.0000
 chip_core/net14820                                            0.0000
 chip_core/net683                                             -0.0000
 chip_core/net676                                             -0.0000
 chip_core/net14813                                           -0.0000
 chip_core/net14812                                            0.0000
 chip_core/net14811                                            0.0000
 chip_core/net650                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_08362_                                            -0.0000
 chip_core/net14807                                            0.0000
 chip_core/net6625                                             0.0000
 chip_core/net14801                                            0.0000
 chip_core/net647                                              0.0000
 chip_core/net14800                                           -0.0000
 chip_core/net9599                                             0.0000
 chip_core/_15361_                                            -0.0000
 chip_core/net9598                                            -0.0000
 chip_core/net637                                             -0.0000
 chip_core/net634                                             -0.0000
 chip_core/_12437_                                            -0.0000
 chip_core/net9595                                             0.0000
 chip_core/net9594                                             0.0000
 chip_core/net9591                                             0.0000
 chip_core/net9588                                            -0.0000
 chip_core/net620                                             -0.0000
 chip_core/net618                                             -0.0000
 chip_core/net9587                                             0.0000
 chip_core/net9585                                             0.0000
 chip_core/net615                                             -0.0000
 chip_core/net9583                                            -0.0000
 chip_core/net9580                                             0.0000
 chip_core/net607                                             -0.0000
 chip_core/_08329_                                            -0.0000
 chip_core/_07485_                                             0.0000
 chip_core/net6297                                             0.0000
 chip_core/net9577                                            -0.0000
 chip_core/net603                                             -0.0000
 chip_core/net9576                                             0.0000
 chip_core/_07054_                                            -0.0000
 chip_core/net9574                                             0.0000
 chip_core/net9573                                             0.0000
 chip_core/net602                                             -0.0000
 chip_core/net600                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/_11275_                                            -0.0000
 chip_core/net8922                                            -0.0000
 chip_core/net9572                                             0.0000
 chip_core/_04542_                                            -0.0000
 chip_core/net9570                                            -0.0000
 chip_core/net597                                             -0.0000
 chip_core/_04539_                                            -0.0000
 chip_core/net9569                                            -0.0000
 chip_core/_04536_                                            -0.0000
 chip_core/net9568                                            -0.0000
 chip_core/net9567                                            -0.0000
 chip_core/net596                                             -0.0000
 chip_core/net9566                                            -0.0000
 chip_core/net9560                                             0.0000
 chip_core/net590                                             -0.0000
 chip_core/net9559                                            -0.0000
 chip_core/net9558                                             0.0000
 chip_core/net9557                                            -0.0000
 chip_core/net589                                             -0.0000
 chip_core/net582                                             -0.0000
 chip_core/_00337_                                            -0.0000
 chip_core/net5371                                             0.0000
 chip_core/net9556                                            -0.0000
 chip_core/_14030_                                             0.0000
 chip_core/net9555                                            -0.0000
 chip_core/net9553                                            -0.0000
 chip_core/net7825                                            -0.0000
 chip_core/net9551                                             0.0000
 chip_core/net5368                                            -0.0000
 chip_core/net9547                                            -0.0000
 chip_core/_14427_                                            -0.0000
 chip_core/net9546                                            -0.0000
 chip_core/net5360                                            -0.0000
 chip_core/net9543                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_08877_                                             0.0000
 chip_core/net9542                                            -0.0000
 chip_core/net9540                                            -0.0000
 chip_core/net5354                                             0.0000
 chip_core/_15464_                                            -0.0000
 chip_core/_00799_                                            -0.0000
 chip_core/net9533                                            -0.0000
 chip_core/_08446_                                             0.0000
 chip_core/net9532                                             0.0000
 chip_core/net9531                                             0.0000
 chip_core/_08861_                                            -0.0000
 chip_core/net9530                                             0.0000
 chip_core/net9529                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net9523                                            -0.0000
 chip_core/net9520                                            -0.0000
 chip_core/net11160                                           -0.0000
 chip_core/net7197                                             0.0000
 chip_core/net5333                                            -0.0000
 chip_core/net12295                                            0.0000
 chip_core/net9518                                             0.0000
 chip_core/net3668                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[20].X  -0.0000
 chip_core/net9512                                            -0.0000
 chip_core/net9511                                             0.0000
 chip_core/_06927_                                            -0.0000
 chip_core/net9510                                            -0.0000
 chip_core/net5326                                            -0.0000
 chip_core/net9509                                            -0.0000
 chip_core/net3601                                             0.0000
 chip_core/net9506                                             0.0000
 chip_core/net9504                                            -0.0000
 chip_core/net9501                                            -0.0000
 chip_core/net9500                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net5314                                             0.0000
 chip_core/net5306                                            -0.0000
 chip_core/net5304                                            -0.0000
 chip_core/net14798                                           -0.0000
 chip_core/net14796                                            0.0000
 chip_core/net14795                                            0.0000
 chip_core/net14793                                            0.0000
 chip_core/_15143_                                            -0.0000
 chip_core/housekeeping/net1528                                0.0000
 chip_core/net14792                                           -0.0000
 chip_core/net14790                                           -0.0000
 chip_core/net4391                                            -0.0000
 chip_core/net4337                                             0.0000
 chip_core/net14786                                            0.0000
 chip_core/net7705                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net14784                                            0.0000
 chip_core/net14783                                           -0.0000
 chip_core/net14779                                            0.0000
 chip_core/net14777                                            0.0000
 chip_core/housekeeping/net1579                               -0.0000
 chip_core/net14776                                           -0.0000
 chip_core/net1949                                            -0.0000
 chip_core/net14771                                            0.0000
 chip_core/net14769                                            0.0000
 chip_core/net14767                                           -0.0000
 chip_core/net3385                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net1761                                            -0.0000
 chip_core/net1744                                            -0.0000
 chip_core/housekeeping/net3155                                0.0000
 chip_core/net1734                                            -0.0000
 chip_core/net1732                                            -0.0000
 chip_core/net14763                                            0.0000
 chip_core/net14762                                            0.0000
 chip_core/net14757                                           -0.0000
 chip_core/housekeeping/net3174                                0.0000
 chip_core/net1448                                            -0.0000
 chip_core/_06798_                                            -0.0000
 chip_core/net14751                                            0.0000
 chip_core/_14226_                                             0.0000
 chip_core/_14223_                                            -0.0000
 chip_core/_07209_                                            -0.0000
 chip_core/net14748                                           -0.0000
 chip_core/net14747                                           -0.0000
 chip_core/net3356                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/_11248_                                            -0.0000
 chip_core/net5578                                            -0.0000
 chip_core/net1391                                            -0.0000
 chip_core/net14745                                            0.0000
 chip_core/net14744                                           -0.0000
 chip_core/net14741                                            0.0000
 chip_core/net14739                                            0.0000
 chip_core/net1300                                            -0.0000
 chip_core/housekeeping/net2683                                0.0000
 chip_core/net14738                                            0.0000
 chip_core/net14737                                            0.0000
 chip_core/net14736                                           -0.0000
 chip_core/net14735                                           -0.0000
 chip_core/net14733                                           -0.0000
 chip_core/net1286                                            -0.0000
 chip_core/net1232                                            -0.0000
 chip_core/housekeeping/net2150                               -0.0000
 chip_core/net14732                                           -0.0000
 chip_core/net14731                                           -0.0000
 chip_core/net7463                                             0.0000
 chip_core/_13782_                                            -0.0000
 chip_core/net14726                                            0.0000
 chip_core/net1168                                            -0.0000
 chip_core/net14723                                           -0.0000
 chip_core/_13779_                                            -0.0000
 chip_core/net14720                                           -0.0000
 chip_core/net14719                                            0.0000
 chip_core/net14717                                           -0.0000
 chip_core/net14716                                           -0.0000
 chip_core/net14715                                            0.0000
 chip_core/net14713                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/net14709                                           -0.0000
 chip_core/net14706                                           -0.0000
 chip_core/net14705                                            0.0000
 chip_core/housekeeping/net1634                               -0.0000
 chip_core/_09041_                                             0.0000
 chip_core/net14700                                            0.0000
 chip_core/housekeeping/_3162_                                -0.0000
 chip_core/net9499                                             0.0000
 chip_core/housekeeping/net418                                -0.0000
 chip_core/housekeeping/_1510_                                -0.0000
 chip_core/housekeeping/_1456_                                -0.0000
 chip_core/net9496                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 chip_core/housekeeping/net372                                -0.0000
 chip_core/housekeeping/net3290                               -0.0000
 chip_core/net9493                                             0.0000
 chip_core/housekeeping/_0919_                                -0.0000
 chip_core/net9489                                            -0.0000
 chip_core/_01092_                                            -0.0000
 chip_core/net9488                                            -0.0000
 chip_core/housekeeping/net1198                                0.0000
 chip_core/net9486                                            -0.0000
 chip_core/_00889_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net125                                -0.0000
 chip_core/housekeeping/_0844_                                -0.0000
 chip_core/housekeeping/_2389_                                -0.0000
 chip_core/net9484                                             0.0000
 chip_core/housekeeping/net567                                -0.0000
 chip_core/housekeeping/net558                                -0.0000
 chip_core/housekeeping/net2207                               -0.0000
 chip_core/net9482                                             0.0000
 chip_core/housekeeping/_1156_                                -0.0000
 chip_core/housekeeping/_0883_                                -0.0000
 chip_core/net9480                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[15].A  -0.0000
 chip_core/mprj/mprj/net727                                   -0.0000
 chip_core/net9475                                             0.0000
 chip_core/net9472                                            -0.0000
 chip_core/net9470                                             0.0000
 chip_core/net5289                                             0.0000
 chip_core/_09032_                                            -0.0000
 chip_core/net6847                                             0.0000
 chip_core/net6826                                             0.0000
 chip_core/_04192_                                            -0.0000
 chip_core/net999                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net6773                                             0.0000
 chip_core/_12452_                                            -0.0000
 chip_core/net9460                                             0.0000
 chip_core/net9456                                             0.0000
 chip_core/net9453                                             0.0000
 chip_core/net6587                                            -0.0000
 chip_core/net9450                                            -0.0000
 chip_core/net9449                                            -0.0000
 chip_core/net11709                                           -0.0000
 chip_core/housekeeping/net2289                                0.0000
 chip_core/net9446                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net6469                                             0.0000
 chip_core/net6427                                            -0.0000
 chip_core/net9442                                            -0.0000
 chip_core/_14093_                                            -0.0000
 chip_core/net9441                                             0.0000
 chip_core/net9439                                            -0.0000
 chip_core/net9437                                            -0.0000
 chip_core/housekeeping/net1783                                0.0000
 chip_core/housekeeping/net1788                                0.0000
 chip_core/net9436                                             0.0000
 chip_core/net9433                                            -0.0000
 chip_core/net6396                                            -0.0000
 chip_core/net9432                                            -0.0000
 chip_core/net6338                                             0.0000
 chip_core/net9431                                             0.0000
 chip_core/net9428                                            -0.0000
 chip_core/net9426                                             0.0000
 chip_core/net9423                                            -0.0000
 chip_core/net9422                                             0.0000
 chip_core/net6287                                             0.0000
 chip_core/net9420                                             0.0000
 chip_core/net9416                                             0.0000
 chip_core/net9415                                            -0.0000
 chip_core/net9414                                             0.0000
 chip_core/housekeeping/net2822                                0.0000
 chip_core/net9410                                            -0.0000
 chip_core/_12304_                                            -0.0000
 chip_core/net5224                                             0.0000
 chip_core/_00867_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[26].X  -0.0000
 chip_core/net8918                                            -0.0000
 chip_core/net8910                                            -0.0000
 chip_core/net6027                                            -0.0000
 chip_core/net9408                                             0.0000
 chip_core/net9407                                            -0.0000
 chip_core/net9406                                             0.0000
 chip_core/net9402                                             0.0000
 chip_core/net9401                                             0.0000
 chip_core/housekeeping/net2877                                0.0000
 chip_core/net3826                                             0.0000
 chip_core/net9400                                            -0.0000
 chip_core/_14045_                                            -0.0000
 chip_core/net5218                                             0.0000
 chip_core/_12302_                                            -0.0000
 chip_core/net5207                                            -0.0000
 chip_core/_01069_                                             0.0000
 chip_core/net14696                                           -0.0000
 chip_core/net14693                                            0.0000
 chip_core/_14448_                                            -0.0000
 chip_core/net14689                                            0.0000
 chip_core/net14688                                            0.0000
 chip_core/net14687                                           -0.0000
 chip_core/net7762                                            -0.0000
 chip_core/_12130_                                            -0.0000
 chip_core/_08885_                                            -0.0000
 chip_core/net14685                                            0.0000
 chip_core/net14682                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_03651_                                             0.0000
 chip_core/net14676                                            0.0000
 chip_core/net3336                                             0.0000
 chip_core/net7516                                             0.0000
 chip_core/net7483                                             0.0000
 chip_core/net14675                                            0.0000
 chip_core/net3240                                             0.0000
 chip_core/net14673                                            0.0000
 chip_core/net8893                                            -0.0000
 chip_core/net3056                                            -0.0000
 chip_core/net7192                                             0.0000
 chip_core/net14663                                           -0.0000
 chip_core/net14660                                           -0.0000
 chip_core/housekeeping/net1302                                0.0000
 chip_core/net14658                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_13933_                                            -0.0000
 chip_core/net14649                                            0.0000
 chip_core/net14647                                            0.0000
 chip_core/net14642                                            0.0000
 chip_core/_10789_                                            -0.0000
 chip_core/_10786_                                            -0.0000
 chip_core/net14638                                           -0.0000
 chip_core/net14634                                            0.0000
 chip_core/net14631                                           -0.0000
 chip_core/_09193_                                             0.0000
 chip_core/housekeeping/net2964                               -0.0000
 chip_core/net14629                                            0.0000
 chip_core/net14620                                            0.0000
 chip_core/net4470                                             0.0000
 chip_core/_00194_                                            -0.0000
 chip_core/net14617                                            0.0000
 chip_core/net14614                                            0.0000
 chip_core/net14613                                           -0.0000
 chip_core/_00800_                                             0.0000
 chip_core/net14611                                            0.0000
 chip_core/net14609                                           -0.0000
 chip_core/net14602                                            0.0000
 chip_core/net4307                                             0.0000
 chip_core/net9396                                            -0.0000
 chip_core/net9395                                            -0.0000
 chip_core/net9394                                             0.0000
 chip_core/net9391                                            -0.0000
 chip_core/net4210                                            -0.0000
 chip_core/net9389                                             0.0000
 chip_core/_09577_                                            -0.0000
 chip_core/_09143_                                            -0.0000
 chip_core/net9387                                             0.0000
 chip_core/net9382                                             0.0000
 chip_core/net9381                                            -0.0000
 chip_core/net5199                                            -0.0000
 chip_core/net5197                                             0.0000
 chip_core/net5194                                             0.0000
 chip_core/net9378                                            -0.0000
 chip_core/net9377                                            -0.0000
 chip_core/net9376                                             0.0000
 chip_core/net4164                                            -0.0000
 chip_core/net4017                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0[2]  -0.0000
 chip_core/net5945                                             0.0000
 chip_core/net1757                                            -0.0000
 chip_core/net1752                                            -0.0000
 chip_core/net1748                                            -0.0000
 chip_core/net9372                                             0.0000
 chip_core/net5188                                            -0.0000
 chip_core/net1731                                            -0.0000
 chip_core/net1638                                            -0.0000
 chip_core/net9369                                             0.0000
 chip_core/net9368                                             0.0000
 chip_core/net9366                                             0.0000
 chip_core/net1570                                            -0.0000
 chip_core/net9365                                             0.0000
 chip_core/net9364                                             0.0000
 chip_core/net1452                                            -0.0000
 chip_core/net9363                                            -0.0000
 chip_core/net9358                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1424                                            -0.0000
 chip_core/net1423                                            -0.0000
 chip_core/net9354                                             0.0000
 chip_core/net1399                                            -0.0000
 chip_core/net9353                                            -0.0000
 chip_core/net9350                                            -0.0000
 chip_core/net9348                                             0.0000
 chip_core/_14214_                                             0.0000
 chip_core/net9347                                             0.0000
 chip_core/net9345                                            -0.0000
 chip_core/net9343                                            -0.0000
 chip_core/housekeeping/net2506                                0.0000
 chip_core/net1294                                            -0.0000
 chip_core/net9342                                            -0.0000
 chip_core/_09910_                                             0.0000
 chip_core/net5155                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/net9339                                             0.0000
 chip_core/net5307                                            -0.0000
 chip_core/net1107                                            -0.0000
 chip_core/net9337                                            -0.0000
 chip_core/housekeeping/net2569                                0.0000
 chip_core/net9335                                            -0.0000
 chip_core/net1000                                            -0.0000
 chip_core/net9332                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net5130                                            -0.0000
 chip_core/_10409_                                             0.0000
 chip_core/housekeeping/net422                                -0.0000
 chip_core/housekeeping/net421                                -0.0000
 chip_core/net9325                                             0.0000
 chip_core/net9324                                             0.0000
 chip_core/_04304_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net403                                -0.0000
 chip_core/housekeeping/_0929_                                -0.0000
 chip_core/net9322                                             0.0000
 chip_core/housekeeping/_1564_                                -0.0000
 chip_core/housekeeping/_3159_                                 0.0000
 chip_core/net9320                                             0.0000
 chip_core/housekeeping/net385                                -0.0000
 chip_core/housekeeping/net383                                -0.0000
 chip_core/net9319                                             0.0000
 chip_core/housekeeping/net382                                -0.0000
 chip_core/housekeeping/net379                                -0.0000
 chip_core/net9318                                             0.0000
 chip_core/housekeeping/net378                                -0.0000
 chip_core/housekeeping/net376                                -0.0000
 chip_core/housekeeping/net373                                -0.0000
 chip_core/housekeeping/net368                                -0.0000
 chip_core/net9316                                             0.0000
 chip_core/net9314                                            -0.0000
 chip_core/_01169_                                            -0.0000
 chip_core/housekeeping/_1873_                                -0.0000
 chip_core/housekeeping/_0918_                                -0.0000
 chip_core/net9313                                            -0.0000
 chip_core/housekeeping/_1026_                                -0.0000
 chip_core/housekeeping/_0013_                                -0.0000
 chip_core/housekeeping/_0012_                                -0.0000
 chip_core/net9312                                             0.0000
 chip_core/housekeeping/_0010_                                -0.0000
 chip_core/housekeeping/_0909_                                -0.0000
 chip_core/housekeeping/_0906_                                -0.0000
 chip_core/housekeeping/net94                                 -0.0000
 chip_core/housekeeping/net3353                                0.0000
 chip_core/housekeeping/net3351                                0.0000
 chip_core/net9309                                             0.0000
 chip_core/_01166_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/housekeeping/net3346                                0.0000
 chip_core/housekeeping/_0001_                                -0.0000
 chip_core/net9306                                             0.0000
 chip_core/housekeeping/net121                                -0.0000
 chip_core/net9301                                            -0.0000
 chip_core/housekeeping/_3174_                                 0.0000
 chip_core/housekeeping/_0886_                                -0.0000
 chip_core/net9300                                            -0.0000
 chip_core/net5118                                             0.0000
 chip_core/housekeeping/net1553                                0.0000
 chip_core/net5113                                             0.0000
 chip_core/mprj/mprj/net768                                   -0.0000
 chip_core/net14599                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net14597                                            0.0000
 chip_core/net14593                                            0.0000
 chip_core/net14592                                            0.0000
 chip_core/net14591                                            0.0000
 chip_core/net14588                                            0.0000
 chip_core/net14587                                           -0.0000
 chip_core/net14585                                            0.0000
 chip_core/net14584                                            0.0000
 chip_core/net14583                                            0.0000
 chip_core/net14581                                            0.0000
 chip_core/net14580                                            0.0000
 chip_core/net14578                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_04197_                                            -0.0000
 chip_core/net6809                                             0.0000
 chip_core/net14577                                            0.0000
 chip_core/net14575                                            0.0000
 chip_core/net14569                                           -0.0000
 chip_core/net14567                                           -0.0000
 chip_core/net6741                                             0.0000
 chip_core/net14561                                            0.0000
 chip_core/net14559                                            0.0000
 chip_core/net14557                                           -0.0000
 chip_core/net14555                                            0.0000
 chip_core/net14553                                            0.0000
 chip_core/net14549                                            0.0000
 chip_core/net11852                                           -0.0000
 chip_core/net14545                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net14539                                           -0.0000
 chip_core/net6460                                            -0.0000
 chip_core/net14535                                           -0.0000
 chip_core/net14531                                           -0.0000
 chip_core/net14529                                           -0.0000
 chip_core/net14527                                            0.0000
 chip_core/net14521                                            0.0000
 chip_core/net14519                                            0.0000
 chip_core/net6320                                             0.0000
 chip_core/net14517                                            0.0000
 chip_core/net14515                                            0.0000
 chip_core/net14511                                            0.0000
 chip_core/net14509                                            0.0000
 chip_core/net14505                                            0.0000
 chip_core/net14501                                           -0.0000
 chip_core/_00515_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/net1803                                            -0.0000
 chip_core/net4825                                            -0.0000
 chip_core/net6228                                             0.0000
 chip_core/_13027_                                            -0.0000
 chip_core/net9294                                            -0.0000
 chip_core/net9293                                             0.0000
 chip_core/_03913_                                             0.0000
 chip_core/net9292                                             0.0000
 chip_core/net9287                                             0.0000
 chip_core/net9286                                             0.0000
 chip_core/net9284                                             0.0000
 chip_core/net9283                                             0.0000
 chip_core/net9282                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net11168                                            0.0000
 chip_core/net7945                                             0.0000
 chip_core/_12150_                                            -0.0000
 chip_core/_08483_                                             0.0000
 chip_core/net5099                                             0.0000
 chip_core/_08482_                                             0.0000
 chip_core/net9273                                             0.0000
 chip_core/net7833                                             0.0000
 chip_core/net7824                                             0.0000
 chip_core/net9271                                             0.0000
 chip_core/net9270                                            -0.0000
 chip_core/_14442_                                            -0.0000
 chip_core/net9269                                            -0.0000
 chip_core/net9267                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net1640                                            -0.0000
 chip_core/net9265                                            -0.0000
 chip_core/_12138_                                            -0.0000
 chip_core/net9261                                            -0.0000
 chip_core/_03655_                                            -0.0000
 chip_core/net5078                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net9257                                            -0.0000
 chip_core/_07834_                                            -0.0000
 chip_core/net9256                                            -0.0000
 chip_core/net7692                                            -0.0000
 chip_core/net7649                                             0.0000
 chip_core/net9255                                             0.0000
 chip_core/_07820_                                             0.0000
 chip_core/net9251                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_12115_                                            -0.0000
 chip_core/_07819_                                             0.0000
 chip_core/net9244                                             0.0000
 chip_core/net7468                                            -0.0000
 chip_core/_00698_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_12106_                                            -0.0000
 chip_core/net9235                                             0.0000
 chip_core/_00697_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 chip_core/net1567                                            -0.0000
 chip_core/net9234                                             0.0000
 chip_core/net9231                                            -0.0000
 chip_core/_11650_                                            -0.0000
 chip_core/_09867_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net7016                                            -0.0000
 chip_core/net9228                                            -0.0000
 chip_core/net5042                                            -0.0000
 chip_core/_15181_                                            -0.0000
 chip_core/net9227                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net4773                                            -0.0000
 chip_core/_08585_                                            -0.0000
 chip_core/_08581_                                            -0.0000
 chip_core/net5038                                             0.0000
 chip_core/_13295_                                             0.0000
 chip_core/net9219                                             0.0000
 chip_core/net4699                                            -0.0000
 chip_core/net9218                                            -0.0000
 chip_core/net9217                                            -0.0000
 chip_core/net9212                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net4482                                             0.0000
 chip_core/_04799_                                             0.0000
 chip_core/_08553_                                             0.0000
 chip_core/net9204                                            -0.0000
 chip_core/_13262_                                            -0.0000
 chip_core/net5009                                             0.0000
 chip_core/net5006                                            -0.0000
 chip_core/clock_ctrl/reset_delay[2]                           0.0000
 chip_core/net852                                             -0.0000
 chip_core/net834                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/clock_ctrl/reset_delay[1]                           0.0000
 chip_core/_14503_                                             0.0000
 chip_core/net833                                             -0.0000
 chip_core/net831                                             -0.0000
 chip_core/net818                                             -0.0000
 chip_core/_02882_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[7]  -0.0000
 chip_core/net809                                             -0.0000
 chip_core/_09145_                                             0.0000
 chip_core/net4077                                             0.0000
 chip_core/_09142_                                            -0.0000
 chip_core/net781                                             -0.0000
 chip_core/net777                                             -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[17].A  -0.0000
 chip_core/_05073_                                            -0.0000
 chip_core/_08516_                                             0.0000
 chip_core/_08515_                                             0.0000
 chip_core/_08931_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[1]   0.0000
 chip_core/net771                                             -0.0000
 chip_core/net767                                             -0.0000
 chip_core/_11337_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A1[0]   0.0000
 chip_core/net763                                             -0.0000
 chip_core/net1756                                            -0.0000
 chip_core/net762                                             -0.0000
 chip_core/net761                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net1755                                            -0.0000
 chip_core/net1754                                            -0.0000
 chip_core/net756                                             -0.0000
 chip_core/net1746                                            -0.0000
 chip_core/net5904                                            -0.0000
 chip_core/net5897                                             0.0000
 chip_core/net751                                             -0.0000
 chip_core/_02848_                                            -0.0000
 chip_core/net750                                             -0.0000
 chip_core/net1556                                            -0.0000
 chip_core/net743                                             -0.0000
 chip_core/net740                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[8]  -0.0000
 chip_core/_02828_                                             0.0000
 chip_core/net1440                                            -0.0000
 chip_core/net1425                                            -0.0000
 chip_core/net1419                                            -0.0000
 chip_core/net1416                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[5]  -0.0000
 chip_core/net722                                             -0.0000
 chip_core/net1415                                            -0.0000
 chip_core/_15260_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A0[1]   0.0000
 chip_core/net1373                                            -0.0000
 chip_core/net1353                                            -0.0000
 chip_core/net1348                                            -0.0000
 chip_core/net1347                                            -0.0000
 chip_core/net1346                                            -0.0000
 chip_core/net1304                                            -0.0000
 chip_core/net707                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1303                                            -0.0000
 chip_core/net14937                                           -0.0000
 chip_core/net1292                                            -0.0000
 chip_core/net1291                                            -0.0000
 chip_core/_09905_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[18]  -0.0000
 chip_core/net704                                             -0.0000
 chip_core/_12089_                                             0.0000
 chip_core/net696                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/housekeeping/_1670_                                 0.0000
 chip_core/housekeeping/_1617_                                -0.0000
 chip_core/housekeeping/_3158_                                -0.0000
 chip_core/housekeeping/net396                                -0.0000
 chip_core/housekeeping/net394                                -0.0000
 chip_core/net694                                             -0.0000
 chip_core/housekeeping/net393                                -0.0000
 chip_core/housekeeping/_0024_                                 0.0000
 chip_core/housekeeping/net386                                -0.0000
 chip_core/housekeeping/net384                                -0.0000
 chip_core/housekeeping/net380                                -0.0000
 chip_core/housekeeping/_0023_                                 0.0000
 chip_core/housekeeping/net377                                -0.0000
 chip_core/net690                                             -0.0000
 chip_core/housekeeping/net369                                -0.0000
 chip_core/housekeeping/_1450_                                -0.0000
 chip_core/housekeeping/_0020_                                -0.0000
 chip_core/net688                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_1448_                                -0.0000
 chip_core/housekeeping/_0905_                                -0.0000
 chip_core/housekeeping/net3385                               -0.0000
 chip_core/housekeeping/net3362                                0.0000
 chip_core/housekeeping/net3357                                0.0000
 chip_core/housekeeping/_0794_                                -0.0000
 chip_core/housekeeping/_0791_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[2]   0.0000
 chip_core/housekeeping/_0790_                                -0.0000
 chip_core/housekeeping/net141                                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[7]  -0.0000
 chip_core/housekeeping/_0055_                                -0.0000
 chip_core/housekeeping/_0053_                                 0.0000
 chip_core/housekeeping/_0050_                                -0.0000
 chip_core/housekeeping/_0788_                                -0.0000
 chip_core/housekeeping/_0784_                                 0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.Do0MUX.A1[0]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[6]  -0.0000
 chip_core/_10549_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[1].X  -0.0000
 chip_core/housekeeping/_0048_                                -0.0000
 chip_core/housekeeping/_0046_                                -0.0000
 chip_core/housekeeping/_3178_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[5]  -0.0000
 chip_core/housekeeping/_0045_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.Do0MUX.A0[4]  -0.0000
 chip_core/net621                                             -0.0000
 chip_core/housekeeping/_0042_                                -0.0000
 chip_core/housekeeping/_0041_                                -0.0000
 chip_core/housekeeping/net501                                -0.0000
 chip_core/housekeeping/_0038_                                -0.0000
 chip_core/mprj/mprj/net822                                   -0.0000
 chip_core/net616                                             -0.0000
 chip_core/mprj/mprj/net661                                   -0.0000
 chip_core/net601                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_12057_                                            -0.0000
 chip_core/net581                                             -0.0000
 chip_core/_13091_                                            -0.0000
 chip_core/net6740                                             0.0000
 chip_core/net574                                             -0.0000
 chip_core/net573                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/net8919                                             0.0000
 chip_core/net12063                                           -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[28]  -0.0000
 chip_core/soc.core.count[3]                                   0.0000
 chip_core/_15360_                                            -0.0000
 chip_core/net572                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_11579_                                            -0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_csrMapping_writeDataSignal[17]   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_13026_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A0[7]  -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/_13022_                                             0.0000
 chip_core/_03289_                                             0.0000
 chip_core/_13855_                                            -0.0000
 chip_core/_15489_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net11269                                            0.0000
 chip_core/net11243                                           -0.0000
 chip_core/net11148                                            0.0000
 chip_core/net11143                                           -0.0000
 chip_core/net11114                                           -0.0000
 chip_core/_12159_                                            -0.0000
 chip_core/_12982_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_11939_                                            -0.0000
 chip_core/net3575                                            -0.0000
 chip_core/_12975_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[3]   0.0000
 chip_core/net7711                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[1]   0.0000
 chip_core/_13809_                                             0.0000
 chip_core/_13804_                                             0.0000
 chip_core/_07833_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.Do0MUX.A1[0]  -0.0000
 chip_core/net3470                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[14].A         -0.0000
 chip_core/net7680                                             0.0000
 chip_core/_09078_                                            -0.0000
 chip_core/net7541                                            -0.0000
 chip_core/net7515                                            -0.0000
 chip_core/_12110_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_07816_                                            -0.0000
 chip_core/net7478                                             0.0000
 chip_core/net7308                                             0.0000
 chip_core/net7118                                             0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[1].X  -0.0000
 chip_core/net4936                                             0.0000
 chip_core/net4878                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[6]  -0.0000
 chip_core/net4876                                             0.0000
 chip_core/net4818                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.Do0MUX.A0[4]   0.0000
 chip_core/_13931_                                             0.0000
 chip_core/_12259_                                             0.0000
 chip_core/net4283                                            -0.0000
 chip_core/net8362                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net4755                                            -0.0000
 chip_core/_03778_                                             0.0000
 chip_core/_15176_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[7]        -0.0000
 chip_core/net4657                                             0.0000
 chip_core/net4630                                             0.0000
 chip_core/net4614                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[31].A         -0.0000
 chip_core/_14541_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[1]         0.0000
 chip_core/_03349_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A1[0]         0.0000
 chip_core/housekeeping/_0186_                                -0.0000
 chip_core/_12232_                                            -0.0000
 chip_core/_13612_                                            -0.0000
 chip_core/net4494                                            -0.0000
 chip_core/housekeeping/_0173_                                 0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/net4492                                             0.0000
 chip_core/_14527_                                            -0.0000
 chip_core/net4413                                            -0.0000
 chip_core/_13268_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[8]        -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[5]        -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.DIBUF[1].X  -0.0000
 chip_core/_13258_                                            -0.0000
 chip_core/_13246_                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A0[1]         0.0000
 chip_core/_03305_                                            -0.0000
 chip_core/net4195                                             0.0000
 chip_core/_13607_                                             0.0000
 chip_core/_08930_                                             0.0000
 chip_core/net8121                                             0.0000
 chip_core/net1806                                            -0.0000
 chip_core/net1804                                            -0.0000
 chip_core/_13635_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.DIBUF[2].X  -0.0000
 chip_core/_03052_                                            -0.0000
 chip_core/net1646                                            -0.0000
 chip_core/net5818                                             0.0000
 chip_core/net1623                                            -0.0000
 chip_core/net1533                                            -0.0000
 chip_core/net1531                                            -0.0000
 chip_core/net1527                                            -0.0000
 chip_core/net5665                                            -0.0000
 chip_core/net1442                                            -0.0000
 chip_core/net1441                                            -0.0000
 chip_core/net1430                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[2]         0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/net1429                                            -0.0000
 chip_core/net1417                                            -0.0000
 chip_core/soc.core.uart_enabled                              -0.0000
 chip_core/net1375                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.Do0MUX.A1[0]         0.0000
 chip_core/net1355                                            -0.0000
 chip_core/net5523                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[6]        -0.0000
 chip_core/_15239_                                             0.0000
 chip_core/_09904_                                            -0.0000
 chip_core/net1140                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.Do0MUX.A0[4]        -0.0000
 chip_core/_15236_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/net1139                                            -0.0000
 chip_core/_08631_                                             0.0000
 chip_core/_11042_                                            -0.0000
 chip_core/_09250_                                             0.0000
 chip_core/_09249_                                             0.0000
 chip_core/housekeeping/_0030_                                -0.0000
 chip_core/housekeeping/_1616_                                -0.0000
 chip_core/_00679_                                            -0.0000
 chip_core/net931                                             -0.0000
 chip_core/housekeeping/_0027_                                 0.0000
 chip_core/housekeeping/net397                                -0.0000
 chip_core/housekeeping/net395                                -0.0000
 chip_core/housekeeping/net392                                -0.0000
 chip_core/housekeeping/_1972_                                -0.0000
 chip_core/housekeeping/net391                                -0.0000
 chip_core/housekeeping/net390                                -0.0000
 chip_core/housekeeping/net389                                -0.0000
 chip_core/housekeeping/_1845_                                -0.0000
 chip_core/housekeeping/_0902_                                -0.0000
 chip_core/housekeeping/net127                                -0.0000
 chip_core/mprj/mprj/net448                                    0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[1].X  -0.0000
 chip_core/mprj/mprj/net431                                    0.0000
 chip_core/_11022_                                            -0.0000
 chip_core/housekeeping/_0052_                                -0.0000
 chip_core/housekeeping/net574                                -0.0000
 chip_core/housekeeping/net522                                -0.0000
 chip_core/housekeeping/_0773_                                -0.0000
 chip_core/housekeeping/_0772_                                -0.0000
 chip_core/housekeeping/_0770_                                -0.0000
 chip_core/housekeeping/_0036_                                -0.0000
 chip_core/_03173_                                             0.0000
 chip_core/_08609_                                            -0.0000
 chip_core/net6838                                             0.0000
 chip_core/_09353_                                            -0.0000
 chip_core/_11406_                                             0.0000
 chip_core/net11708                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[3]         0.0000
 chip_core/_09383_                                            -0.0000
 chip_core/_09380_                                            -0.0000
 chip_core/_03106_                                             0.0000
 chip_core/net6319                                             0.0000
 chip_core/_11578_                                            -0.0000
 chip_core/net11508                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[1]         0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.Do0MUX.A1[0]        -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 chip_core/net11501                                            0.0000
 chip_core/net6227                                             0.0000
 chip_core/_13021_                                             0.0000
 chip_core/_13019_                                            -0.0000
 chip_core/net11280                                            0.0000
 chip_core/net11257                                           -0.0000
 chip_core/_08493_                                            -0.0000
 chip_core/net11167                                           -0.0000
 chip_core/net7913                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/_07017_                                            -0.0000
 chip_core/net3693                                            -0.0000
 chip_core/net7854                                            -0.0000
 chip_core/net7812                                            -0.0000
 chip_core/net7783                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.Do0MUX.A0[4]         0.0000
 chip_core/net3560                                             0.0000
 chip_core/_12973_                                            -0.0000
 chip_core/net7702                                             0.0000
 chip_core/_13805_                                            -0.0000
 chip_core/_09089_                                            -0.0000
 chip_core/housekeeping/gpio_configure[24][8]                  0.0000
 chip_core/_14199_                                            -0.0000
 chip_core/net7625                                            -0.0000
 chip_core/_12125_                                            -0.0000
 chip_core/housekeeping/gpio_configure[9][6]                   0.0000
 chip_core/housekeeping/gpio_configure[14][8]                  0.0000
 chip_core/net3378                                             0.0000
 chip_core/net3335                                            -0.0000
 chip_core/_13158_                                             0.0000
 chip_core/housekeeping/gpio_configure[9][4]                   0.0000
 chip_core/housekeeping/hkspi.readmode                        -0.0000
 chip_core/_12029_                                            -0.0000
 chip_core/net9014                                            -0.0000
 chip_core/net13674                                            0.0000
 chip_core/_13156_                                            -0.0000
 chip_core/_13155_                                            -0.0000
 chip_core/housekeeping/gpio_configure[3][9]                   0.0000
 chip_core/net7497                                             0.0000
 chip_core/net7447                                             0.0000
 chip_core/_04256_                                             0.0000
 chip_core/housekeeping/gpio_configure[3][8]                  -0.0000
 chip_core/housekeeping/gpio_configure[29][10]                -0.0000
 chip_core/_07807_                                            -0.0000
 chip_core/_09899_                                             0.0000
 chip_core/housekeeping/gpio_configure[28][12]                -0.0000
 chip_core/_04247_                                            -0.0000
 chip_core/housekeeping/gpio_configure[9][1]                  -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.DIBUF[20].X  -0.0000
 chip_core/housekeeping/gpio_configure[28][11]                 0.0000
 chip_core/housekeeping/gpio_configure[3][6]                   0.0000
 chip_core/_11670_                                            -0.0000
 chip_core/net7297                                            -0.0000
 chip_core/net7237                                             0.0000
 chip_core/housekeeping/gpio_configure[28][10]                 0.0000
 chip_core/housekeeping/gpio_configure[3][5]                   0.0000
 chip_core/_06950_                                             0.0000
 chip_core/_11664_                                             0.0000
 chip_core/housekeeping/gpio_configure[27][11]                 0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.DIBUF[2].X  -0.0000
 chip_core/housekeeping/gpio_configure[3][2]                   0.0000
 chip_core/net7121                                             0.0000
 chip_core/housekeeping/gpio_configure[26][12]                -0.0000
 chip_core/housekeeping/wbbd_state[8]                         -0.0000
 chip_core/net965                                             -0.0000
 chip_core/housekeeping/gpio_configure[3][1]                   0.0000
 chip_core/_13951_                                             0.0000
 chip_core/_10604_                                            -0.0000
 chip_core/net4959                                             0.0000
 chip_core/housekeeping/gpio_configure[26][11]                 0.0000
 chip_core/net7015                                            -0.0000
 chip_core/net4907                                             0.0000
 chip_core/net4863                                             0.0000
 chip_core/_12265_                                             0.0000
 chip_core/_12262_                                             0.0000
 chip_core/housekeeping/wbbd_state[3]                          0.0000
 chip_core/_14142_                                            -0.0000
 chip_core/housekeeping/gpio_configure[24][10]                -0.0000
 chip_core/net12152                                            0.0000
 chip_core/housekeeping/wbbd_state[1]                          0.0000
 chip_core/housekeeping/wbbd_state[0]                          0.0000
 chip_core/net4790                                             0.0000
 chip_core/housekeeping/mgmt_gpio_data[37]                     0.0000
 chip_core/housekeeping/mgmt_gpio_data_buf[23]                 0.0000
 chip_core/housekeeping/gpio_configure[23][10]                 0.0000
 chip_core/housekeeping/mgmt_gpio_data[36]                    -0.0000
 chip_core/housekeeping/gpio_configure[22][12]                -0.0000
 chip_core/_12016_                                            -0.0000
 chip_core/net12064                                            0.0000
 chip_core/_13504_                                             0.0000
 chip_core/_13502_                                            -0.0000
 chip_core/_07112_                                             0.0000
 chip_core/housekeeping/gpio_configure[22][11]                -0.0000
 chip_core/_11619_                                            -0.0000
 chip_core/_11618_                                            -0.0000
 chip_core/_13918_                                             0.0000
 chip_core/_08570_                                             0.0000
 chip_core/housekeeping/gpio_configure[21][11]                -0.0000
 chip_core/_14538_                                            -0.0000
 chip_core/net4520                                            -0.0000
 chip_core/net4503                                            -0.0000
 chip_core/housekeeping/gpio_configure[21][10]                 0.0000
 chip_core/housekeeping/mgmt_gpio_data[31]                     0.0000
 chip_core/_08567_                                             0.0000
 chip_core/housekeeping/gpio_configure[20][12]                 0.0000
 chip_core/housekeeping/mgmt_gpio_data[30]                    -0.0000
 chip_core/housekeeping/gpio_configure[25][4]                  0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[6].Z  -0.0000
 chip_core/_12011_                                             0.0000
 chip_core/net4497                                            -0.0000
 chip_core/housekeeping/net345                                 0.0000
 chip_core/_08559_                                             0.0000
 chip_core/housekeeping/net344                                 0.0000
 chip_core/housekeeping/net340                                -0.0000
 chip_core/_12218_                                             0.0000
 chip_core/_08541_                                             0.0000
 chip_core/housekeeping/net339                                 0.0000
 chip_core/housekeeping/net336                                 0.0000
 chip_core/housekeeping/net332                                 0.0000
 chip_core/housekeeping/net328                                 0.0000
 chip_core/_13243_                                            -0.0000
 chip_core/housekeeping/net325                                 0.0000
 chip_core/housekeeping/net324                                 0.0000
 chip_core/housekeeping/net322                                 0.0000
 chip_core/housekeeping/net321                                -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 chip_core/_12004_                                            -0.0000
 chip_core/net2536                                            -0.0000
 chip_core/net4092                                            -0.0000
 chip_core/net8120                                            -0.0000
 chip_core/housekeeping/net316                                 0.0000
 chip_core/_02871_                                             0.0000
 chip_core/housekeeping/net315                                 0.0000
 chip_core/housekeeping/net314                                 0.0000
 chip_core/_08932_                                            -0.0000
 chip_core/net1818                                            -0.0000
 chip_core/net1808                                            -0.0000
 chip_core/net8007                                             0.0000
 chip_core/_12371_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/net1717                                            -0.0000
 chip_core/net1699                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/net1602                                            -0.0000
 chip_core/_08903_                                            -0.0000
 chip_core/net1562                                            -0.0000
 chip_core/net5723                                             0.0000
 chip_core/net1538                                            -0.0000
 chip_core/housekeeping/mgmt_gpio_data_buf[16]                 0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/net1535                                            -0.0000
 chip_core/net1534                                            -0.0000
 chip_core/net1456                                            -0.0000
 chip_core/housekeeping/gpio_configure[36][7]                  0.0000
 chip_core/net1443                                            -0.0000
 chip_core/net1433                                            -0.0000
 chip_core/housekeeping/gpio_configure[26][9]                 -0.0000
 chip_core/net1432                                            -0.0000
 chip_core/net1431                                             0.0000
 chip_core/housekeeping/gpio_configure[8][12]                 -0.0000
 chip_core/housekeeping/mgmt_gpio_data[28]                     0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/_06790_                                            -0.0000
 chip_core/housekeeping/gpio_configure[26][8]                  0.0000
 chip_core/housekeeping/gpio_configure[36][5]                 -0.0000
 chip_core/housekeeping/mgmt_gpio_data[27]                     0.0000
 chip_core/net1356                                            -0.0000
 chip_core/_09285_                                            -0.0000
 chip_core/housekeeping/gpio_configure[16][9]                  0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/net1190                                            -0.0000
 chip_core/net1142                                            -0.0000
 chip_core/housekeeping/mgmt_gpio_data[26]                     0.0000
 chip_core/_06762_                                             0.0000
 chip_core/housekeeping/gpio_configure[30][9]                 -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 chip_core/_11040_                                             0.0000
 chip_core/housekeeping/gpio_configure[30][8]                 -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].Z  -0.0000
 chip_core/_10837_                                             0.0000
 chip_core/housekeeping/gpio_configure[16][7]                  0.0000
 chip_core/_09251_                                             0.0000
 chip_core/housekeeping/net298                                 0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.DEC0.EN   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/net2082                                            -0.0000
 chip_core/net2535                                            -0.0000
 chip_core/_09248_                                            -0.0000
 chip_core/_09247_                                             0.0000
 chip_core/housekeeping/net297                                -0.0000
 chip_core/housekeeping/net432                                -0.0000
 chip_core/housekeeping/_2624_                                 0.0000
 chip_core/housekeeping/net291                                -0.0000
 chip_core/housekeeping/_2981_                                -0.0000
 chip_core/housekeeping/gpio_configure[16][6]                 -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 chip_core/housekeeping/_0067_                                -0.0000
 chip_core/housekeeping/mgmt_gpio_data[23]                    -0.0000
 chip_core/housekeeping/net128                                -0.0000
 chip_core/housekeeping/net123                                 0.0000
 chip_core/housekeeping/net286                                 0.0000
 chip_core/housekeeping/net120                                -0.0000
 chip_core/housekeeping/net117                                 0.0000
 chip_core/housekeeping/net112                                -0.0000
 chip_core/housekeeping/net111                                -0.0000
 chip_core/housekeeping/gpio_configure[26][3]                 -0.0000
 chip_core/housekeeping/gpio_configure[30][6]                 -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 chip_core/housekeeping/net1633                                0.0000
 chip_core/housekeeping/net1613                               -0.0000
 chip_core/housekeeping/gpio_configure[6][11]                  0.0000
 chip_core/housekeeping/_3172_                                -0.0000
 chip_core/housekeeping/_0774_                                 0.0000
 chip_core/housekeeping/net279                                -0.0000
 chip_core/housekeeping/_0771_                                -0.0000
 chip_core/net9136                                             0.0000
 chip_core/housekeeping/gpio_configure[30][5]                  0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/_09231_                                             0.0000
 chip_core/housekeeping/gpio_configure[5][8]                   0.0000
 chip_core/housekeeping/pad_count_1[3]                         0.0000
 chip_core/_11434_                                             0.0000
 chip_core/housekeeping/gpio_configure[6][10]                 -0.0000
 chip_core/_03584_                                            -0.0000
 chip_core/net6916                                             0.0000
 chip_core/housekeeping/net266                                 0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/net2528                                            -0.0000
 chip_core/net8026                                             0.0000
 chip_core/_13728_                                             0.0000
 chip_core/_13099_                                            -0.0000
 chip_core/_03572_                                            -0.0000
 chip_core/_03568_                                            -0.0000
 chip_core/housekeeping/gpio_configure[5][12]                  0.0000
 chip_core/net11959                                            0.0000
 chip_core/housekeeping/gpio_configure[5][11]                  0.0000
 chip_core/housekeeping/pad_count_1[1]                        -0.0000
 chip_core/net6600                                            -0.0000
 chip_core/housekeeping/gpio_configure[16][2]                 -0.0000
 chip_core/_08355_                                            -0.0000
 chip_core/housekeeping/pad_count_1[0]                        -0.0000
 chip_core/_03540_                                            -0.0000
 chip_core/housekeeping/serial_data_staging_2[11]             -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[4].Z  -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/_03538_                                            -0.0000
 chip_core/_13058_                                            -0.0000
 chip_core/housekeeping/hkspi.ldata[6]                         0.0000
 chip_core/_03536_                                            -0.0000
 chip_core/_03534_                                            -0.0000
 chip_core/housekeeping/serial_data_staging_2[10]              0.0000
 chip_core/net11715                                            0.0000
 chip_core/_09384_                                            -0.0000
 chip_core/housekeeping/gpio_configure[30][0]                 -0.0000
 chip_core/housekeeping/hkspi.state[4]                        -0.0000
 chip_core/_09381_                                            -0.0000
 chip_core/housekeeping/gpio_configure[10][5]                 -0.0000
 chip_core/_03526_                                            -0.0000
 chip_core/_03522_                                            -0.0000
 chip_core/housekeeping/hkspi.ldata[5]                         0.0000
 chip_core/housekeeping/hkspi.state[3]                        -0.0000
 chip_core/housekeeping/gpio_configure[3][12]                 -0.0000
 chip_core/housekeeping/hkspi.state[2]                        -0.0000
 chip_core/_11572_                                            -0.0000
 chip_core/_13455_                                            -0.0000
 chip_core/net11536                                            0.0000
 chip_core/housekeeping/serial_data_staging_1[9]              -0.0000
 chip_core/housekeeping/hkspi.ldata[3]                         0.0000
 chip_core/housekeeping/hkspi.state[1]                         0.0000
 chip_core/net6212                                             0.0000
 chip_core/housekeeping/gpio_configure[5][0]                  -0.0000
 chip_core/housekeeping/serial_data_staging_1[8]               0.0000
 chip_core/net11419                                            0.0000
 chip_core/housekeeping/hkspi.ldata[2]                         0.0000
 chip_core/housekeeping/hkspi.state[0]                        -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/_13018_                                             0.0000
 chip_core/mgmt_buffers.mprj_dat_o_user[12]                   -0.0000
 chip_core/housekeeping/serial_data_staging_1[6]              -0.0000
 chip_core/net11282                                            0.0000
 chip_core/housekeeping/gpio_configure[1][12]                 -0.0000
 chip_core/housekeeping/serial_data_staging_1[4]              -0.0000
 chip_core/housekeeping/serial_bb_data_2                       0.0000
 chip_core/housekeeping/wbbd_write                             0.0000
 chip_core/housekeeping/serial_data_staging_1[3]               0.0000
 chip_core/housekeeping/wbbd_addr[3]                          -0.0000
 chip_core/housekeeping/serial_data_staging_1[2]               0.0000
 chip_core/housekeeping/pad_count_2[5]                        -0.0000
 chip_core/soc.core.csrbank10_ev_status_w                      0.0000
 chip_core/housekeeping/serial_data_staging_1[1]              -0.0000
 chip_core/housekeeping/xfer_count[2]                          0.0000
 chip_core/_11500_                                             0.0000
 chip_core/housekeeping/serial_data_staging_1[0]               0.0000
 chip_core/housekeeping/xfer_count[1]                          0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[6].A          -0.0000
 chip_core/net7699                                             0.0000
 chip_core/net7672                                            -0.0000
 chip_core/housekeeping/xfer_count[0]                         -0.0000
 chip_core/_12965_                                            -0.0000
 chip_core/housekeeping/gpio_configure[37][8]                  0.0000
 chip_core/housekeeping/pad_count_2[2]                        -0.0000
 chip_core/housekeeping/pad_count_2[1]                        -0.0000
 chip_core/housekeeping/gpio_configure[27][9]                  0.0000
 chip_core/housekeeping/pad_count_2[0]                         0.0000
 chip_core/housekeeping/gpio_configure[27][8]                  0.0000
 chip_core/housekeeping/gpio_configure[27][7]                  0.0000
 chip_core/housekeeping/gpio_configure[27][6]                 -0.0000
 chip_core/housekeeping/gpio_configure[17][8]                  0.0000
 chip_core/net916                                             -0.0000
 chip_core/net7430                                             0.0000
 chip_core/housekeeping/gpio_configure[27][5]                 -0.0000
 chip_core/housekeeping/gpio_configure[31][8]                 -0.0000
 chip_core/net915                                             -0.0000
 chip_core/housekeeping/reset_reg                             -0.0000
 chip_core/_07801_                                            -0.0000
 chip_core/housekeeping/serial_data_staging_2[9]              -0.0000
 chip_core/_11677_                                             0.0000
 chip_core/housekeeping/gpio_configure[31][7]                 -0.0000
 chip_core/net866                                             -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 chip_core/net5788                                            -0.0000
 chip_core/net7239                                             0.0000
 chip_core/housekeeping/serial_data_staging_2[8]              -0.0000
 chip_core/net6662                                            -0.0000
 chip_core/_06952_                                            -0.0000
 chip_core/housekeeping/gpio_configure[21][9]                 -0.0000
 chip_core/_10612_                                             0.0000
 chip_core/housekeeping/mgmt_gpio_data_buf[6]                  0.0000
 chip_core/housekeeping/gpio_configure[6][9]                   0.0000
 chip_core/net783                                             -0.0000
 chip_core/net7109                                             0.0000
 chip_core/housekeeping/gpio_configure[17][5]                  0.0000
 chip_core/_10609_                                            -0.0000
 chip_core/housekeeping/gpio_configure[31][5]                  0.0000
 chip_core/net782                                             -0.0000
 chip_core/net764                                             -0.0000
 chip_core/net7003                                            -0.0000
 chip_core/housekeeping/gpio_configure[17][4]                 -0.0000
 chip_core/housekeeping/serial_data_staging_2[6]               0.0000
 chip_core/_13104_                                            -0.0000
 chip_core/net4871                                             0.0000
 chip_core/net4817                                            -0.0000
 chip_core/housekeeping/gpio_configure[31][4]                 -0.0000
 chip_core/housekeeping/gpio_configure[6][7]                  -0.0000
 chip_core/_14552_                                            -0.0000
 chip_core/_14550_                                            -0.0000
 chip_core/_13924_                                             0.0000
 chip_core/housekeeping/gpio_configure[17][3]                 -0.0000
 chip_core/housekeeping/mgmt_gpio_data_buf[3]                  0.0000
 chip_core/net689                                             -0.0000
 chip_core/_11620_                                            -0.0000
 chip_core/net4687                                            -0.0000
 chip_core/net4611                                            -0.0000
 chip_core/_13917_                                            -0.0000
 chip_core/_13916_                                            -0.0000
 chip_core/housekeeping/mgmt_gpio_data_buf[2]                 -0.0000
 chip_core/housekeeping/gpio_configure[11][7]                  0.0000
 chip_core/net4534                                             0.0000
 chip_core/housekeeping/serial_data_staging_2[3]              -0.0000
 chip_core/net4481                                             0.0000
 chip_core/housekeeping/gpio_configure[19][11]                -0.0000
 chip_core/housekeeping/gpio_configure[11][6]                 -0.0000
 chip_core/net595                                             -0.0000
 chip_core/net4415                                             0.0000
 chip_core/net4412                                            -0.0000
 chip_core/_14523_                                            -0.0000
 chip_core/housekeeping/gpio_configure[17][0]                 -0.0000
 chip_core/_03096_                                            -0.0000
 chip_core/housekeeping/gpio_configure[11][5]                 -0.0000
 chip_core/net3894                                             0.0000
 chip_core/net3884                                             0.0000
 chip_core/_15538_                                            -0.0000
 chip_core/net8275                                            -0.0000
 chip_core/net4063                                             0.0000
 chip_core/housekeeping/serial_data_staging_2[0]              -0.0000
 chip_core/net1918                                            -0.0000
 chip_core/_08933_                                            -0.0000
 chip_core/housekeeping/gpio_configure[17][12]                -0.0000
 chip_core/net7623                                            -0.0000
 chip_core/net7072                                             0.0000
 chip_core/net1825                                            -0.0000
 chip_core/net1820                                            -0.0000
 chip_core/_08509_                                            -0.0000
 chip_core/_08503_                                             0.0000
 chip_core/_08500_                                             0.0000
 chip_core/housekeeping/gpio_configure[17][11]                 0.0000
 chip_core/_09128_                                            -0.0000
 chip_core/net1774                                            -0.0000
 chip_core/net1770                                            -0.0000
 chip_core/_14256_                                            -0.0000
 chip_core/housekeeping/gpio_configure[0][2]                  -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 chip_core/net1718                                            -0.0000
 chip_core/net1715                                            -0.0000
 chip_core/net1714                                            -0.0000
 chip_core/net1711                                            -0.0000
 chip_core/net1706                                            -0.0000
 chip_core/_12366_                                            -0.0000
 chip_core/net4431                                             0.0000
 chip_core/_12364_                                            -0.0000
 chip_core/net1631                                            -0.0000
 chip_core/net1627                                            -0.0000
 chip_core/net1626                                            -0.0000
 chip_core/housekeeping/gpio_configure[14][12]                 0.0000
 chip_core/net1617                                            -0.0000
 chip_core/net1616                                            -0.0000
 chip_core/net1614                                            -0.0000
 chip_core/net1613                                            -0.0000
 chip_core/net1612                                            -0.0000
 chip_core/net1611                                            -0.0000
 chip_core/housekeeping/hkspi.addr[7]                         -0.0000
 chip_core/net4354                                             0.0000
 chip_core/net4228                                            -0.0000
 chip_core/net1600                                            -0.0000
 chip_core/_08905_                                             0.0000
 chip_core/housekeeping/gpio_configure[13][12]                 0.0000
 chip_core/net1599                                            -0.0000
 chip_core/net1597                                            -0.0000
 chip_core/housekeeping/gpio_configure[28][9]                 -0.0000
 chip_core/housekeeping/hkspi.pre_pass_thru_user               0.0000
 chip_core/net1546                                            -0.0000
 chip_core/net1544                                            -0.0000
 chip_core/net1536                                            -0.0000
 chip_core/housekeeping/gpio_configure[13][11]                 0.0000
 chip_core/net1436                                            -0.0000
 chip_core/net1434                                            -0.0000
 chip_core/net5602                                             0.0000
 chip_core/housekeeping/gpio_configure[28][7]                  0.0000
 chip_core/net4202                                             0.0000
 chip_core/net4015                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/net2497                                            -0.0000
 chip_core/_09971_                                            -0.0000
 chip_core/_09900_                                             0.0000
 chip_core/housekeeping/hkspi.addr[1]                         -0.0000
 chip_core/housekeeping/gpio_configure[18][7]                 -0.0000
 chip_core/_00281_                                             0.0000
 chip_core/housekeeping/gpio_configure[32][7]                 -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.DIBUF[24].X         -0.0000
 chip_core/net5295                                             0.0000
 chip_core/_12309_                                             0.0000
 chip_core/housekeeping/hkspi.addr[0]                          0.0000
 chip_core/net5243                                            -0.0000
 chip_core/_07797_                                            -0.0000
 chip_core/_07795_                                            -0.0000
 chip_core/housekeeping/gpio_configure[30][11]                -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 chip_core/_09256_                                             0.0000
 chip_core/housekeeping/gpio_configure[22][7]                 -0.0000
 chip_core/_08627_                                             0.0000
 chip_core/housekeeping/gpio_configure[7][7]                  -0.0000
 chip_core/net9252                                             0.0000
 chip_core/_15500_                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 chip_core/housekeeping/net481                                 0.0000
 chip_core/housekeeping/hkspi.odata[3]                         0.0000
 chip_core/housekeeping/_2883_                                -0.0000
 chip_core/housekeeping/gpio_configure[7][4]                   0.0000
 chip_core/housekeeping/_1440_                                 0.0000
 chip_core/net5667                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 chip_core/net3089                                            -0.0000
 chip_core/housekeeping/net3382                                0.0000
 chip_core/housekeeping/gpio_configure[12][5]                 -0.0000
 chip_core/housekeeping/gpio_configure[1][8]                  -0.0000
 chip_core/housekeeping/_2955_                                -0.0000
 chip_core/housekeeping/gpio_configure[1][6]                  -0.0000
 chip_core/housekeeping/gpio_configure[12][2]                 -0.0000
 chip_core/housekeeping/gpio_configure[1][5]                  -0.0000
 chip_core/_10449_                                             0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce  -0.0000
 chip_core/housekeeping/hkspi.count[2]                        -0.0000
 chip_core/housekeeping/hkspi.count[1]                        -0.0000
 chip_core/housekeeping/hkspi.count[0]                         0.0000
 chip_core/_15216_                                             0.0000
 chip_core/_11436_                                             0.0000
 chip_core/housekeeping/hkspi.fixed[2]                         0.0000
 chip_core/_11016_                                            -0.0000
 chip_core/_13732_                                            -0.0000
 chip_core/housekeeping/wbbd_data[6]                           0.0000
 chip_core/housekeeping/wbbd_sck                              -0.0000
 chip_core/housekeeping/gpio_configure[29][9]                 -0.0000
 chip_core/housekeeping/hkspi.fixed[0]                         0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/housekeeping/wbbd_data[4]                           0.0000
 chip_core/net2694                                            -0.0000
 chip_core/net2693                                            -0.0000
 chip_core/net2620                                            -0.0000
 chip_core/housekeeping/serial_load_pre                       -0.0000
 chip_core/_11418_                                             0.0000
 chip_core/_13089_                                            -0.0000
 chip_core/housekeeping/wbbd_data[1]                           0.0000
 chip_core/_13088_                                             0.0000
 chip_core/_11412_                                             0.0000
 chip_core/net2598                                            -0.0000
 chip_core/_13708_                                             0.0000
 chip_core/housekeeping/gpio_configure[29][5]                  0.0000
 chip_core/housekeeping/gpio_configure[19][7]                  0.0000
 chip_core/_03558_                                            -0.0000
 chip_core/_13497_                                            -0.0000
 chip_core/housekeeping/gpio_configure[29][3]                 -0.0000
 chip_core/_03550_                                            -0.0000
 chip_core/housekeeping/gpio_configure[19][5]                 -0.0000
 chip_core/_09395_                                            -0.0000
 chip_core/_09394_                                             0.0000
 chip_core/_06887_                                            -0.0000
 chip_core/_13472_                                            -0.0000
 chip_core/housekeeping/gpio_configure[8][8]                  -0.0000
 chip_core/housekeeping/gpio_configure[13][9]                 -0.0000
 chip_core/net2446                                            -0.0000
 chip_core/net2442                                            -0.0000
 chip_core/net14871                                           -0.0000
 chip_core/soc.core.VexRiscv.execute_to_memory_INSTRUCTION[11]  -0.0000
 chip_core/soc.core.count[1]                                  -0.0000
 chip_core/housekeeping/gpio_configure[29][0]                 -0.0000
 chip_core/_12001_                                            -0.0000
 chip_core/_11582_                                            -0.0000
 chip_core/housekeeping/gpio_configure[13][8]                 -0.0000
 chip_core/net2140                                            -0.0000
 chip_core/net6255                                            -0.0000
 chip_core/net2056                                            -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/net6232                                            -0.0000
 chip_core/housekeeping/gpio_configure[8][4]                   0.0000
 chip_core/_11568_                                            -0.0000
 chip_core/housekeeping/gpio_configure[33][0]                 -0.0000
 chip_core/housekeeping/gpio_configure[8][3]                   0.0000
 chip_core/net11338                                           -0.0000
 chip_core/_13015_                                            -0.0000
 chip_core/_11547_                                            -0.0000
 chip_core/housekeeping/gpio_configure[2][8]                  -0.0000
 chip_core/housekeeping/gpio_configure[8][2]                   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 chip_core/_11542_                                            -0.0000
 chip_core/net11220                                            0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 chip_core/net11193                                            0.0000
 chip_core/net11151                                            0.0000
 chip_core/housekeeping/xfer_state[2]                         -0.0000
 chip_core/net3790                                             0.0000
 chip_core/_12578_                                            -0.0000
 chip_core/housekeeping/gpio_configure[2][3]                  -0.0000
 chip_core/housekeeping/gpio_configure[2][2]                   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 chip_core/housekeeping/mgmt_gpio_data[6]                     -0.0000
 chip_core/net3697                                            -0.0000
 chip_core/housekeeping/xfer_state[0]                         -0.0000
 chip_core/net7781                                             0.0000
 chip_core/net7701                                             0.0000
 chip_core/_11922_                                            -0.0000
 chip_core/housekeeping/mgmt_gpio_data[0]                     -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.DIBUF[28].X         -0.0000
 chip_core/net14802                                            0.0000
 chip_core/_12966_                                             0.0000
 chip_core/net7651                                             0.0000
 chip_core/_12964_                                            -0.0000
 chip_core/_12961_                                             0.0000
 chip_core/_11913_                                            -0.0000
 chip_core/net7552                                            -0.0000
 chip_core/net7548                                            -0.0000
 chip_core/net7500                                            -0.0000
 chip_core/mprj/mprj/net104                                   -0.0000
 chip_core/mprj/mprj/net101                                   -0.0000
 chip_core/_11901_                                            -0.0000
 chip_core/net7480                                            -0.0000
 chip_core/_12528_                                            -0.0000
 chip_core/mprj/mprj/net100                                    0.0000
 chip_core/_13148_                                             0.0000
 chip_core/mprj/mprj/net95                                     0.0000
 chip_core/_13147_                                             0.0000
 chip_core/_13983_                                             0.0000
 chip_core/_12931_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.DEC0.EN   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/_08840_                                             0.0000
 chip_core/_12299_                                            -0.0000
 chip_core/_12298_                                             0.0000
 chip_core/_04238_                                            -0.0000
 chip_core/_08838_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[7]  -0.0000
 chip_core/_15420_                                            -0.0000
 chip_core/net4949                                            -0.0000
 chip_core/net4885                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.DEC0.EN   0.0000
 chip_core/net4858                                            -0.0000
 chip_core/_13937_                                             0.0000
 chip_core/_11214_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[1]   0.0000
 chip_core/net4780                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A1[0]   0.0000
 chip_core/net4729                                             0.0000
 chip_core/net4715                                             0.0000
 chip_core/_13922_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.DEC0.EN   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/net9451                                            -0.0000
 chip_core/net4673                                            -0.0000
 chip_core/net4641                                             0.0000
 chip_core/_13915_                                            -0.0000
 chip_core/_11612_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[8]  -0.0000
 chip_core/_07943_                                             0.0000
 chip_core/net4556                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[5]  -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 chip_core/net4548                                             0.0000
 chip_core/net4540                                            -0.0000
 chip_core/_13906_                                             0.0000
 chip_core/_13688_                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A0[1]   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[6].Z  -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 chip_core/_03094_                                            -0.0000
 chip_core/net4199                                            -0.0000
 chip_core/_13659_                                            -0.0000
 chip_core/_15537_                                            -0.0000
 chip_core/_03083_                                            -0.0000
 chip_core/net4058                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[2]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.DEC0.EN   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/net1805                                            -0.0000
 chip_core/net1936                                            -0.0000
 chip_core/net1934                                            -0.0000
 chip_core/net1933                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[7]  -0.0000
 chip_core/net1921                                            -0.0000
 chip_core/net1917                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.Do0MUX.A1[0]   0.0000
 chip_core/net1906                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[6]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.DEC0.EN  -0.0000
 chip_core/net1858                                            -0.0000
 chip_core/net1846                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[5]  -0.0000
 chip_core/net1814                                            -0.0000
 chip_core/net1810                                            -0.0000
 chip_core/_11333_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.Do0MUX.A0[4]  -0.0000
 chip_core/net1655                                            -0.0000
 chip_core/net1794                                            -0.0000
 chip_core/net1792                                            -0.0000
 chip_core/net1791                                            -0.0000
 chip_core/net1787                                            -0.0000
 chip_core/net1786                                            -0.0000
 chip_core/net1779                                            -0.0000
 chip_core/net1776                                            -0.0000
 chip_core/net1726                                            -0.0000
 chip_core/net1723                                            -0.0000
 chip_core/net1647                                            -0.0000
 chip_core/_14254_                                            -0.0000
 chip_core/_14252_                                            -0.0000
 chip_core/net1689                                            -0.0000
 chip_core/net1687                                            -0.0000
 chip_core/net1685                                            -0.0000
 chip_core/net1668                                            -0.0000
 chip_core/net1652                                            -0.0000
 chip_core/net1651                                            -0.0000
 chip_core/net1619                                            -0.0000
 chip_core/net1601                                            -0.0000
 chip_core/_08902_                                             0.0000
 chip_core/net1591                                            -0.0000
 chip_core/net1540                                            -0.0000
 chip_core/net1525                                            -0.0000
 chip_core/net5694                                             0.0000
 chip_core/net1427                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A0[7]  -0.0000
 chip_core/net1643                                            -0.0000
 chip_core/net2339                                            -0.0000
 chip_core/net14698                                           -0.0000
 chip_core/_09296_                                             0.0000
 chip_core/_09295_                                             0.0000
 chip_core/_09294_                                             0.0000
 chip_core/net5562                                             0.0000
 chip_core/_12337_                                            -0.0000
 chip_core/_13793_                                            -0.0000
 chip_core/_13791_                                             0.0000
 chip_core/_04054_                                             0.0000
 chip_core/net11526                                           -0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.BYTE[0].FLOATBUF0[0].Z  -0.0000
 chip_core/net11521                                            0.0000
 chip_core/_11895_                                            -0.0000
 chip_core/_11893_                                            -0.0000
 chip_core/_11891_                                            -0.0000
 chip_core/net5297                                             0.0000
 chip_core/net5225                                             0.0000
 chip_core/net11511                                           -0.0000
 chip_core/net5213                                             0.0000
 chip_core/net5205                                            -0.0000
 chip_core/net5200                                             0.0000
 chip_core/_12301_                                             0.0000
 chip_core/_11469_                                             0.0000
 chip_core/_07799_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[3]   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 chip_core/net5151                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[1]   0.0000
 chip_core/net10385                                           -0.0000
 chip_core/net10379                                           -0.0000
 chip_core/net10371                                           -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.Do0MUX.A1[0]  -0.0000
 chip_core/net11378                                            0.0000
 chip_core/net5043                                            -0.0000
 chip_core/net5007                                             0.0000
 chip_core/housekeeping/net1504                               -0.0000
 chip_core/housekeeping/net1497                                0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 chip_core/housekeeping/net351                                -0.0000
 chip_core/housekeeping/_0077_                                -0.0000
 chip_core/housekeeping/net3415                                0.0000
 chip_core/housekeeping/net58                                 -0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 chip_core/net1558                                            -0.0000
 chip_core/net2216                                            -0.0000
 chip_core/housekeeping/net167                                -0.0000
 chip_core/housekeeping/net1612                                0.0000
 chip_core/housekeeping/_2747_                                -0.0000
 chip_core/housekeeping/net541                                -0.0000
 chip_core/housekeeping/_0888_                                -0.0000
 chip_core/housekeeping/net1532                                0.0000
 chip_core/mprj/mprj/net321                                   -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[6]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.Do0MUX.A0[4]   0.0000
 chip_core/_03593_                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[26][10]     0.0000
 chip_core/soc.core.gpioin2_enable_storage                    -0.0000
 chip_core/gpio_control_in_1[4].shift_register[9]              0.0000
 chip_core/gpio_control_in_1[4].shift_register[8]              0.0000
 chip_core/soc.core.la_oe_storage[58]                         -0.0000
 chip_core/_09344_                                            -0.0000
 chip_core/net2707                                            -0.0000
 chip_core/_11008_                                            -0.0000
 chip_core/_11002_                                            -0.0000
 chip_core/mgmt_buffers.la_data_in_mprj_bar[2]                -0.0000
 chip_core/gpio_control_in_1[4].shift_register[4]              0.0000
 chip_core/net2695                                            -0.0000
 chip_core/net2690                                            -0.0000
 chip_core/_09211_                                             0.0000
 chip_core/net2644                                            -0.0000
 chip_core/net2637                                            -0.0000
 chip_core/net2626                                            -0.0000
 chip_core/gpio_control_in_1[4].shift_register[2]              0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[4][18]     -0.0000
 chip_core/net2622                                            -0.0000
 chip_core/net2616                                            -0.0000
 chip_core/net2612                                            -0.0000
 chip_core/net2608                                            -0.0000
 chip_core/_15387_                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][28]   0.0000
 chip_core/_13712_                                            -0.0000
 chip_core/soc.core.hk_dat_i[26]                              -0.0000
 chip_core/soc.core.hk_dat_i[24]                              -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][27]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][19]     0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.BYTE[0].FLOATBUF0[4].Z  -0.0000
 chip_core/net9804                                             0.0000
 chip_core/net2214                                            -0.0000
 chip_core/net2596                                            -0.0000
 chip_core/_09205_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][25]   0.0000
 chip_core/soc.core.hk_dat_i[22]                              -0.0000
 chip_core/soc.core.hk_dat_i[21]                              -0.0000
 chip_core/soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1[21]  -0.0000
 chip_core/_09200_                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][24]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][17]     0.0000
 chip_core/_13703_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][23]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][16]    -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][22]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][21]  -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.DIBUF[17].X         -0.0000
 chip_core/_09396_                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][14]     0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][20]   0.0000
 chip_core/net11786                                            0.0000
 chip_core/net11782                                           -0.0000
 chip_core/net2205                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][13]     0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][12]     0.0000
 chip_core/_12415_                                            -0.0000
 chip_core/net2146                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[19][11]     0.0000
 chip_core/net2145                                            -0.0000
 chip_core/_11577_                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][31]     0.0000
 chip_core/mprj/mprj/net396                                   -0.0000
 chip_core/mprj/mprj/net349                                    0.0000
 chip_core/_11152_                                            -0.0000
 chip_core/_04133_                                            -0.0000
 chip_core/net11470                                           -0.0000
 chip_core/net11412                                            0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][8]      0.0000
 chip_core/net11368                                           -0.0000
 chip_core/_13011_                                             0.0000
 chip_core/_07884_                                            -0.0000
 chip_core/gpio_control_bidir_2[0].shift_register[11]         -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[28]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][2]      0.0000
 chip_core/net11299                                            0.0000
 chip_core/_11546_                                            -0.0000
 chip_core/_11545_                                            -0.0000
 chip_core/_13009_                                             0.0000
 chip_core/_13845_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[27]  -0.0000
 chip_core/soc.core.la_oe_storage[48]                         -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[30]   0.0000
 chip_core/mprj/mprj/net737                                   -0.0000
 chip_core/net11246                                            0.0000
 chip_core/_07877_                                            -0.0000
 chip_core/net11218                                            0.0000
 chip_core/soc.core.la_oe_storage[47]                         -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[14][0]      0.0000
 chip_core/_04526_                                            -0.0000
 chip_core/_14465_                                            -0.0000
 chip_core/soc.core.la_oe_storage[45]                         -0.0000
 chip_core/housekeeping/_1971_                                -0.0000
 chip_core/_04522_                                            -0.0000
 chip_core/_04521_                                            -0.0000
 chip_core/net11189                                            0.0000
 chip_core/soc.core.la_oe_storage[44]                         -0.0000
 chip_core/housekeeping/_2015_                                -0.0000
 chip_core/net3766                                             0.0000
 chip_core/housekeeping/_1842_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 chip_core/_11942_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][19]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_14146_                                            -0.0000
 chip_core/soc.core.storage_1[12][7]                           0.0000
 chip_core/_11514_                                            -0.0000
 chip_core/soc.core.storage_1[12][6]                          -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][16]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][15]   0.0000
 chip_core/soc.core.storage_1[12][4]                           0.0000
 chip_core/net3592                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][14]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[30].X  -0.0000
 chip_core/net3464                                             0.0000
 chip_core/soc.core.storage_1[12][3]                           0.0000
 chip_core/net3420                                             0.0000
 chip_core/net3405                                             0.0000
 chip_core/net7584                                            -0.0000
 chip_core/net7582                                            -0.0000
 chip_core/net3363                                            -0.0000
 chip_core/soc.core.storage_1[12][1]                          -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_10738_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 chip_core/net3350                                            -0.0000
 chip_core/net7534                                            -0.0000
 chip_core/_11909_                                            -0.0000
 chip_core/soc.core.storage_1[12][0]                           0.0000
 chip_core/soc.core.storage_1[4][6]                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_10737_                                            -0.0000
 chip_core/soc.core.storage_1[4][5]                            0.0000
 chip_core/net7444                                            -0.0000
 chip_core/soc.core.storage_1[4][4]                            0.0000
 chip_core/_13980_                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][21]    -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/_10736_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/net10338                                           -0.0000
 chip_core/net2211                                            -0.0000
 chip_core/net2156                                            -0.0000
 chip_core/net14637                                            0.0000
 chip_core/soc.core.storage_1[4][3]                            0.0000
 chip_core/net7399                                             0.0000
 chip_core/soc.core.interface10_bank_bus_dat_r[15]            -0.0000
 chip_core/net7360                                            -0.0000
 chip_core/net7343                                             0.0000
 chip_core/soc.core.storage_1[4][2]                           -0.0000
 chip_core/soc.core.interface10_bank_bus_dat_r[13]            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[29]   0.0000
 chip_core/soc.core.spi_master_clk_divider1[9]                -0.0000
 chip_core/_08833_                                            -0.0000
 chip_core/_08831_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[28]   0.0000
 chip_core/soc.core.spi_master_clk_divider1[7]                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[26]   0.0000
 chip_core/soc.core.spi_master_clk_divider1[6]                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[25]   0.0000
 chip_core/net4973                                             0.0000
 chip_core/net4965                                             0.0000
 chip_core/net4963                                            -0.0000
 chip_core/soc.core.spi_master_clk_divider1[5]                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net4928                                            -0.0000
 chip_core/net7002                                            -0.0000
 chip_core/soc.core.spi_master_clk_divider1[4]                -0.0000
 chip_core/_15405_                                            -0.0000
 chip_core/net4890                                             0.0000
 chip_core/net4802                                            -0.0000
 chip_core/soc.core.spi_master_clk_divider1[3]                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net5855                                             0.0000
 chip_core/soc.core.spi_master_clk_divider1[2]                 0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_13921_                                            -0.0000
 chip_core/soc.core.mgmtsoc_value[9]                           0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net4616                                            -0.0000
 chip_core/soc.core.spi_master_clk_divider1[1]                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_15165_                                             0.0000
 chip_core/_09196_                                             0.0000
 chip_core/_09194_                                            -0.0000
 chip_core/soc.core.spi_master_clk_divider1[0]                 0.0000
 chip_core/soc.core.mgmtsoc_value[7]                           0.0000
 chip_core/mprj/mprj/_049_                                    -0.0000
 chip_core/net4524                                            -0.0000
 chip_core/soc.core.la_oe_storage[37]                         -0.0000
 chip_core/net4509                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_10348_                                            -0.0000
 chip_core/soc.core.mgmtsoc_value[6]                          -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net5654                                            -0.0000
 chip_core/_11376_                                            -0.0000
 chip_core/soc.core.gpioin0_pending_r                          0.0000
 chip_core/soc.core.la_oe_storage[35]                          0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 chip_core/mprj/mprj/net937                                   -0.0000
 chip_core/net9237                                            -0.0000
 chip_core/_11371_                                            -0.0000
 chip_core/net4235                                             0.0000
 chip_core/gpio_control_in_2[8].shift_register[6]              0.0000
 chip_core/_14501_                                             0.0000
 chip_core/gpio_control_in_2[8].shift_register[5]              0.0000
 chip_core/net5551                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][26]      0.0000
 chip_core/net4197                                             0.0000
 chip_core/net4192                                             0.0000
 chip_core/net4187                                             0.0000
 chip_core/soc.core.mgmtsoc_value[3]                           0.0000
 chip_core/net4156                                            -0.0000
 chip_core/net4124                                             0.0000
 chip_core/net4110                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][25]     -0.0000
 chip_core/soc.core.mgmtsoc_value[2]                          -0.0000
 chip_core/net5465                                             0.0000
 chip_core/net5447                                            -0.0000
 chip_core/_15533_                                            -0.0000
 chip_core/net4086                                            -0.0000
 chip_core/net1968                                            -0.0000
 chip_core/net1963                                            -0.0000
 chip_core/net1962                                            -0.0000
 chip_core/net1960                                            -0.0000
 chip_core/gpio_control_in_2[8].shift_register[3]              0.0000
 chip_core/net1958                                            -0.0000
 chip_core/soc.core.mgmtsoc_value[1]                          -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1929                                            -0.0000
 chip_core/net1927                                            -0.0000
 chip_core/net1926                                            -0.0000
 chip_core/gpio_control_in_2[8].shift_register[2]              0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][23]      0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net1911                                            -0.0000
 chip_core/soc.core.mgmtsoc_value[0]                          -0.0000
 chip_core/net1903                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[21][3]      0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net5434                                             0.0000
 chip_core/net5425                                            -0.0000
 chip_core/_09552_                                             0.0000
 chip_core/net1864                                            -0.0000
 chip_core/net1861                                            -0.0000
 chip_core/net1860                                            -0.0000
 chip_core/net973                                             -0.0000
 chip_core/net1859                                            -0.0000
 chip_core/net1857                                            -0.0000
 chip_core/net1848                                            -0.0000
 chip_core/net979                                             -0.0000
 chip_core/net1847                                            -0.0000
 chip_core/net8097                                             0.0000
 chip_core/net5951                                             0.0000
 chip_core/_14258_                                            -0.0000
 chip_core/net1728                                            -0.0000
 chip_core/soc.core.mgmtsoc_reload_storage[1]                  0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net1672                                            -0.0000
 chip_core/net1654                                            -0.0000
 chip_core/net1653                                            -0.0000
 chip_core/net5825                                            -0.0000
 chip_core/_14246_                                            -0.0000
 chip_core/net1629                                            -0.0000
 chip_core/net1621                                            -0.0000
 chip_core/_14243_                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[29][10]     0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/net5337                                            -0.0000
 chip_core/clock_ctrl/reset_delay[0]                           0.0000
 chip_core/net1592                                             0.0000
 chip_core/net5747                                             0.0000
 chip_core/net5736                                             0.0000
 chip_core/_14235_                                            -0.0000
 chip_core/_14233_                                            -0.0000
 chip_core/_14231_                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[14]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][5]       0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[13]  -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[12]  -0.0000
 chip_core/net1428                                            -0.0000
 chip_core/net1426                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][3]       0.0000
 chip_core/_08252_                                            -0.0000
 chip_core/_09508_                                             0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[31]      -0.0000
 chip_core/soc.core.la_oe_storage[29]                         -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/_12338_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[11]   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][2]       0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[30]       0.0000
 chip_core/net5521                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[10]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_13790_                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][29]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.DEC0.EN   0.0000
 chip_core/_09289_                                            -0.0000
 chip_core/net5467                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][28]   0.0000
 chip_core/_08235_                                             0.0000
 chip_core/soc.core.la_oe_storage[24]                         -0.0000
 chip_core/_08233_                                            -0.0000
 chip_core/soc.core.interface4_bank_bus_dat_r[1]              -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net5334                                             0.0000
 chip_core/net5313                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][27]   0.0000
 chip_core/_08221_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][26]   0.0000
 chip_core/soc.core.la_oe_storage[22]                         -0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/net5287                                            -0.0000
 chip_core/soc.core.uart_phy_tx_data[5]                        0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_08210_                                            -0.0000
 chip_core/_07796_                                            -0.0000
 chip_core/net5198                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][24]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net5189                                             0.0000
 chip_core/net5164                                            -0.0000
 chip_core/net5147                                             0.0000
 chip_core/soc.core.uart_phy_tx_data[4]                        0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[7][11]      0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.DEC0.EN   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.DEC0.EN   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][22]  -0.0000
 chip_core/net5079                                            -0.0000
 chip_core/net9259                                             0.0000
 chip_core/net5049                                            -0.0000
 chip_core/gpio_control_in_1a[2].shift_register[7]             0.0000
 chip_core/net5039                                             0.0000
 chip_core/housekeeping/_2891_                                 0.0000
 chip_core/soc.core.slave_sel_r[3]                             0.0000
 chip_core/housekeeping/_3006_                                -0.0000
 chip_core/housekeeping/_2788_                                -0.0000
 chip_core/soc.core.spi_master_count[1]                        0.0000
 chip_core/housekeeping/net966                                -0.0000
 chip_core/housekeeping/net954                                -0.0000
 chip_core/soc.core.uart_phy_tx_data[1]                       -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][20]   0.0000
 chip_core/housekeeping/net937                                 0.0000
 chip_core/housekeeping/net935                                -0.0000
 chip_core/housekeeping/net912                                -0.0000
 chip_core/housekeeping/net910                                -0.0000
 chip_core/housekeeping/net908                                -0.0000
 chip_core/soc.core.spi_master_count[0]                       -0.0000
 chip_core/gpio_control_in_1a[2].shift_register[4]             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_0767_                                 0.0000
 chip_core/gpio_control_in_1a[2].shift_register[2]             0.0000
 chip_core/housekeeping/_2832_                                -0.0000
 chip_core/housekeeping/_2675_                                -0.0000
 chip_core/housekeeping/_0760_                                -0.0000
 chip_core/gpio_control_in_1a[2].shift_register[1]             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][9]  -0.0000
 chip_core/housekeeping/_2937_                                -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2776_                                 0.0000
 chip_core/gpio_control_in_2[1].shift_register[7]              0.0000
 chip_core/housekeeping/_0755_                                -0.0000
 chip_core/soc.core.storage[4][7]                              0.0000
 chip_core/housekeeping/_2611_                                -0.0000
 chip_core/housekeeping/net3431                                0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][7]  -0.0000
 chip_core/gpio_control_in_2[1].shift_register[6]              0.0000
 chip_core/housekeeping/net3413                                0.0000
 chip_core/housekeeping/_2718_                                -0.0000
 chip_core/soc.core.storage[4][6]                              0.0000
 chip_core/housekeeping/_3038_                                 0.0000
 chip_core/housekeeping/_2550_                                 0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][6]   0.0000
 chip_core/soc.core.multiregimpl69_regs1                       0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/housekeeping/_2653_                                -0.0000
 chip_core/gpio_control_in_2[1].shift_register[5]              0.0000
 chip_core/housekeeping/_2865_                                -0.0000
 chip_core/soc.core.dbg_uart_rx_phase[9]                      -0.0000
 chip_core/soc.core.storage[4][5]                              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_3131_                                -0.0000
 chip_core/housekeeping/_2758_                                -0.0000
 chip_core/gpio_control_in_2[1].shift_register[4]              0.0000
 chip_core/housekeeping/_2590_                                -0.0000
 chip_core/soc.core.dbg_uart_rx_phase[8]                      -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/_2853_                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][4]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][3]   0.0000
 chip_core/gpio_control_in_2[1].shift_register[2]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/housekeeping/net525                                -0.0000
 chip_core/soc.core.storage[4][2]                             -0.0000
 chip_core/housekeeping/net500                                -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][2]   0.0000
 chip_core/gpio_control_in_2[1].shift_register[1]             -0.0000
 chip_core/housekeeping/_2683_                                -0.0000
 chip_core/soc.core.dbg_uart_rx_phase[5]                       0.0000
 chip_core/net971                                             -0.0000
 chip_core/mprj/mprj/net463                                   -0.0000
 chip_core/mprj/mprj/net460                                    0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][1]   0.0000
 chip_core/soc.core.dbg_uart_rx_phase[4]                       0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[8]   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][0]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.DIBUF[20].X  -0.0000
 chip_core/housekeeping/net313                                -0.0000
 chip_core/mprj/mprj/net672                                   -0.0000
 chip_core/soc.core.dbg_uart_rx_phase[3]                       0.0000
 chip_core/soc.core.multiregimpl60_regs0                      -0.0000
 chip_core/mprj/mprj/net1043                                   0.0000
 chip_core/housekeeping/_2281_                                -0.0000
 chip_core/housekeeping/net3329                               -0.0000
 chip_core/mprj/mprj/net1019                                   0.0000
 chip_core/mprj/mprj/net759                                   -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[6]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/mprj/mprj/net492                                   -0.0000
 chip_core/soc.core.dbg_uart_rx_phase[1]                       0.0000
 chip_core/_07359_                                             0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[4]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_07350_                                            -0.0000
 chip_core/soc.core.la_oe_storage[16]                         -0.0000
 chip_core/_07347_                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[1]   0.0000
 chip_core/soc.core.uart_rx_fifo_consume[3]                   -0.0000
 chip_core/net9059                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][19]  -0.0000
 chip_core/net2710                                            -0.0000
 chip_core/net2709                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][18]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.DEC0.EN   0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][17]   0.0000
 chip_core/net2697                                            -0.0000
 chip_core/net2696                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][14]  -0.0000
 chip_core/net2687                                            -0.0000
 chip_core/net2684                                            -0.0000
 chip_core/net2675                                            -0.0000
 chip_core/soc.core.la_oe_storage[10]                         -0.0000
 chip_core/net2674                                            -0.0000
 chip_core/net2666                                            -0.0000
 chip_core/net2660                                            -0.0000
 chip_core/net2653                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][13]  -0.0000
 chip_core/net2651                                            -0.0000
 chip_core/net2650                                            -0.0000
 chip_core/net2649                                            -0.0000
 chip_core/net2647                                            -0.0000
 chip_core/net2646                                            -0.0000
 chip_core/net2645                                            -0.0000
 chip_core/soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][10]  -0.0000
 chip_core/soc.core.spimaster_storage[9]                      -0.0000
 chip_core/net2634                                            -0.0000
 chip_core/net2632                                            -0.0000
 chip_core/net2627                                            -0.0000
 chip_core/net2624                                            -0.0000
 chip_core/net2623                                            -0.0000
 chip_core/net2617                                            -0.0000
 chip_core/net2609                                            -0.0000
 chip_core/net2607                                            -0.0000
 chip_core/net2600                                            -0.0000
 chip_core/soc.core.spimaster_storage[7]                      -0.0000
 chip_core/soc.core.spimaster_storage[2]                      -0.0000
 chip_core/_13082_                                             0.0000
 chip_core/_13081_                                            -0.0000
 chip_core/_15382_                                            -0.0000
 chip_core/soc.core.multiregimpl14_regs0                      -0.0000
 chip_core/soc.core.spimaster_storage[0]                       0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.DEC0.EN  -0.0000
 chip_core/_15380_                                            -0.0000
 chip_core/net6778                                             0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[17]      -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_09202_                                             0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_sr_out[15]      -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][30]     0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_mcause_exceptionCode[3]  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net2418                                            -0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_dq_i[1]         -0.0000
 chip_core/_15369_                                            -0.0000
 chip_core/_13067_                                            -0.0000
 chip_core/_13066_                                             0.0000
 chip_core/_07306_                                            -0.0000
 chip_core/gpio_control_in_2[1].shift_register[11]             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.interface0_bank_bus_dat_r[31]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/_12002_                                            -0.0000
 chip_core/net11697                                           -0.0000
 chip_core/_13469_                                            -0.0000
 chip_core/_15345_                                            -0.0000
 chip_core/_15341_                                            -0.0000
 chip_core/soc.core.multiregimpl76_regs0                       0.0000
 chip_core/net2182                                            -0.0000
 chip_core/soc.core.gpioin4_pending_r                          0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.gpioin1_pending_re                         0.0000
 chip_core/net2153                                            -0.0000
 chip_core/net2152                                            -0.0000
 chip_core/gpio_control_in_1[7].shift_register[9]              0.0000
 chip_core/soc.core.uartwishbonebridge_rs232phyrx_state        0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net2133                                            -0.0000
 chip_core/_11999_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/gpio_control_in_1[7].shift_register[5]             -0.0000
 chip_core/gpio_control_in_1[7].shift_register[4]             -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/gpio_control_in_1[7].shift_register[3]              0.0000
 chip_core/gpio_control_in_1[7].shift_register[2]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[9]        0.0000
 chip_core/gpio_control_in_1[7].shift_register[1]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/_13864_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][28]     0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/net6144                                             0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WEBUF[3].X   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 chip_core/net2202                                            -0.0000
 chip_core/_04917_                                             0.0000
 chip_core/_08302_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM256.BANK128[1].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WEBUF[3].X   0.0000
 chip_core/housekeeping/net3333                               -0.0000
 chip_core/housekeeping/net3338                               -0.0000
 chip_core/net11362                                           -0.0000
 chip_core/net11360                                            0.0000
 chip_core/_11551_                                            -0.0000
 chip_core/net11332                                            0.0000
 chip_core/net3999                                             0.0000
 chip_core/_12179_                                            -0.0000
 chip_core/net3970                                             0.0000
 chip_core/soc.core.storage_1[13][7]                           0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 chip_core/_12177_                                            -0.0000
 chip_core/net6045                                             0.0000
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[27]   0.0000
 chip_core/net3906                                            -0.0000
 chip_core/soc.core.mgmtsoc_master_phyconfig_storage[0]        0.0000
 chip_core/_04115_                                            -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[11][21]     0.0000
 chip_core/soc.core.VexRiscv.CsrPlugin_mip_MSIP                0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/net11293                                            0.0000
 chip_core/_08083_                                             0.0000
 chip_core/soc.core.storage_1[13][6]                          -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/_15274_                                             0.0000
 chip_core/_11963_                                             0.0000
 chip_core/net11251                                            0.0000
 chip_core/_13843_                                            -0.0000
 chip_core/_15302_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 chip_core/soc.core.storage_1[13][4]                           0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_04109_                                            -0.0000
 chip_core/soc.core.interface0_bank_bus_dat_r[3]               0.0000
 chip_core/soc.core.storage_1[13][3]                           0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_04523_                                            -0.0000
 chip_core/soc.core.interface0_bank_bus_dat_r[24]              0.0000
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[23]   0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/net11185                                            0.0000
 chip_core/soc.core.storage_1[13][2]                          -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/net11174                                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 chip_core/net7942                                             0.0000
 chip_core/net3711                                             0.0000
 chip_core/soc.core.storage_1[13][1]                           0.0000
 chip_core/net11071                                            0.0000
 chip_core/_11941_                                            -0.0000
 chip_core/soc.core.storage_1[13][0]                           0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/_12988_                                            -0.0000
 chip_core/soc.core.interface0_bank_bus_dat_r[21]              0.0000
 chip_core/net3646                                            -0.0000
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[20]  -0.0000
 chip_core/net3603                                             0.0000
 chip_core/_11518_                                            -0.0000
 chip_core/soc.core.interface6_bank_bus_dat_r[12]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.DIBUF[15].A  -0.0000
 chip_core/net7766                                             0.0000
 chip_core/soc.core.storage_1[5][6]                           -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/net3518                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 chip_core/_05112_                                            -0.0000
 chip_core/soc.core.storage_1[5][5]                            0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 chip_core/net3487                                             0.0000
 chip_core/soc.core.storage_1[5][3]                            0.0000
 chip_core/soc.core.storage_1[5][2]                           -0.0000
 chip_core/gpio_control_in_1[1].shift_register[9]              0.0000
 chip_core/net12804                                            0.0000
 chip_core/gpio_control_in_1[1].shift_register[8]              0.0000
 chip_core/soc.core.storage_1[5][0]                            0.0000
 chip_core/net3377                                            -0.0000
 chip_core/gpio_control_in_1[1].shift_register[7]              0.0000
 chip_core/gpio_control_in_1[1].shift_register[6]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][29]     0.0000
 chip_core/_13999_                                             0.0000
 chip_core/gpio_control_in_1[1].shift_register[5]             -0.0000
 chip_core/net12798                                           -0.0000
 chip_core/net12796                                           -0.0000
 chip_core/gpio_control_in_1[1].shift_register[4]             -0.0000
 chip_core/_13998_                                             0.0000
 chip_core/gpio_control_in_1[1].shift_register[3]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 chip_core/net12784                                            0.0000
 chip_core/_13997_                                             0.0000
 chip_core/net12782                                            0.0000
 chip_core/net12780                                            0.0000
 chip_core/gpio_control_in_1[1].shift_register[2]              0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 chip_core/net12778                                            0.0000
 chip_core/net12776                                            0.0000
 chip_core/net12772                                           -0.0000
 chip_core/net12762                                            0.0000
 chip_core/net12760                                            0.0000
 chip_core/_13994_                                             0.0000
 chip_core/soc.core.gpioin1_enable_storage                     0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[30][22]     0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 chip_core/_13992_                                            -0.0000
 chip_core/_12944_                                            -0.0000
 chip_core/net3254                                             0.0000
 chip_core/soc.core.RAM128/BLOCK[1].RAM32.SLICE_16[0].RAM16.SLICE[0].RAM8.WORD[3].W.SEL0   0.0000
 chip_core/_08018_                                            -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 chip_core/_08010_                                            -0.0000
 chip_core/gpio_control_bidir_2[0].shift_register[8]          -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[0].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/_12939_                                            -0.0000
 chip_core/_04242_                                             0.0000
 chip_core/soc.core.VexRiscv.RegFilePlugin_regFile[22][6]     -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[1].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 chip_core/_08007_                                            -0.0000
 chip_core/_13138_                                            -0.0000
 chip_core/gpio_control_in_1[10].shift_register[11]            0.0000
 chip_core/_13132_                                            -0.0000
 chip_core/_15430_                                            -0.0000
 chip_core/gpio_control_bidir_2[0].shift_register[6]           0.0000
 chip_core/_08828_                                             0.0000
 chip_core/gpio_control_in_1[10].shift_register[10]            0.0000
 chip_core/_08826_                                             0.0000
 chip_core/soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[18]   0.0000
 chip_core/_08824_                                             0.0000
 chip_core/_15419_                                            -0.0000
 chip_core/gpio_control_bidir_2[0].shift_register[5]           0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 chip_core/soc.core.RAM128/BLOCK[2].RAM32.SLICE_16[1].RAM16.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 chip_core/soc.core.RAM128/BLOCK[0].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 chip_core/soc.core.RAM256.BANK128[0].RAM128/BLOCK[3].RAM32.DIBUF[26].X  -0.0000
 chip_core/net2033                                            -0.0000
 chip_core/soc.core.litespiphy_state[0]                        0.0000
 chip_core/housekeeping/_2313_                                -0.0000
 chip_core/soc.core.VexRiscv.dBusWishbone_DAT_MOSI[9]          0.0000
 chip_core/soc.core.mgmtsoc_litespisdrphycore_count[2]        -0.0000
 chip_core/soc.core.count[0]                                   0.0000
 chip_core/soc.core.count[17]                                 -0.0000
 chip_core/soc.core.count[10]                                  0.0000
 chip_core/soc.core.VexRiscv._zz_dBus_cmd_payload_data[1]     -0.0000

1
