#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug  9 15:35:49 2022
# Process ID: 16756
# Current directory: D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_3__UP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21492 D:\IIIT-D\Channel_Estimation\design_impl\LSDNN_3__UP\LSDNN_3__UP.xpr
# Log file: D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_3__UP/vivado.log
# Journal file: D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_3__UP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_3__UP/LSDNN_3__UP.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_3__UP/LSDNN_3__UP.sdk -hwspec D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_3__UP/LSDNN_3__UP.sdk/design_LSDNN_wrapper.hdf
launch_sdk -workspace D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_3__UP/LSDNN_3__UP.sdk -hwspec D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_3__UP/LSDNN_3__UP.sdk/design_LSDNN_wrapper.hdf
file copy -force D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_3__UP/LSDNN_3__UP.runs/impl_1/design_LSDNN_wrapper.sysdef D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_3__UP/LSDNN_3__UP.sdk/design_LSDNN_wrapper.hdf

launch_sdk -workspace D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_3__UP/LSDNN_3__UP.sdk -hwspec D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_3__UP/LSDNN_3__UP.sdk/design_LSDNN_wrapper.hdf
open_bd_design {D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/design_LSDNN.bd}
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {LS_estimator_0_out_stream}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets LS_estimator_0_out_stream] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
save_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
save_bd_design
