// MIR for `state::events::<impl at programs/drift/src/state/events.rs:86:68: 86:70>::assert_receiver_is_total_eq` after PreCodegen

fn state::events::<impl at programs/drift/src/state/events.rs:86:68: 86:70>::assert_receiver_is_total_eq(_1: &DepositDirection) -> () {
    debug self => _1;
    let mut _0: ();

    bb0: {
        _0 = const ();
        return;
    }
}
