<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—ifu—el2_ifu_iccm_mem.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    06-12-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ff4800;">
        14.3%
    </td>
    <td class="headerCovSummaryEntry">
        5
    </td>
    <td class="headerCovSummaryEntry">
        35
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    openocd_axi4
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #00ff00;">
        100.0%
    </td>
    <td class="headerCovSummaryEntry">
        9
    </td>
    <td class="headerCovSummaryEntry">
        9
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : //********************************************************************************</span>
<span id="L2"><span class="lineNum">       2</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L3"><span class="lineNum">       3</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L4"><span class="lineNum">       4</span>              : // Copyright (c) 2023 Antmicro &lt;www.antmicro.com&gt;</span>
<span id="L5"><span class="lineNum">       5</span>              : //</span>
<span id="L6"><span class="lineNum">       6</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L7"><span class="lineNum">       7</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L8"><span class="lineNum">       8</span>              : // You may obtain a copy of the License at</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L11"><span class="lineNum">      11</span>              : //</span>
<span id="L12"><span class="lineNum">      12</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L13"><span class="lineNum">      13</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L14"><span class="lineNum">      14</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L15"><span class="lineNum">      15</span>              : // See the License for the specific language governing permissions and</span>
<span id="L16"><span class="lineNum">      16</span>              : // limitations under the License.</span>
<span id="L17"><span class="lineNum">      17</span>              : //********************************************************************************</span>
<span id="L18"><span class="lineNum">      18</span>              : </span>
<span id="L19"><span class="lineNum">      19</span>              : //********************************************************************************</span>
<span id="L20"><span class="lineNum">      20</span>              : // Icache closely coupled memory --- ICCM</span>
<span id="L21"><span class="lineNum">      21</span>              : //********************************************************************************</span>
<span id="L22"><span class="lineNum">      22</span>              : </span>
<span id="L23"><span class="lineNum">      23</span>              : module el2_ifu_iccm_mem</span>
<span id="L24"><span class="lineNum">      24</span>              : import el2_pkg::*;</span>
<span id="L25"><span class="lineNum">      25</span>              : #(</span>
<span id="L26"><span class="lineNum">      26</span>              : `include "el2_param.vh"</span>
<span id="L27"><span class="lineNum">      27</span>              :  )(</span>
<span id="L28"><span class="lineNum">      28</span> <span class="tlaGNC tlaBgGNC">     3042376 :    input logic                                        clk,                                 // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaGNC">     3042376 :    input logic                                        active_clk,                          // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</span></span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaGNC">           1 :    input logic                                        rst_l,                               // reset, active low</span></span>
<span id="L31"><span class="lineNum">      31</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                                        clk_override,                        // Override non-functional clock gating</span></span>
<span id="L32"><span class="lineNum">      32</span>              : </span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaUNC">           0 :    input logic                                        iccm_wren,                           // ICCM write enable</span></span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaUNC">           0 :    input logic                                        iccm_rden,                           // ICCM read enable</span></span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaUNC">           0 :    input logic [pt.ICCM_BITS-1:1]                     iccm_rw_addr,                        // ICCM read/write address</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaUNC">           0 :    input logic                                        iccm_buf_correct_ecc,                // ICCM is doing a single bit error correct cycle</span></span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaUNC">           0 :    input logic                                        iccm_correction_state,               // ICCM under a correction - This is needed to guard replacements when hit</span></span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaUNC">           0 :    input logic [2:0]                                  iccm_wr_size,                        // ICCM write size</span></span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaUNC">           0 :    input logic [77:0]                                 iccm_wr_data,                        // ICCM write data</span></span>
<span id="L40"><span class="lineNum">      40</span>              : </span>
<span id="L41"><span class="lineNum">      41</span>              :    el2_mem_if.veer_iccm                               iccm_mem_export,                     // RAM repositioned in testbench and connected by this interface</span>
<span id="L42"><span class="lineNum">      42</span>              : </span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaUNC">           0 :    output logic [63:0]                                iccm_rd_data,                        // ICCM read data</span></span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaUNC">           0 :    output logic [77:0]                                iccm_rd_data_ecc,                    // ICCM read ecc</span></span>
<span id="L45"><span class="lineNum">      45</span>              :    // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L46"><span class="lineNum">      46</span>              :    /*verilator coverage_off*/</span>
<span id="L47"><span class="lineNum">      47</span>              :    input  logic                                       scan_mode                            // Scan mode control</span>
<span id="L48"><span class="lineNum">      48</span>              :    /*verilator coverage_on*/</span>
<span id="L49"><span class="lineNum">      49</span>              : </span>
<span id="L50"><span class="lineNum">      50</span>              : );</span>
<span id="L51"><span class="lineNum">      51</span>              : </span>
<span id="L52"><span class="lineNum">      52</span>              : </span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaUNC">           0 :    logic [pt.ICCM_NUM_BANKS-1:0]                                                wren_bank;</span></span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaUNC">           0 :    logic [pt.ICCM_NUM_BANKS-1:0]                                                rden_bank;</span></span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaUNC">           0 :    logic [pt.ICCM_NUM_BANKS-1:0]                                                iccm_clken;</span></span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaUNC">           0 :    logic [pt.ICCM_NUM_BANKS-1:0] [pt.ICCM_BITS-1:pt.ICCM_BANK_INDEX_LO] addr_bank;</span></span>
<span id="L57"><span class="lineNum">      57</span>              : </span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaUNC">           0 :    logic [pt.ICCM_NUM_BANKS-1:0] [38:0]  iccm_bank_dout, iccm_bank_dout_fn;</span></span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaUNC">           0 :    logic [pt.ICCM_NUM_BANKS-1:0] [38:0]  iccm_bank_wr_data;</span></span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaUNC">           0 :    logic [pt.ICCM_BITS-1:1]              addr_bank_inc;</span></span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaGNC tlaBgGNC">      760569 :    logic [pt.ICCM_BANK_HI : 2]           iccm_rd_addr_hi_q;</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaGNC">           2 :    logic [pt.ICCM_BANK_HI : 1]           iccm_rd_addr_lo_q;</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaUNC tlaBgUNC">           0 :    logic             [63:0]              iccm_rd_data_pre;</span></span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaUNC">           0 :    logic             [63:0]              iccm_data;</span></span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaUNC">           0 :    logic [1:0]                           addr_incr;</span></span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaUNC">           0 :    logic [pt.ICCM_NUM_BANKS-1:0] [38:0]  iccm_bank_wr_data_vec;</span></span>
<span id="L67"><span class="lineNum">      67</span>              : </span>
<span id="L68"><span class="lineNum">      68</span>              :    // logic to handle hard persisten faults</span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaUNC">           0 :    logic [1:0] [pt.ICCM_BITS-1:2]        redundant_address;</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaUNC">           0 :    logic [1:0] [38:0]                    redundant_data;</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaUNC">           0 :    logic [1:0]                           redundant_valid;</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC">           0 :    logic [pt.ICCM_NUM_BANKS-1:0]         sel_red1, sel_red0, sel_red1_q, sel_red0_q;</span></span>
<span id="L73"><span class="lineNum">      73</span>              : </span>
<span id="L74"><span class="lineNum">      74</span>              : </span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaUNC">           0 :    logic [38:0]                          redundant_data0_in, redundant_data1_in;</span></span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaUNC">           0 :    logic                                 redundant_lru, redundant_lru_in, redundant_lru_en;</span></span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaUNC">           0 :    logic                                 redundant_data0_en;</span></span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaUNC">           0 :    logic                                 redundant_data1_en;</span></span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaUNC">           0 :    logic                                 r0_addr_en, r1_addr_en;</span></span>
<span id="L80"><span class="lineNum">      80</span>              : </span>
<span id="L81"><span class="lineNum">      81</span>              :    // Testing persistent flip</span>
<span id="L82"><span class="lineNum">      82</span>              :    //   logic [3:0]                              not_iccm_bank_dout;</span>
<span id="L83"><span class="lineNum">      83</span>              :    //   logic [15:3]                     ecc_insert_flip_in, ecc_insert_flip;</span>
<span id="L84"><span class="lineNum">      84</span>              :    //   logic                                 flip_en, flip_match, flip_match_q;</span>
<span id="L85"><span class="lineNum">      85</span>              :    //</span>
<span id="L86"><span class="lineNum">      86</span>              :    //   assign      flip_in = (iccm_rw_addr[3:2] != 2'b00);    // dont flip when bank0 - this is to make some progress in DMA streaming cases</span>
<span id="L87"><span class="lineNum">      87</span>              :    //   assign      flip_en = iccm_rden;</span>
<span id="L88"><span class="lineNum">      88</span>              :    //</span>
<span id="L89"><span class="lineNum">      89</span>              :    //   rvdffs #(1) flipmatch  (.*,</span>
<span id="L90"><span class="lineNum">      90</span>              :    //                   .clk(clk),</span>
<span id="L91"><span class="lineNum">      91</span>              :    //                   .din(flip_in),</span>
<span id="L92"><span class="lineNum">      92</span>              :    //                   .en(flip_en),</span>
<span id="L93"><span class="lineNum">      93</span>              :    //                   .dout(flip_match_q));</span>
<span id="L94"><span class="lineNum">      94</span>              :    //</span>
<span id="L95"><span class="lineNum">      95</span>              :    // end of testing flip</span>
<span id="L96"><span class="lineNum">      96</span>              : </span>
<span id="L97"><span class="lineNum">      97</span>              : </span>
<span id="L98"><span class="lineNum">      98</span>              :    assign addr_incr[1:0]                    = (iccm_wr_size[1:0] == 2'b11) ?  2'b10: 2'b01;</span>
<span id="L99"><span class="lineNum">      99</span>              :    assign addr_bank_inc[pt.ICCM_BITS-1 : 1] = iccm_rw_addr[pt.ICCM_BITS-1 : 1] + addr_incr[1:0];</span>
<span id="L100"><span class="lineNum">     100</span>              : </span>
<span id="L101"><span class="lineNum">     101</span>              :    for (genvar i=0; i&lt;pt.ICCM_NUM_BANKS/2; i++) begin: mem_bank_data</span>
<span id="L102"><span class="lineNum">     102</span>              :       assign iccm_bank_wr_data_vec[(2*i)]   = iccm_wr_data[38:0];</span>
<span id="L103"><span class="lineNum">     103</span>              :       assign iccm_bank_wr_data_vec[(2*i)+1] = iccm_wr_data[77:39];</span>
<span id="L104"><span class="lineNum">     104</span>              :    end</span>
<span id="L105"><span class="lineNum">     105</span>              : </span>
<span id="L106"><span class="lineNum">     106</span> <span class="tlaGNC tlaBgGNC">           4 :    for (genvar i=0; i&lt;pt.ICCM_NUM_BANKS; i++) begin: mem_bank</span></span>
<span id="L107"><span class="lineNum">     107</span>              :       assign wren_bank[i]         = iccm_wren &amp; ((iccm_rw_addr[pt.ICCM_BANK_HI:2] == i) | (addr_bank_inc[pt.ICCM_BANK_HI:2] == i));</span>
<span id="L108"><span class="lineNum">     108</span>              :       assign iccm_bank_wr_data[i] = iccm_bank_wr_data_vec[i];</span>
<span id="L109"><span class="lineNum">     109</span>              :       assign rden_bank[i]         = iccm_rden &amp; ( (iccm_rw_addr[pt.ICCM_BANK_HI:2] == i) | (addr_bank_inc[pt.ICCM_BANK_HI:2] == i));</span>
<span id="L110"><span class="lineNum">     110</span>              :       assign iccm_clken[i]        =  wren_bank[i] | rden_bank[i] | clk_override;</span>
<span id="L111"><span class="lineNum">     111</span>              :       assign addr_bank[i][pt.ICCM_BITS-1 : pt.ICCM_BANK_INDEX_LO] = wren_bank[i] ? iccm_rw_addr[pt.ICCM_BITS-1 : pt.ICCM_BANK_INDEX_LO] :</span>
<span id="L112"><span class="lineNum">     112</span>              :                                                                                       ((addr_bank_inc[pt.ICCM_BANK_HI:2] == i) ?</span>
<span id="L113"><span class="lineNum">     113</span>              :                                                                                                     addr_bank_inc[pt.ICCM_BITS-1 : pt.ICCM_BANK_INDEX_LO] :</span>
<span id="L114"><span class="lineNum">     114</span>              :                                                                                                     iccm_rw_addr[pt.ICCM_BITS-1 : pt.ICCM_BANK_INDEX_LO]);</span>
<span id="L115"><span class="lineNum">     115</span>              : </span>
<span id="L116"><span class="lineNum">     116</span> <span class="tlaGNC">           4 :     always_comb begin</span></span>
<span id="L117"><span class="lineNum">     117</span> <span class="tlaGNC">           4 :       iccm_mem_export.iccm_clken[i]        = iccm_clken[i];</span></span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaGNC">           4 :       iccm_mem_export.iccm_wren_bank[i]    = wren_bank[i];</span></span>
<span id="L119"><span class="lineNum">     119</span> <span class="tlaGNC">           4 :       iccm_mem_export.iccm_addr_bank[i]    = addr_bank[i];</span></span>
<span id="L120"><span class="lineNum">     120</span> <span class="tlaGNC">           4 :       iccm_mem_export.iccm_bank_wr_data[i] = iccm_bank_wr_data[i][31:0];</span></span>
<span id="L121"><span class="lineNum">     121</span> <span class="tlaGNC">           4 :       iccm_mem_export.iccm_bank_wr_ecc[i]  = iccm_bank_wr_data[i][32+pt.ICCM_ECC_WIDTH-1:32];</span></span>
<span id="L122"><span class="lineNum">     122</span> <span class="tlaGNC">           4 :       iccm_bank_dout[i][31:0]              = iccm_mem_export.iccm_bank_dout[i];</span></span>
<span id="L123"><span class="lineNum">     123</span> <span class="tlaGNC">           4 :       iccm_bank_dout[i][32+pt.ICCM_ECC_WIDTH-1:32] = iccm_mem_export.iccm_bank_ecc[i];</span></span>
<span id="L124"><span class="lineNum">     124</span>              :     end</span>
<span id="L125"><span class="lineNum">     125</span>              : </span>
<span id="L126"><span class="lineNum">     126</span>              :     // match the redundant rows</span>
<span id="L127"><span class="lineNum">     127</span>              :     assign sel_red1[i]  = (redundant_valid[1]  &amp; (((iccm_rw_addr[pt.ICCM_BITS-1:2] == redundant_address[1][pt.ICCM_BITS-1:2]) &amp; (iccm_rw_addr[3:2] == i)) |</span>
<span id="L128"><span class="lineNum">     128</span>              :                                                  ((addr_bank_inc[pt.ICCM_BITS-1:2]== redundant_address[1][pt.ICCM_BITS-1:2]) &amp; (addr_bank_inc[3:2] == i))));</span>
<span id="L129"><span class="lineNum">     129</span>              : </span>
<span id="L130"><span class="lineNum">     130</span>              :     assign sel_red0[i]  = (redundant_valid[0]  &amp; (((iccm_rw_addr[pt.ICCM_BITS-1:2] == redundant_address[0][pt.ICCM_BITS-1:2]) &amp; (iccm_rw_addr[3:2] == i)) |</span>
<span id="L131"><span class="lineNum">     131</span>              :                                                  ((addr_bank_inc[pt.ICCM_BITS-1:2]== redundant_address[0][pt.ICCM_BITS-1:2]) &amp; (addr_bank_inc[3:2] == i))));</span>
<span id="L132"><span class="lineNum">     132</span>              : </span>
<span id="L133"><span class="lineNum">     133</span>              :    rvdff #(1) selred0  (.*,</span>
<span id="L134"><span class="lineNum">     134</span>              :                    .clk(active_clk),</span>
<span id="L135"><span class="lineNum">     135</span>              :                    .din(sel_red0[i]),</span>
<span id="L136"><span class="lineNum">     136</span>              :                    .dout(sel_red0_q[i]));</span>
<span id="L137"><span class="lineNum">     137</span>              : </span>
<span id="L138"><span class="lineNum">     138</span>              :    rvdff #(1) selred1  (.*,</span>
<span id="L139"><span class="lineNum">     139</span>              :                    .clk(active_clk),</span>
<span id="L140"><span class="lineNum">     140</span>              :                    .din(sel_red1[i]),</span>
<span id="L141"><span class="lineNum">     141</span>              :                    .dout(sel_red1_q[i]));</span>
<span id="L142"><span class="lineNum">     142</span>              : </span>
<span id="L143"><span class="lineNum">     143</span>              : </span>
<span id="L144"><span class="lineNum">     144</span>              :   // muxing out the memory data with the redundant data if the address matches</span>
<span id="L145"><span class="lineNum">     145</span>              :    assign iccm_bank_dout_fn[i][38:0] = ({39{sel_red1_q[i]}}                         &amp; redundant_data[1][38:0]) |</span>
<span id="L146"><span class="lineNum">     146</span>              :                                        ({39{sel_red0_q[i]}}                         &amp; redundant_data[0][38:0]) |</span>
<span id="L147"><span class="lineNum">     147</span>              :                                        ({39{~sel_red0_q[i] &amp; ~sel_red1_q[i]}}       &amp; iccm_bank_dout[i][38:0]);</span>
<span id="L148"><span class="lineNum">     148</span>              : </span>
<span id="L149"><span class="lineNum">     149</span>              :   end : mem_bank</span>
<span id="L150"><span class="lineNum">     150</span>              : // This section does the redundancy for tolerating single bit errors</span>
<span id="L151"><span class="lineNum">     151</span>              : // 2x 39 bit data values with address[hi:2] and a valid bit is needed to CAM and sub out the reads/writes to the particular locations</span>
<span id="L152"><span class="lineNum">     152</span>              : // Also a LRU flop is kept to decide which of the redundant element to replace.</span>
<span id="L153"><span class="lineNum">     153</span>              :    assign r0_addr_en              = ~redundant_lru &amp; iccm_buf_correct_ecc;</span>
<span id="L154"><span class="lineNum">     154</span>              :    assign r1_addr_en              = redundant_lru  &amp; iccm_buf_correct_ecc;</span>
<span id="L155"><span class="lineNum">     155</span>              :    assign redundant_lru_en         = iccm_buf_correct_ecc | (((|sel_red0[pt.ICCM_NUM_BANKS-1:0]) | (|sel_red1[pt.ICCM_NUM_BANKS-1:0])) &amp; iccm_rden &amp; iccm_correction_state);</span>
<span id="L156"><span class="lineNum">     156</span>              :    assign redundant_lru_in        = iccm_buf_correct_ecc ? ~redundant_lru : (|sel_red0[pt.ICCM_NUM_BANKS-1:0]) ? 1'b1 : 1'b0;</span>
<span id="L157"><span class="lineNum">     157</span>              : </span>
<span id="L158"><span class="lineNum">     158</span>              :    rvdffs #() red_lru  (.*,                               // LRU flop for the redundant replacements</span>
<span id="L159"><span class="lineNum">     159</span>              :                    .clk(active_clk),</span>
<span id="L160"><span class="lineNum">     160</span>              :                    .en(redundant_lru_en),</span>
<span id="L161"><span class="lineNum">     161</span>              :                    .din(redundant_lru_in),</span>
<span id="L162"><span class="lineNum">     162</span>              :                    .dout(redundant_lru));</span>
<span id="L163"><span class="lineNum">     163</span>              : </span>
<span id="L164"><span class="lineNum">     164</span>              :     rvdffs #(pt.ICCM_BITS-2) r0_address  (.*,                 // Redundant Row 0 address</span>
<span id="L165"><span class="lineNum">     165</span>              :                    .clk(active_clk),</span>
<span id="L166"><span class="lineNum">     166</span>              :                    .en(r0_addr_en),</span>
<span id="L167"><span class="lineNum">     167</span>              :                    .din(iccm_rw_addr[pt.ICCM_BITS-1:2]),</span>
<span id="L168"><span class="lineNum">     168</span>              :                    .dout(redundant_address[0][pt.ICCM_BITS-1:2]));</span>
<span id="L169"><span class="lineNum">     169</span>              : </span>
<span id="L170"><span class="lineNum">     170</span>              :    rvdffs #(pt.ICCM_BITS-2) r1_address  (.*,                   // Redundant Row 0 address</span>
<span id="L171"><span class="lineNum">     171</span>              :                    .clk(active_clk),</span>
<span id="L172"><span class="lineNum">     172</span>              :                    .en(r1_addr_en),</span>
<span id="L173"><span class="lineNum">     173</span>              :                    .din(iccm_rw_addr[pt.ICCM_BITS-1:2]),</span>
<span id="L174"><span class="lineNum">     174</span>              :                    .dout(redundant_address[1][pt.ICCM_BITS-1:2]));</span>
<span id="L175"><span class="lineNum">     175</span>              : </span>
<span id="L176"><span class="lineNum">     176</span>              :     rvdffs #(1) r0_valid  (.*,</span>
<span id="L177"><span class="lineNum">     177</span>              :                    .clk(active_clk),                                  // Redundant Row 0 Valid</span>
<span id="L178"><span class="lineNum">     178</span>              :                    .en(r0_addr_en),</span>
<span id="L179"><span class="lineNum">     179</span>              :                    .din(1'b1),</span>
<span id="L180"><span class="lineNum">     180</span>              :                    .dout(redundant_valid[0]));</span>
<span id="L181"><span class="lineNum">     181</span>              : </span>
<span id="L182"><span class="lineNum">     182</span>              :    rvdffs #(1) r1_valid  (.*,                                   // Redundant Row 1 Valid</span>
<span id="L183"><span class="lineNum">     183</span>              :                    .clk(active_clk),</span>
<span id="L184"><span class="lineNum">     184</span>              :                    .en(r1_addr_en),</span>
<span id="L185"><span class="lineNum">     185</span>              :                    .din(1'b1),</span>
<span id="L186"><span class="lineNum">     186</span>              :                    .dout(redundant_valid[1]));</span>
<span id="L187"><span class="lineNum">     187</span>              : </span>
<span id="L188"><span class="lineNum">     188</span>              : </span>
<span id="L189"><span class="lineNum">     189</span>              : </span>
<span id="L190"><span class="lineNum">     190</span>              :    // We will have to update the Redundant copies in addition to the memory on subsequent writes to this memory location.</span>
<span id="L191"><span class="lineNum">     191</span>              :    // The data gets updated on : 1) correction cycle, 2) Future writes - this could be W writes from DMA ( match up till addr[2]) or DW writes ( match till address[3])</span>
<span id="L192"><span class="lineNum">     192</span>              :    // The data to pick also depends on the current address[2], size and the addr[2] stored in the address field of the redundant flop. Correction cycle is always W write and the data is splat on both legs, so choosing lower Word</span>
<span id="L193"><span class="lineNum">     193</span>              : </span>
<span id="L194"><span class="lineNum">     194</span>              :     assign redundant_data0_en      = ((iccm_rw_addr[pt.ICCM_BITS-1:3] == redundant_address[0][pt.ICCM_BITS-1:3]) &amp; ((iccm_rw_addr[2] == redundant_address[0][2]) | (iccm_wr_size[1:0] == 2'b11)) &amp; redundant_valid[0] &amp; iccm_wren) |</span>
<span id="L195"><span class="lineNum">     195</span>              :                                       (~redundant_lru &amp; iccm_buf_correct_ecc);</span>
<span id="L196"><span class="lineNum">     196</span>              : </span>
<span id="L197"><span class="lineNum">     197</span>              :     assign redundant_data0_in[38:0] = (((iccm_rw_addr[2] == redundant_address[0][2]) &amp; iccm_rw_addr[2]) | (redundant_address[0][2] &amp; (iccm_wr_size[1:0] == 2'b11))) ? iccm_wr_data[77:39]  : iccm_wr_data[38:0];</span>
<span id="L198"><span class="lineNum">     198</span>              : </span>
<span id="L199"><span class="lineNum">     199</span>              :     rvdffs #(39) r0_data  (.*,                                 // Redundant Row 1 data</span>
<span id="L200"><span class="lineNum">     200</span>              :                    .clk(active_clk),</span>
<span id="L201"><span class="lineNum">     201</span>              :                    .en(redundant_data0_en),</span>
<span id="L202"><span class="lineNum">     202</span>              :                    .din(redundant_data0_in[38:0]),</span>
<span id="L203"><span class="lineNum">     203</span>              :                    .dout(redundant_data[0][38:0]));</span>
<span id="L204"><span class="lineNum">     204</span>              : </span>
<span id="L205"><span class="lineNum">     205</span>              :    assign redundant_data1_en      =  ((iccm_rw_addr[pt.ICCM_BITS-1:3] == redundant_address[1][pt.ICCM_BITS-1:3]) &amp; ((iccm_rw_addr[2] == redundant_address[1][2]) | (iccm_wr_size[1:0] == 2'b11)) &amp; redundant_valid[1] &amp; iccm_wren) |</span>
<span id="L206"><span class="lineNum">     206</span>              :                                      (redundant_lru &amp; iccm_buf_correct_ecc);</span>
<span id="L207"><span class="lineNum">     207</span>              : </span>
<span id="L208"><span class="lineNum">     208</span>              :    assign redundant_data1_in[38:0] = (((iccm_rw_addr[2] == redundant_address[1][2]) &amp; iccm_rw_addr[2]) | (redundant_address[1][2] &amp; (iccm_wr_size[1:0] == 2'b11))) ? iccm_wr_data[77:39]  : iccm_wr_data[38:0];</span>
<span id="L209"><span class="lineNum">     209</span>              : </span>
<span id="L210"><span class="lineNum">     210</span>              :     rvdffs #(39) r1_data  (.*,                                  // Redundant Row 1 data</span>
<span id="L211"><span class="lineNum">     211</span>              :                    .clk(active_clk),</span>
<span id="L212"><span class="lineNum">     212</span>              :                    .en(redundant_data1_en),</span>
<span id="L213"><span class="lineNum">     213</span>              :                    .din(redundant_data1_in[38:0]),</span>
<span id="L214"><span class="lineNum">     214</span>              :                    .dout(redundant_data[1][38:0]));</span>
<span id="L215"><span class="lineNum">     215</span>              : </span>
<span id="L216"><span class="lineNum">     216</span>              : </span>
<span id="L217"><span class="lineNum">     217</span>              :    rvdffs  #(pt.ICCM_BANK_HI)   rd_addr_lo_ff (.*, .clk(active_clk), .din(iccm_rw_addr [pt.ICCM_BANK_HI:1]), .dout(iccm_rd_addr_lo_q[pt.ICCM_BANK_HI:1]), .en(1'b1));   // bit 0 of address is always 0</span>
<span id="L218"><span class="lineNum">     218</span>              :    rvdffs  #(pt.ICCM_BANK_BITS) rd_addr_hi_ff (.*, .clk(active_clk), .din(addr_bank_inc[pt.ICCM_BANK_HI:2]), .dout(iccm_rd_addr_hi_q[pt.ICCM_BANK_HI:2]), .en(1'b1));</span>
<span id="L219"><span class="lineNum">     219</span>              : </span>
<span id="L220"><span class="lineNum">     220</span>              :    assign iccm_rd_data_pre[63:0] = {iccm_bank_dout_fn[iccm_rd_addr_hi_q][31:0], iccm_bank_dout_fn[iccm_rd_addr_lo_q[pt.ICCM_BANK_HI:2]][31:0]};</span>
<span id="L221"><span class="lineNum">     221</span>              :    assign iccm_data[63:0]        = 64'({16'b0, (iccm_rd_data_pre[63:0] &gt;&gt; (16*iccm_rd_addr_lo_q[1]))});</span>
<span id="L222"><span class="lineNum">     222</span>              :    assign iccm_rd_data[63:0]     = {iccm_data[63:0]};</span>
<span id="L223"><span class="lineNum">     223</span>              :    assign iccm_rd_data_ecc[77:0] = {iccm_bank_dout_fn[iccm_rd_addr_hi_q][38:0], iccm_bank_dout_fn[iccm_rd_addr_lo_q[pt.ICCM_BANK_HI:2]][38:0]};</span>
<span id="L224"><span class="lineNum">     224</span>              : </span>
<span id="L225"><span class="lineNum">     225</span>              : endmodule // el2_ifu_iccm_mem</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
