 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:45:54 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32rvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v125c.db)

Number of ports:                          199
Number of nets:                          2013
Number of cells:                         1766
Number of combinational cells:           1563
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                        266
Number of references:                      40

Combinational area:               3266.512844
Buf/Inv area:                      394.939780
Noncombinational area:            1290.543274
Macro/Black Box area:                0.000000
Net Interconnect area:            1095.833725

Total cell area:                  4557.056118
Total area:                       5652.889843
1
