|defenders
SW[0] => resetn.IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => on.IN7
CLOCK_50 => CLOCK_50.IN121
KEY[0] => always11.IN0
KEY[0] => always11.IN0
KEY[0] => always11.IN1
KEY[1] => always11.IN1
KEY[1] => always11.IN1
KEY[1] => always11.IN1
KEY[2] => ~NO_FANOUT~
KEY[3] => shoot.IN25


|defenders|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1


|defenders|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4


|defenders|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_5tf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5tf1:auto_generated.data_a[0]
data_a[1] => altsyncram_5tf1:auto_generated.data_a[1]
data_a[2] => altsyncram_5tf1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_5tf1:auto_generated.address_a[0]
address_a[1] => altsyncram_5tf1:auto_generated.address_a[1]
address_a[2] => altsyncram_5tf1:auto_generated.address_a[2]
address_a[3] => altsyncram_5tf1:auto_generated.address_a[3]
address_a[4] => altsyncram_5tf1:auto_generated.address_a[4]
address_a[5] => altsyncram_5tf1:auto_generated.address_a[5]
address_a[6] => altsyncram_5tf1:auto_generated.address_a[6]
address_a[7] => altsyncram_5tf1:auto_generated.address_a[7]
address_a[8] => altsyncram_5tf1:auto_generated.address_a[8]
address_a[9] => altsyncram_5tf1:auto_generated.address_a[9]
address_a[10] => altsyncram_5tf1:auto_generated.address_a[10]
address_a[11] => altsyncram_5tf1:auto_generated.address_a[11]
address_a[12] => altsyncram_5tf1:auto_generated.address_a[12]
address_a[13] => altsyncram_5tf1:auto_generated.address_a[13]
address_a[14] => altsyncram_5tf1:auto_generated.address_a[14]
address_b[0] => altsyncram_5tf1:auto_generated.address_b[0]
address_b[1] => altsyncram_5tf1:auto_generated.address_b[1]
address_b[2] => altsyncram_5tf1:auto_generated.address_b[2]
address_b[3] => altsyncram_5tf1:auto_generated.address_b[3]
address_b[4] => altsyncram_5tf1:auto_generated.address_b[4]
address_b[5] => altsyncram_5tf1:auto_generated.address_b[5]
address_b[6] => altsyncram_5tf1:auto_generated.address_b[6]
address_b[7] => altsyncram_5tf1:auto_generated.address_b[7]
address_b[8] => altsyncram_5tf1:auto_generated.address_b[8]
address_b[9] => altsyncram_5tf1:auto_generated.address_b[9]
address_b[10] => altsyncram_5tf1:auto_generated.address_b[10]
address_b[11] => altsyncram_5tf1:auto_generated.address_b[11]
address_b[12] => altsyncram_5tf1:auto_generated.address_b[12]
address_b[13] => altsyncram_5tf1:auto_generated.address_b[13]
address_b[14] => altsyncram_5tf1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5tf1:auto_generated.clock0
clock1 => altsyncram_5tf1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|defenders|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5tf1:auto_generated
address_a[0] => altsyncram_5nq1:altsyncram1.address_b[0]
address_a[1] => altsyncram_5nq1:altsyncram1.address_b[1]
address_a[2] => altsyncram_5nq1:altsyncram1.address_b[2]
address_a[3] => altsyncram_5nq1:altsyncram1.address_b[3]
address_a[4] => altsyncram_5nq1:altsyncram1.address_b[4]
address_a[5] => altsyncram_5nq1:altsyncram1.address_b[5]
address_a[6] => altsyncram_5nq1:altsyncram1.address_b[6]
address_a[7] => altsyncram_5nq1:altsyncram1.address_b[7]
address_a[8] => altsyncram_5nq1:altsyncram1.address_b[8]
address_a[9] => altsyncram_5nq1:altsyncram1.address_b[9]
address_a[10] => altsyncram_5nq1:altsyncram1.address_b[10]
address_a[11] => altsyncram_5nq1:altsyncram1.address_b[11]
address_a[12] => altsyncram_5nq1:altsyncram1.address_b[12]
address_a[13] => altsyncram_5nq1:altsyncram1.address_b[13]
address_a[14] => altsyncram_5nq1:altsyncram1.address_b[14]
address_b[0] => altsyncram_5nq1:altsyncram1.address_a[0]
address_b[1] => altsyncram_5nq1:altsyncram1.address_a[1]
address_b[2] => altsyncram_5nq1:altsyncram1.address_a[2]
address_b[3] => altsyncram_5nq1:altsyncram1.address_a[3]
address_b[4] => altsyncram_5nq1:altsyncram1.address_a[4]
address_b[5] => altsyncram_5nq1:altsyncram1.address_a[5]
address_b[6] => altsyncram_5nq1:altsyncram1.address_a[6]
address_b[7] => altsyncram_5nq1:altsyncram1.address_a[7]
address_b[8] => altsyncram_5nq1:altsyncram1.address_a[8]
address_b[9] => altsyncram_5nq1:altsyncram1.address_a[9]
address_b[10] => altsyncram_5nq1:altsyncram1.address_a[10]
address_b[11] => altsyncram_5nq1:altsyncram1.address_a[11]
address_b[12] => altsyncram_5nq1:altsyncram1.address_a[12]
address_b[13] => altsyncram_5nq1:altsyncram1.address_a[13]
address_b[14] => altsyncram_5nq1:altsyncram1.address_a[14]
clock0 => altsyncram_5nq1:altsyncram1.clock1
clock1 => altsyncram_5nq1:altsyncram1.clock0
data_a[0] => altsyncram_5nq1:altsyncram1.data_b[0]
data_a[1] => altsyncram_5nq1:altsyncram1.data_b[1]
data_a[2] => altsyncram_5nq1:altsyncram1.data_b[2]
wren_a => altsyncram_5nq1:altsyncram1.clocken1
wren_a => altsyncram_5nq1:altsyncram1.wren_b


|defenders|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5tf1:auto_generated|altsyncram_5nq1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_6oa:decode3.data[0]
address_a[12] => decode_6oa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_6oa:decode3.data[1]
address_a[13] => decode_6oa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_6oa:decode3.data[2]
address_a[14] => decode_6oa:decode_a.data[2]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_6oa:decode4.data[0]
address_b[12] => decode_6oa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_6oa:decode4.data[1]
address_b[13] => decode_6oa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_6oa:decode4.data[2]
address_b[14] => decode_6oa:decode_b.data[2]
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ~NO_FANOUT~
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a3.PORTADATAIN
data_a[0] => ram_block2a6.PORTADATAIN
data_a[0] => ram_block2a9.PORTADATAIN
data_a[0] => ram_block2a12.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[1] => ram_block2a4.PORTADATAIN
data_a[1] => ram_block2a7.PORTADATAIN
data_a[1] => ram_block2a10.PORTADATAIN
data_a[1] => ram_block2a13.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[2] => ram_block2a5.PORTADATAIN
data_a[2] => ram_block2a8.PORTADATAIN
data_a[2] => ram_block2a11.PORTADATAIN
data_a[2] => ram_block2a14.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[0] => ram_block2a3.PORTBDATAIN
data_b[0] => ram_block2a6.PORTBDATAIN
data_b[0] => ram_block2a9.PORTBDATAIN
data_b[0] => ram_block2a12.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[1] => ram_block2a4.PORTBDATAIN
data_b[1] => ram_block2a7.PORTBDATAIN
data_b[1] => ram_block2a10.PORTBDATAIN
data_b[1] => ram_block2a13.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[2] => ram_block2a5.PORTBDATAIN
data_b[2] => ram_block2a8.PORTBDATAIN
data_b[2] => ram_block2a11.PORTBDATAIN
data_b[2] => ram_block2a14.PORTBDATAIN
wren_a => decode_6oa:decode3.enable
wren_b => decode_6oa:decode4.enable


|defenders|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5tf1:auto_generated|altsyncram_5nq1:altsyncram1|decode_6oa:decode3
data[0] => w_anode235w[1].IN0
data[0] => w_anode252w[1].IN1
data[0] => w_anode262w[1].IN0
data[0] => w_anode272w[1].IN1
data[0] => w_anode282w[1].IN0
data[0] => w_anode292w[1].IN1
data[0] => w_anode302w[1].IN0
data[0] => w_anode312w[1].IN1
data[1] => w_anode235w[2].IN0
data[1] => w_anode252w[2].IN0
data[1] => w_anode262w[2].IN1
data[1] => w_anode272w[2].IN1
data[1] => w_anode282w[2].IN0
data[1] => w_anode292w[2].IN0
data[1] => w_anode302w[2].IN1
data[1] => w_anode312w[2].IN1
data[2] => w_anode235w[3].IN0
data[2] => w_anode252w[3].IN0
data[2] => w_anode262w[3].IN0
data[2] => w_anode272w[3].IN0
data[2] => w_anode282w[3].IN1
data[2] => w_anode292w[3].IN1
data[2] => w_anode302w[3].IN1
data[2] => w_anode312w[3].IN1
enable => w_anode235w[1].IN0
enable => w_anode252w[1].IN0
enable => w_anode262w[1].IN0
enable => w_anode272w[1].IN0
enable => w_anode282w[1].IN0
enable => w_anode292w[1].IN0
enable => w_anode302w[1].IN0
enable => w_anode312w[1].IN0


|defenders|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5tf1:auto_generated|altsyncram_5nq1:altsyncram1|decode_6oa:decode4
data[0] => w_anode235w[1].IN0
data[0] => w_anode252w[1].IN1
data[0] => w_anode262w[1].IN0
data[0] => w_anode272w[1].IN1
data[0] => w_anode282w[1].IN0
data[0] => w_anode292w[1].IN1
data[0] => w_anode302w[1].IN0
data[0] => w_anode312w[1].IN1
data[1] => w_anode235w[2].IN0
data[1] => w_anode252w[2].IN0
data[1] => w_anode262w[2].IN1
data[1] => w_anode272w[2].IN1
data[1] => w_anode282w[2].IN0
data[1] => w_anode292w[2].IN0
data[1] => w_anode302w[2].IN1
data[1] => w_anode312w[2].IN1
data[2] => w_anode235w[3].IN0
data[2] => w_anode252w[3].IN0
data[2] => w_anode262w[3].IN0
data[2] => w_anode272w[3].IN0
data[2] => w_anode282w[3].IN1
data[2] => w_anode292w[3].IN1
data[2] => w_anode302w[3].IN1
data[2] => w_anode312w[3].IN1
enable => w_anode235w[1].IN0
enable => w_anode252w[1].IN0
enable => w_anode262w[1].IN0
enable => w_anode272w[1].IN0
enable => w_anode282w[1].IN0
enable => w_anode292w[1].IN0
enable => w_anode302w[1].IN0
enable => w_anode312w[1].IN0


|defenders|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5tf1:auto_generated|altsyncram_5nq1:altsyncram1|decode_6oa:decode_a
data[0] => w_anode235w[1].IN0
data[0] => w_anode252w[1].IN1
data[0] => w_anode262w[1].IN0
data[0] => w_anode272w[1].IN1
data[0] => w_anode282w[1].IN0
data[0] => w_anode292w[1].IN1
data[0] => w_anode302w[1].IN0
data[0] => w_anode312w[1].IN1
data[1] => w_anode235w[2].IN0
data[1] => w_anode252w[2].IN0
data[1] => w_anode262w[2].IN1
data[1] => w_anode272w[2].IN1
data[1] => w_anode282w[2].IN0
data[1] => w_anode292w[2].IN0
data[1] => w_anode302w[2].IN1
data[1] => w_anode312w[2].IN1
data[2] => w_anode235w[3].IN0
data[2] => w_anode252w[3].IN0
data[2] => w_anode262w[3].IN0
data[2] => w_anode272w[3].IN0
data[2] => w_anode282w[3].IN1
data[2] => w_anode292w[3].IN1
data[2] => w_anode302w[3].IN1
data[2] => w_anode312w[3].IN1
enable => w_anode235w[1].IN0
enable => w_anode252w[1].IN0
enable => w_anode262w[1].IN0
enable => w_anode272w[1].IN0
enable => w_anode282w[1].IN0
enable => w_anode292w[1].IN0
enable => w_anode302w[1].IN0
enable => w_anode312w[1].IN0


|defenders|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5tf1:auto_generated|altsyncram_5nq1:altsyncram1|decode_6oa:decode_b
data[0] => w_anode235w[1].IN0
data[0] => w_anode252w[1].IN1
data[0] => w_anode262w[1].IN0
data[0] => w_anode272w[1].IN1
data[0] => w_anode282w[1].IN0
data[0] => w_anode292w[1].IN1
data[0] => w_anode302w[1].IN0
data[0] => w_anode312w[1].IN1
data[1] => w_anode235w[2].IN0
data[1] => w_anode252w[2].IN0
data[1] => w_anode262w[2].IN1
data[1] => w_anode272w[2].IN1
data[1] => w_anode282w[2].IN0
data[1] => w_anode292w[2].IN0
data[1] => w_anode302w[2].IN1
data[1] => w_anode312w[2].IN1
data[2] => w_anode235w[3].IN0
data[2] => w_anode252w[3].IN0
data[2] => w_anode262w[3].IN0
data[2] => w_anode272w[3].IN0
data[2] => w_anode282w[3].IN1
data[2] => w_anode292w[3].IN1
data[2] => w_anode302w[3].IN1
data[2] => w_anode312w[3].IN1
enable => w_anode235w[1].IN0
enable => w_anode252w[1].IN0
enable => w_anode262w[1].IN0
enable => w_anode272w[1].IN0
enable => w_anode282w[1].IN0
enable => w_anode292w[1].IN0
enable => w_anode302w[1].IN0
enable => w_anode312w[1].IN0


|defenders|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5tf1:auto_generated|altsyncram_5nq1:altsyncram1|mux_hib:mux5
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => muxlut_result0w.IN0
data[13] => muxlut_result1w.IN0
data[14] => muxlut_result2w.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result1w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result2w.IN1


|defenders|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5tf1:auto_generated|altsyncram_5nq1:altsyncram1|mux_hib:mux6
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => muxlut_result0w.IN0
data[13] => muxlut_result1w.IN0
data[14] => muxlut_result2w.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result1w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result2w.IN1


|defenders|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1


|defenders|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|defenders|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN


|defenders|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4


|defenders|backgroundROMS:backgroundROMS_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1


|defenders|backgroundROMS:backgroundROMS_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cl71:auto_generated.address_a[0]
address_a[1] => altsyncram_cl71:auto_generated.address_a[1]
address_a[2] => altsyncram_cl71:auto_generated.address_a[2]
address_a[3] => altsyncram_cl71:auto_generated.address_a[3]
address_a[4] => altsyncram_cl71:auto_generated.address_a[4]
address_a[5] => altsyncram_cl71:auto_generated.address_a[5]
address_a[6] => altsyncram_cl71:auto_generated.address_a[6]
address_a[7] => altsyncram_cl71:auto_generated.address_a[7]
address_a[8] => altsyncram_cl71:auto_generated.address_a[8]
address_a[9] => altsyncram_cl71:auto_generated.address_a[9]
address_a[10] => altsyncram_cl71:auto_generated.address_a[10]
address_a[11] => altsyncram_cl71:auto_generated.address_a[11]
address_a[12] => altsyncram_cl71:auto_generated.address_a[12]
address_a[13] => altsyncram_cl71:auto_generated.address_a[13]
address_a[14] => altsyncram_cl71:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cl71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|defenders|backgroundROMS:backgroundROMS_inst|altsyncram:altsyncram_component|altsyncram_cl71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_9oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_9oa:deep_decode.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_9oa:deep_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK


|defenders|backgroundROMS:backgroundROMS_inst|altsyncram:altsyncram_component|altsyncram_cl71:auto_generated|decode_9oa:deep_decode
data[0] => w_anode117w[1].IN0
data[0] => w_anode134w[1].IN1
data[0] => w_anode144w[1].IN0
data[0] => w_anode154w[1].IN1
data[0] => w_anode164w[1].IN0
data[0] => w_anode174w[1].IN1
data[0] => w_anode184w[1].IN0
data[0] => w_anode194w[1].IN1
data[1] => w_anode117w[2].IN0
data[1] => w_anode134w[2].IN0
data[1] => w_anode144w[2].IN1
data[1] => w_anode154w[2].IN1
data[1] => w_anode164w[2].IN0
data[1] => w_anode174w[2].IN0
data[1] => w_anode184w[2].IN1
data[1] => w_anode194w[2].IN1
data[2] => w_anode117w[3].IN0
data[2] => w_anode134w[3].IN0
data[2] => w_anode144w[3].IN0
data[2] => w_anode154w[3].IN0
data[2] => w_anode164w[3].IN1
data[2] => w_anode174w[3].IN1
data[2] => w_anode184w[3].IN1
data[2] => w_anode194w[3].IN1
enable => w_anode117w[1].IN0
enable => w_anode134w[1].IN0
enable => w_anode144w[1].IN0
enable => w_anode154w[1].IN0
enable => w_anode164w[1].IN0
enable => w_anode174w[1].IN0
enable => w_anode184w[1].IN0
enable => w_anode194w[1].IN0


|defenders|backgroundROMS:backgroundROMS_inst|altsyncram:altsyncram_component|altsyncram_cl71:auto_generated|mux_kib:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|defenders|catROMS:catROMS_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1


|defenders|catROMS:catROMS_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qv61:auto_generated.address_a[0]
address_a[1] => altsyncram_qv61:auto_generated.address_a[1]
address_a[2] => altsyncram_qv61:auto_generated.address_a[2]
address_a[3] => altsyncram_qv61:auto_generated.address_a[3]
address_a[4] => altsyncram_qv61:auto_generated.address_a[4]
address_a[5] => altsyncram_qv61:auto_generated.address_a[5]
address_a[6] => altsyncram_qv61:auto_generated.address_a[6]
address_a[7] => altsyncram_qv61:auto_generated.address_a[7]
address_a[8] => altsyncram_qv61:auto_generated.address_a[8]
address_a[9] => altsyncram_qv61:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qv61:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|defenders|catROMS:catROMS_inst|altsyncram:altsyncram_component|altsyncram_qv61:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0


|defenders|invaderROMS:invaderROMS_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1


|defenders|invaderROMS:invaderROMS_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q671:auto_generated.address_a[0]
address_a[1] => altsyncram_q671:auto_generated.address_a[1]
address_a[2] => altsyncram_q671:auto_generated.address_a[2]
address_a[3] => altsyncram_q671:auto_generated.address_a[3]
address_a[4] => altsyncram_q671:auto_generated.address_a[4]
address_a[5] => altsyncram_q671:auto_generated.address_a[5]
address_a[6] => altsyncram_q671:auto_generated.address_a[6]
address_a[7] => altsyncram_q671:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q671:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|defenders|invaderROMS:invaderROMS_inst|altsyncram:altsyncram_component|altsyncram_q671:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0


|defenders|dead_invaderROMS:dead_invaderROMS_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1


|defenders|dead_invaderROMS:dead_invaderROMS_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lg71:auto_generated.address_a[0]
address_a[1] => altsyncram_lg71:auto_generated.address_a[1]
address_a[2] => altsyncram_lg71:auto_generated.address_a[2]
address_a[3] => altsyncram_lg71:auto_generated.address_a[3]
address_a[4] => altsyncram_lg71:auto_generated.address_a[4]
address_a[5] => altsyncram_lg71:auto_generated.address_a[5]
address_a[6] => altsyncram_lg71:auto_generated.address_a[6]
address_a[7] => altsyncram_lg71:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lg71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|defenders|dead_invaderROMS:dead_invaderROMS_inst|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0


|defenders|gameoverROM:gameoverROM_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1


|defenders|gameoverROM:gameoverROM_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2f71:auto_generated.address_a[0]
address_a[1] => altsyncram_2f71:auto_generated.address_a[1]
address_a[2] => altsyncram_2f71:auto_generated.address_a[2]
address_a[3] => altsyncram_2f71:auto_generated.address_a[3]
address_a[4] => altsyncram_2f71:auto_generated.address_a[4]
address_a[5] => altsyncram_2f71:auto_generated.address_a[5]
address_a[6] => altsyncram_2f71:auto_generated.address_a[6]
address_a[7] => altsyncram_2f71:auto_generated.address_a[7]
address_a[8] => altsyncram_2f71:auto_generated.address_a[8]
address_a[9] => altsyncram_2f71:auto_generated.address_a[9]
address_a[10] => altsyncram_2f71:auto_generated.address_a[10]
address_a[11] => altsyncram_2f71:auto_generated.address_a[11]
address_a[12] => altsyncram_2f71:auto_generated.address_a[12]
address_a[13] => altsyncram_2f71:auto_generated.address_a[13]
address_a[14] => altsyncram_2f71:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2f71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|defenders|gameoverROM:gameoverROM_inst|altsyncram:altsyncram_component|altsyncram_2f71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_9oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_9oa:deep_decode.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_9oa:deep_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK


|defenders|gameoverROM:gameoverROM_inst|altsyncram:altsyncram_component|altsyncram_2f71:auto_generated|decode_9oa:deep_decode
data[0] => w_anode117w[1].IN0
data[0] => w_anode134w[1].IN1
data[0] => w_anode144w[1].IN0
data[0] => w_anode154w[1].IN1
data[0] => w_anode164w[1].IN0
data[0] => w_anode174w[1].IN1
data[0] => w_anode184w[1].IN0
data[0] => w_anode194w[1].IN1
data[1] => w_anode117w[2].IN0
data[1] => w_anode134w[2].IN0
data[1] => w_anode144w[2].IN1
data[1] => w_anode154w[2].IN1
data[1] => w_anode164w[2].IN0
data[1] => w_anode174w[2].IN0
data[1] => w_anode184w[2].IN1
data[1] => w_anode194w[2].IN1
data[2] => w_anode117w[3].IN0
data[2] => w_anode134w[3].IN0
data[2] => w_anode144w[3].IN0
data[2] => w_anode154w[3].IN0
data[2] => w_anode164w[3].IN1
data[2] => w_anode174w[3].IN1
data[2] => w_anode184w[3].IN1
data[2] => w_anode194w[3].IN1
enable => w_anode117w[1].IN0
enable => w_anode134w[1].IN0
enable => w_anode144w[1].IN0
enable => w_anode154w[1].IN0
enable => w_anode164w[1].IN0
enable => w_anode174w[1].IN0
enable => w_anode184w[1].IN0
enable => w_anode194w[1].IN0


|defenders|gameoverROM:gameoverROM_inst|altsyncram:altsyncram_component|altsyncram_2f71:auto_generated|mux_kib:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|defenders|winnerROM:winnerROM_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1


|defenders|winnerROM:winnerROM_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v871:auto_generated.address_a[0]
address_a[1] => altsyncram_v871:auto_generated.address_a[1]
address_a[2] => altsyncram_v871:auto_generated.address_a[2]
address_a[3] => altsyncram_v871:auto_generated.address_a[3]
address_a[4] => altsyncram_v871:auto_generated.address_a[4]
address_a[5] => altsyncram_v871:auto_generated.address_a[5]
address_a[6] => altsyncram_v871:auto_generated.address_a[6]
address_a[7] => altsyncram_v871:auto_generated.address_a[7]
address_a[8] => altsyncram_v871:auto_generated.address_a[8]
address_a[9] => altsyncram_v871:auto_generated.address_a[9]
address_a[10] => altsyncram_v871:auto_generated.address_a[10]
address_a[11] => altsyncram_v871:auto_generated.address_a[11]
address_a[12] => altsyncram_v871:auto_generated.address_a[12]
address_a[13] => altsyncram_v871:auto_generated.address_a[13]
address_a[14] => altsyncram_v871:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v871:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|defenders|winnerROM:winnerROM_inst|altsyncram:altsyncram_component|altsyncram_v871:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_9oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_9oa:deep_decode.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_9oa:deep_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK


|defenders|winnerROM:winnerROM_inst|altsyncram:altsyncram_component|altsyncram_v871:auto_generated|decode_9oa:deep_decode
data[0] => w_anode117w[1].IN0
data[0] => w_anode134w[1].IN1
data[0] => w_anode144w[1].IN0
data[0] => w_anode154w[1].IN1
data[0] => w_anode164w[1].IN0
data[0] => w_anode174w[1].IN1
data[0] => w_anode184w[1].IN0
data[0] => w_anode194w[1].IN1
data[1] => w_anode117w[2].IN0
data[1] => w_anode134w[2].IN0
data[1] => w_anode144w[2].IN1
data[1] => w_anode154w[2].IN1
data[1] => w_anode164w[2].IN0
data[1] => w_anode174w[2].IN0
data[1] => w_anode184w[2].IN1
data[1] => w_anode194w[2].IN1
data[2] => w_anode117w[3].IN0
data[2] => w_anode134w[3].IN0
data[2] => w_anode144w[3].IN0
data[2] => w_anode154w[3].IN0
data[2] => w_anode164w[3].IN1
data[2] => w_anode174w[3].IN1
data[2] => w_anode184w[3].IN1
data[2] => w_anode194w[3].IN1
enable => w_anode117w[1].IN0
enable => w_anode134w[1].IN0
enable => w_anode144w[1].IN0
enable => w_anode154w[1].IN0
enable => w_anode164w[1].IN0
enable => w_anode174w[1].IN0
enable => w_anode184w[1].IN0
enable => w_anode194w[1].IN0


|defenders|winnerROM:winnerROM_inst|altsyncram:altsyncram_component|altsyncram_v871:auto_generated|mux_kib:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|defenders|drawCAT:cat_xy
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => yCount[4]~reg0.CLK
clk => done~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
clk => xCount[4]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawBACK:bg
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => address[12]~reg0.CLK
clk => address[13]~reg0.CLK
clk => address[14]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => yCount[4]~reg0.CLK
clk => yCount[5]~reg0.CLK
clk => yCount[6]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
clk => xCount[4]~reg0.CLK
clk => xCount[5]~reg0.CLK
clk => xCount[6]~reg0.CLK
clk => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => yCount[0]~reg0.ENA
enable => yCount[1]~reg0.ENA
enable => yCount[2]~reg0.ENA
enable => yCount[3]~reg0.ENA
enable => yCount[4]~reg0.ENA
enable => yCount[5]~reg0.ENA
enable => yCount[6]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA


|defenders|drawBACK:go
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => address[12]~reg0.CLK
clk => address[13]~reg0.CLK
clk => address[14]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => yCount[4]~reg0.CLK
clk => yCount[5]~reg0.CLK
clk => yCount[6]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
clk => xCount[4]~reg0.CLK
clk => xCount[5]~reg0.CLK
clk => xCount[6]~reg0.CLK
clk => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => yCount[0]~reg0.ENA
enable => yCount[1]~reg0.ENA
enable => yCount[2]~reg0.ENA
enable => yCount[3]~reg0.ENA
enable => yCount[4]~reg0.ENA
enable => yCount[5]~reg0.ENA
enable => yCount[6]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA


|defenders|drawBACK:win
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => address[12]~reg0.CLK
clk => address[13]~reg0.CLK
clk => address[14]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => yCount[4]~reg0.CLK
clk => yCount[5]~reg0.CLK
clk => yCount[6]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
clk => xCount[4]~reg0.CLK
clk => xCount[5]~reg0.CLK
clk => xCount[6]~reg0.CLK
clk => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => yCount[0]~reg0.ENA
enable => yCount[1]~reg0.ENA
enable => yCount[2]~reg0.ENA
enable => yCount[3]~reg0.ENA
enable => yCount[4]~reg0.ENA
enable => yCount[5]~reg0.ENA
enable => yCount[6]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA


|defenders|healthBar:bar
clock => yCount[0]~reg0.CLK
clock => yCount[1]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => done~reg0.CLK
enable => done.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
currentHealth[0] => LessThan1.IN7
currentHealth[0] => Equal0.IN6
currentHealth[1] => LessThan1.IN6
currentHealth[1] => Equal0.IN5
currentHealth[2] => LessThan1.IN5
currentHealth[2] => Equal0.IN4
currentHealth[3] => LessThan1.IN4
currentHealth[3] => Equal0.IN3
currentHealth[4] => LessThan1.IN3
currentHealth[4] => Equal0.IN2
currentHealth[5] => LessThan1.IN2
currentHealth[5] => Equal0.IN1
currentHealth[6] => LessThan1.IN1
currentHealth[6] => Equal0.IN0


|defenders|hex_4bit:H0
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0


|defenders|hex_4bit:H1
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0


|defenders|hex_4bit:H2
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0


|defenders|hex_4bit:H3
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0


|defenders|hex_4bit:H4
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0


|defenders|hex_4bit:H5
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0


|defenders|hex_4bit:H6
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0


|defenders|hex_4bit:H7
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0


|defenders|bullet_SR:comb_2387
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2388
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2389
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2390
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2391
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2392
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2393
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2394
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2395
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2396
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2397
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2398
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2399
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2400
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2401
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2402
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2403
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2404
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2405
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2406
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2407
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2408
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2409
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2410
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|bullet_SR:comb_2411
clk => doneSig~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => tmp[27].CLK
clk => tmp[28].CLK
clk => tmp[29].CLK
clk => tmp[30].CLK
clk => tmp[31].CLK
clk => tmp[32].CLK
clk => tmp[33].CLK
clk => tmp[34].CLK
clk => tmp[35].CLK
clk => tmp[36].CLK
clk => tmp[37].CLK
clk => tmp[38].CLK
clk => tmp[39].CLK
clk => tmp[40].CLK
clk => tmp[41].CLK
clk => tmp[42].CLK
clk => tmp[43].CLK
clk => tmp[44].CLK
clk => tmp[45].CLK
clk => tmp[46].CLK
clk => tmp[47].CLK
clk => tmp[48].CLK
clk => tmp[49].CLK
clk => tmp[50].CLK
clk => tmp[51].CLK
clk => tmp[52].CLK
clk => tmp[53].CLK
clk => tmp[54].CLK
clk => tmp[55].CLK
clk => tmp[56].CLK
clk => tmp[57].CLK
clk => tmp[58].CLK
clk => tmp[59].CLK
clk => tmp[60].CLK
clk => tmp[61].CLK
clk => tmp[62].CLK
clk => tmp[63].CLK
clk => tmp[64].CLK
clk => tmp[65].CLK
clk => tmp[66].CLK
clk => tmp[67].CLK
clk => tmp[68].CLK
clk => tmp[69].CLK
clk => tmp[70].CLK
clk => tmp[71].CLK
clk => tmp[72].CLK
clk => tmp[73].CLK
clk => tmp[74].CLK
clk => tmp[75].CLK
clk => tmp[76].CLK
clk => tmp[77].CLK
clk => tmp[78].CLK
clk => tmp[79].CLK
clk => tmp[80].CLK
clk => tmp[81].CLK
clk => tmp[82].CLK
clk => tmp[83].CLK
clk => tmp[84].CLK
clk => tmp[85].CLK
clk => tmp[86].CLK
clk => tmp[87].CLK
clk => tmp[88].CLK
clk => tmp[89].CLK
clk => tmp[90].CLK
clk => tmp[91].CLK
clk => tmp[92].CLK
clk => tmp[93].CLK
clk => tmp[94].CLK
clk => tmp[95].CLK
clk => tmp[96].CLK
clk => tmp[97].CLK
clk => tmp[98].CLK
clk => tmp[99].CLK
clk => tmp[100].CLK
clk => tmp[101].CLK
clk => tmp[102].CLK
clk => tmp[103].CLK
clk => tmp[104].CLK
clk => tmp[105].CLK
clk => tmp[106].CLK
clk => tmp[107].CLK
clk => tmp[108].CLK
clk => tmp[109].CLK
clk => tmp[110].CLK
clk => tmp[111].CLK
clk => tmp[112].CLK
clk => tmp[113].CLK
clk => tmp[114].CLK
clk => tmp[115].CLK
clk => tmp[116].CLK
clk => tmp[117].CLK
clk => firstbit[0].CLK
clk => firstbit[1].CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
load => firstbit.OUTPUTSELECT
serialIn => firstbit.DATAB


|defenders|drawBULLET:comb_3008
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3009
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3010
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3011
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3012
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3013
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3014
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3015
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3016
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3017
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3018
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3019
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3020
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3021
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3022
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3023
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3024
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3025
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3026
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3027
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3028
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3029
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3030
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3031
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawBULLET:comb_3032
clock => done~reg0.CLK
clock => j[0].CLK
clock => j[1].CLK
clock => j[2].CLK
clock => j[3].CLK
clock => j[4].CLK
clock => j[5].CLK
clock => j[6].CLK
clock => j[7].CLK
clock => j[8].CLK
clock => j[9].CLK
clock => j[10].CLK
clock => j[11].CLK
clock => j[12].CLK
clock => j[13].CLK
clock => j[14].CLK
clock => j[15].CLK
clock => j[16].CLK
clock => j[17].CLK
clock => j[18].CLK
clock => j[19].CLK
clock => j[20].CLK
clock => j[21].CLK
clock => j[22].CLK
clock => j[23].CLK
clock => j[24].CLK
clock => j[25].CLK
clock => j[26].CLK
clock => j[27].CLK
clock => j[28].CLK
clock => j[29].CLK
clock => j[30].CLK
clock => j[31].CLK
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => xCount[0]~reg0.CLK
clock => xCount[1]~reg0.CLK
clock => xCount[2]~reg0.CLK
clock => xCount[3]~reg0.CLK
clock => xCount[4]~reg0.CLK
clock => xCount[5]~reg0.CLK
clock => xCount[6]~reg0.CLK
clock => xCount[7]~reg0.CLK
enable => done.OUTPUTSELECT
enable => j[0].ENA
enable => j[1].ENA
enable => j[2].ENA
enable => j[3].ENA
enable => j[4].ENA
enable => j[5].ENA
enable => j[6].ENA
enable => j[7].ENA
enable => j[8].ENA
enable => j[9].ENA
enable => j[10].ENA
enable => j[11].ENA
enable => j[12].ENA
enable => j[13].ENA
enable => j[14].ENA
enable => j[15].ENA
enable => j[16].ENA
enable => j[17].ENA
enable => j[18].ENA
enable => j[19].ENA
enable => j[20].ENA
enable => j[21].ENA
enable => j[22].ENA
enable => j[23].ENA
enable => j[24].ENA
enable => j[25].ENA
enable => j[26].ENA
enable => j[27].ENA
enable => j[28].ENA
enable => j[29].ENA
enable => j[30].ENA
enable => j[31].ENA
enable => k[0].ENA
enable => k[1].ENA
enable => k[2].ENA
enable => k[3].ENA
enable => k[4].ENA
enable => k[5].ENA
enable => k[6].ENA
enable => k[7].ENA
enable => k[8].ENA
enable => k[9].ENA
enable => k[10].ENA
enable => k[11].ENA
enable => k[12].ENA
enable => k[13].ENA
enable => k[14].ENA
enable => k[15].ENA
enable => k[16].ENA
enable => k[17].ENA
enable => k[18].ENA
enable => k[19].ENA
enable => k[20].ENA
enable => k[21].ENA
enable => k[22].ENA
enable => k[23].ENA
enable => k[24].ENA
enable => k[25].ENA
enable => k[26].ENA
enable => k[27].ENA
enable => k[28].ENA
enable => k[29].ENA
enable => k[30].ENA
enable => k[31].ENA
enable => k[32].ENA
enable => k[33].ENA
enable => k[34].ENA
enable => k[35].ENA
enable => k[36].ENA
enable => k[37].ENA
enable => k[38].ENA
enable => k[39].ENA
enable => k[40].ENA
enable => k[41].ENA
enable => k[42].ENA
enable => k[43].ENA
enable => k[44].ENA
enable => k[45].ENA
enable => k[46].ENA
enable => k[47].ENA
enable => k[48].ENA
enable => k[49].ENA
enable => k[50].ENA
enable => k[51].ENA
enable => k[52].ENA
enable => k[53].ENA
enable => k[54].ENA
enable => k[55].ENA
enable => k[56].ENA
enable => k[57].ENA
enable => k[58].ENA
enable => k[59].ENA
enable => k[60].ENA
enable => k[61].ENA
enable => k[62].ENA
enable => k[63].ENA
enable => k[64].ENA
enable => k[65].ENA
enable => k[66].ENA
enable => k[67].ENA
enable => k[68].ENA
enable => k[69].ENA
enable => k[70].ENA
enable => k[71].ENA
enable => k[72].ENA
enable => k[73].ENA
enable => k[74].ENA
enable => k[75].ENA
enable => k[76].ENA
enable => k[77].ENA
enable => k[78].ENA
enable => k[79].ENA
enable => k[80].ENA
enable => k[81].ENA
enable => k[82].ENA
enable => k[83].ENA
enable => k[84].ENA
enable => k[85].ENA
enable => k[86].ENA
enable => k[87].ENA
enable => k[88].ENA
enable => k[89].ENA
enable => k[90].ENA
enable => k[91].ENA
enable => k[92].ENA
enable => k[93].ENA
enable => k[94].ENA
enable => k[95].ENA
enable => k[96].ENA
enable => k[97].ENA
enable => k[98].ENA
enable => k[99].ENA
enable => k[100].ENA
enable => k[101].ENA
enable => k[102].ENA
enable => k[103].ENA
enable => k[104].ENA
enable => k[105].ENA
enable => k[106].ENA
enable => k[107].ENA
enable => k[108].ENA
enable => k[109].ENA
enable => k[110].ENA
enable => k[111].ENA
enable => k[112].ENA
enable => k[113].ENA
enable => k[114].ENA
enable => k[115].ENA
enable => k[116].ENA
enable => k[117].ENA
enable => k[118].ENA
enable => colour[0]~reg0.ENA
enable => colour[1]~reg0.ENA
enable => colour[2]~reg0.ENA
enable => xCount[0]~reg0.ENA
enable => xCount[1]~reg0.ENA
enable => xCount[2]~reg0.ENA
enable => xCount[3]~reg0.ENA
enable => xCount[4]~reg0.ENA
enable => xCount[5]~reg0.ENA
enable => xCount[6]~reg0.ENA
enable => xCount[7]~reg0.ENA
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9


|defenders|drawDEADINVADER:comb_6560
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6561
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6562
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6563
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6564
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6565
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6566
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6567
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6568
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6569
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6570
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6571
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6572
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6573
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawDEADINVADER:comb_6574
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|invSlowBullet_collision:checkBullet0
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Equal1.IN237
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add2.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add2.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add2.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add2.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add2.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add2.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add2.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invFastBullet_collision:checkBullet2
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Add3.IN238
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add1.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add1.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add1.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add1.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add1.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add1.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add1.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invFastBullet_collision:checkBullet3
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Add3.IN238
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add1.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add1.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add1.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add1.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add1.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add1.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add1.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invSlowBullet_collision:checkBullet5
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Equal1.IN237
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add2.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add2.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add2.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add2.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add2.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add2.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add2.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invSlowBullet_collision:checkBullet6
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Equal1.IN237
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add2.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add2.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add2.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add2.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add2.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add2.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add2.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invSlowBullet_collision:checkBullet7
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Equal1.IN237
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add2.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add2.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add2.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add2.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add2.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add2.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add2.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invSlowBullet_collision:checkBullet8
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Equal1.IN237
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add2.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add2.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add2.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add2.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add2.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add2.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add2.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invSlowBullet_collision:checkBullet9
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Equal1.IN237
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add2.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add2.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add2.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add2.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add2.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add2.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add2.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invSlowBullet_collision:checkBullet10
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Equal1.IN237
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add2.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add2.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add2.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add2.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add2.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add2.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add2.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invFastBullet_collision:checkBullet12
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Add3.IN238
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add1.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add1.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add1.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add1.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add1.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add1.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add1.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invFastBullet_collision:checkBullet13
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Add3.IN238
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add1.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add1.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add1.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add1.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add1.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add1.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add1.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invFastBullet_collision:checkBullet15
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Add3.IN238
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add1.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add1.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add1.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add1.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add1.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add1.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add1.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invFastBullet_collision:checkBullet16
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Add3.IN238
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add1.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add1.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add1.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add1.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add1.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add1.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add1.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invSlowBullet_collision:checkBullet18
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Equal1.IN237
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add2.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add2.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add2.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add2.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add2.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add2.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add2.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|invSlowBullet_collision:checkBullet19
clock => k[0].CLK
clock => k[1].CLK
clock => k[2].CLK
clock => k[3].CLK
clock => k[4].CLK
clock => k[5].CLK
clock => k[6].CLK
clock => k[7].CLK
clock => k[8].CLK
clock => k[9].CLK
clock => k[10].CLK
clock => k[11].CLK
clock => k[12].CLK
clock => k[13].CLK
clock => k[14].CLK
clock => k[15].CLK
clock => k[16].CLK
clock => k[17].CLK
clock => k[18].CLK
clock => k[19].CLK
clock => k[20].CLK
clock => k[21].CLK
clock => k[22].CLK
clock => k[23].CLK
clock => k[24].CLK
clock => k[25].CLK
clock => k[26].CLK
clock => k[27].CLK
clock => k[28].CLK
clock => k[29].CLK
clock => k[30].CLK
clock => k[31].CLK
clock => k[32].CLK
clock => k[33].CLK
clock => k[34].CLK
clock => k[35].CLK
clock => k[36].CLK
clock => k[37].CLK
clock => k[38].CLK
clock => k[39].CLK
clock => k[40].CLK
clock => k[41].CLK
clock => k[42].CLK
clock => k[43].CLK
clock => k[44].CLK
clock => k[45].CLK
clock => k[46].CLK
clock => k[47].CLK
clock => k[48].CLK
clock => k[49].CLK
clock => k[50].CLK
clock => k[51].CLK
clock => k[52].CLK
clock => k[53].CLK
clock => k[54].CLK
clock => k[55].CLK
clock => k[56].CLK
clock => k[57].CLK
clock => k[58].CLK
clock => k[59].CLK
clock => k[60].CLK
clock => k[61].CLK
clock => k[62].CLK
clock => k[63].CLK
clock => k[64].CLK
clock => k[65].CLK
clock => k[66].CLK
clock => k[67].CLK
clock => k[68].CLK
clock => k[69].CLK
clock => k[70].CLK
clock => k[71].CLK
clock => k[72].CLK
clock => k[73].CLK
clock => k[74].CLK
clock => k[75].CLK
clock => k[76].CLK
clock => k[77].CLK
clock => k[78].CLK
clock => k[79].CLK
clock => k[80].CLK
clock => k[81].CLK
clock => k[82].CLK
clock => k[83].CLK
clock => k[84].CLK
clock => k[85].CLK
clock => k[86].CLK
clock => k[87].CLK
clock => k[88].CLK
clock => k[89].CLK
clock => k[90].CLK
clock => k[91].CLK
clock => k[92].CLK
clock => k[93].CLK
clock => k[94].CLK
clock => k[95].CLK
clock => k[96].CLK
clock => k[97].CLK
clock => k[98].CLK
clock => k[99].CLK
clock => k[100].CLK
clock => k[101].CLK
clock => k[102].CLK
clock => k[103].CLK
clock => k[104].CLK
clock => k[105].CLK
clock => k[106].CLK
clock => k[107].CLK
clock => k[108].CLK
clock => k[109].CLK
clock => k[110].CLK
clock => k[111].CLK
clock => k[112].CLK
clock => k[113].CLK
clock => k[114].CLK
clock => k[115].CLK
clock => k[116].CLK
clock => k[117].CLK
clock => k[118].CLK
clock => collisionCoords[0]~reg0.CLK
clock => collisionCoords[1]~reg0.CLK
clock => collisionCoords[2]~reg0.CLK
clock => collisionCoords[3]~reg0.CLK
clock => collisionCoords[4]~reg0.CLK
clock => collisionCoords[5]~reg0.CLK
clock => collisionCoords[6]~reg0.CLK
clock => collisionCoords[7]~reg0.CLK
clock => watchCoords[0]~reg0.CLK
clock => watchCoords[1]~reg0.CLK
clock => watchCoords[2]~reg0.CLK
clock => watchCoords[3]~reg0.CLK
clock => watchCoords[4]~reg0.CLK
clock => watchCoords[5]~reg0.CLK
clock => watchCoords[6]~reg0.CLK
clock => watchCoords[7]~reg0.CLK
clock => collisionFlag~reg0.CLK
clock => delayCount[0].CLK
clock => delayCount[1].CLK
clock => delayCount[2].CLK
clock => delayCount[3].CLK
clock => delayCount[4].CLK
clock => delayCount[5].CLK
clock => delayCount[6].CLK
clock => delayCount[7].CLK
clock => delayCount[8].CLK
clock => delayCount[9].CLK
clock => delayCount[10].CLK
clock => delayCount[11].CLK
clock => delayCount[12].CLK
clock => delayCount[13].CLK
clock => delayCount[14].CLK
clock => delayCount[15].CLK
clock => delayCount[16].CLK
clock => delayCount[17].CLK
clock => delayCount[18].CLK
clock => delayCount[19].CLK
clock => delayCount[20].CLK
clock => delayCount[21].CLK
clock => delayCount[22].CLK
clock => ready.CLK
bulletData[0] => Mux0.IN127
bulletData[1] => Mux0.IN126
bulletData[2] => Mux0.IN125
bulletData[3] => Mux0.IN124
bulletData[4] => Mux0.IN123
bulletData[5] => Mux0.IN122
bulletData[6] => Mux0.IN121
bulletData[7] => Mux0.IN120
bulletData[8] => Mux0.IN119
bulletData[9] => Mux0.IN118
bulletData[10] => Mux0.IN117
bulletData[11] => Mux0.IN116
bulletData[12] => Mux0.IN115
bulletData[13] => Mux0.IN114
bulletData[14] => Mux0.IN113
bulletData[15] => Mux0.IN112
bulletData[16] => Mux0.IN111
bulletData[17] => Mux0.IN110
bulletData[18] => Mux0.IN109
bulletData[19] => Mux0.IN108
bulletData[20] => Mux0.IN107
bulletData[21] => Mux0.IN106
bulletData[22] => Mux0.IN105
bulletData[23] => Mux0.IN104
bulletData[24] => Mux0.IN103
bulletData[25] => Mux0.IN102
bulletData[26] => Mux0.IN101
bulletData[27] => Mux0.IN100
bulletData[28] => Mux0.IN99
bulletData[29] => Mux0.IN98
bulletData[30] => Mux0.IN97
bulletData[31] => Mux0.IN96
bulletData[32] => Mux0.IN95
bulletData[33] => Mux0.IN94
bulletData[34] => Mux0.IN93
bulletData[35] => Mux0.IN92
bulletData[36] => Mux0.IN91
bulletData[37] => Mux0.IN90
bulletData[38] => Mux0.IN89
bulletData[39] => Mux0.IN88
bulletData[40] => Mux0.IN87
bulletData[41] => Mux0.IN86
bulletData[42] => Mux0.IN85
bulletData[43] => Mux0.IN84
bulletData[44] => Mux0.IN83
bulletData[45] => Mux0.IN82
bulletData[46] => Mux0.IN81
bulletData[47] => Mux0.IN80
bulletData[48] => Mux0.IN79
bulletData[49] => Mux0.IN78
bulletData[50] => Mux0.IN77
bulletData[51] => Mux0.IN76
bulletData[52] => Mux0.IN75
bulletData[53] => Mux0.IN74
bulletData[54] => Mux0.IN73
bulletData[55] => Mux0.IN72
bulletData[56] => Mux0.IN71
bulletData[57] => Mux0.IN70
bulletData[58] => Mux0.IN69
bulletData[59] => Mux0.IN68
bulletData[60] => Mux0.IN67
bulletData[61] => Mux0.IN66
bulletData[62] => Mux0.IN65
bulletData[63] => Mux0.IN64
bulletData[64] => Mux0.IN63
bulletData[65] => Mux0.IN62
bulletData[66] => Mux0.IN61
bulletData[67] => Mux0.IN60
bulletData[68] => Mux0.IN59
bulletData[69] => Mux0.IN58
bulletData[70] => Mux0.IN57
bulletData[71] => Mux0.IN56
bulletData[72] => Mux0.IN55
bulletData[73] => Mux0.IN54
bulletData[74] => Mux0.IN53
bulletData[75] => Mux0.IN52
bulletData[76] => Mux0.IN51
bulletData[77] => Mux0.IN50
bulletData[78] => Mux0.IN49
bulletData[79] => Mux0.IN48
bulletData[80] => Mux0.IN47
bulletData[81] => Mux0.IN46
bulletData[82] => Mux0.IN45
bulletData[83] => Mux0.IN44
bulletData[84] => Mux0.IN43
bulletData[85] => Mux0.IN42
bulletData[86] => Mux0.IN41
bulletData[87] => Mux0.IN40
bulletData[88] => Mux0.IN39
bulletData[89] => Mux0.IN38
bulletData[90] => Mux0.IN37
bulletData[91] => Mux0.IN36
bulletData[92] => Mux0.IN35
bulletData[93] => Mux0.IN34
bulletData[94] => Mux0.IN33
bulletData[95] => Mux0.IN32
bulletData[96] => Mux0.IN31
bulletData[97] => Mux0.IN30
bulletData[98] => Mux0.IN29
bulletData[99] => Mux0.IN28
bulletData[100] => Mux0.IN27
bulletData[101] => Mux0.IN26
bulletData[102] => Mux0.IN25
bulletData[103] => Mux0.IN24
bulletData[104] => Mux0.IN23
bulletData[105] => Mux0.IN22
bulletData[106] => Mux0.IN21
bulletData[107] => Mux0.IN20
bulletData[108] => Mux0.IN19
bulletData[109] => Mux0.IN18
bulletData[110] => Mux0.IN17
bulletData[111] => Mux0.IN16
bulletData[112] => Mux0.IN15
bulletData[113] => Mux0.IN14
bulletData[114] => Mux0.IN13
bulletData[115] => Mux0.IN12
bulletData[116] => Mux0.IN11
bulletData[117] => Mux0.IN10
bulletData[118] => Mux0.IN9
xInvader[0] => Equal1.IN237
xInvader[0] => collisionCoords.DATAB
xInvader[1] => Add2.IN14
xInvader[1] => collisionCoords.DATAB
xInvader[2] => Add2.IN13
xInvader[2] => collisionCoords.DATAB
xInvader[3] => Add2.IN12
xInvader[3] => collisionCoords.DATAB
xInvader[4] => Add2.IN11
xInvader[4] => collisionCoords.DATAB
xInvader[5] => Add2.IN10
xInvader[5] => collisionCoords.DATAB
xInvader[6] => Add2.IN9
xInvader[6] => collisionCoords.DATAB
xInvader[7] => Add2.IN8
xInvader[7] => collisionCoords.DATAB


|defenders|drawINVADER:comb_6575
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawINVADER:comb_6576
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawINVADER:comb_6577
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawINVADER:comb_6578
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawINVADER:comb_6579
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawINVADER:comb_6580
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|drawINVADER:comb_6581
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => done~reg0.CLK
clk => yCount[0]~reg0.CLK
clk => yCount[1]~reg0.CLK
clk => yCount[2]~reg0.CLK
clk => yCount[3]~reg0.CLK
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => xCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => yCount.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT


|defenders|invSlow1_counter:invader0
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
clk => xCount[4]~reg0.CLK
clk => xCount[5]~reg0.CLK
clk => xCount[6]~reg0.CLK
clk => xCount[7]~reg0.CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
collisionFlag[0] => always1.IN1
collisionFlag[1] => WideOr0.IN1
collisionFlag[2] => WideOr0.IN2
Start => always1.IN1


|defenders|invFast1_counter:invader1
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
clk => xCount[4]~reg0.CLK
clk => xCount[5]~reg0.CLK
clk => xCount[6]~reg0.CLK
clk => xCount[7]~reg0.CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
collisionFlag[0] => always1.IN1
collisionFlag[1] => WideOr0.IN1
collisionFlag[2] => WideOr0.IN2
Start => always1.IN1


|defenders|invSlow2_counter:invader2
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
clk => xCount[4]~reg0.CLK
clk => xCount[5]~reg0.CLK
clk => xCount[6]~reg0.CLK
clk => xCount[7]~reg0.CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
collisionFlag[0] => always1.IN1
collisionFlag[1] => WideOr0.IN1
collisionFlag[2] => WideOr0.IN2
Start => always1.IN1


|defenders|invSlow1_counter:invader3
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
clk => xCount[4]~reg0.CLK
clk => xCount[5]~reg0.CLK
clk => xCount[6]~reg0.CLK
clk => xCount[7]~reg0.CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
collisionFlag[0] => always1.IN1
collisionFlag[1] => WideOr0.IN1
collisionFlag[2] => WideOr0.IN2
Start => always1.IN1


|defenders|invFast1_counter:invader4
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
clk => xCount[4]~reg0.CLK
clk => xCount[5]~reg0.CLK
clk => xCount[6]~reg0.CLK
clk => xCount[7]~reg0.CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
collisionFlag[0] => always1.IN1
collisionFlag[1] => WideOr0.IN1
collisionFlag[2] => WideOr0.IN2
Start => always1.IN1


|defenders|invFast1_counter:invader5
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
clk => xCount[4]~reg0.CLK
clk => xCount[5]~reg0.CLK
clk => xCount[6]~reg0.CLK
clk => xCount[7]~reg0.CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
collisionFlag[0] => always1.IN1
collisionFlag[1] => WideOr0.IN1
collisionFlag[2] => WideOr0.IN2
Start => always1.IN1


|defenders|invSlow1_counter:invader6
clk => xCount[0]~reg0.CLK
clk => xCount[1]~reg0.CLK
clk => xCount[2]~reg0.CLK
clk => xCount[3]~reg0.CLK
clk => xCount[4]~reg0.CLK
clk => xCount[5]~reg0.CLK
clk => xCount[6]~reg0.CLK
clk => xCount[7]~reg0.CLK
clk => delayCount[0].CLK
clk => delayCount[1].CLK
clk => delayCount[2].CLK
clk => delayCount[3].CLK
clk => delayCount[4].CLK
clk => delayCount[5].CLK
clk => delayCount[6].CLK
clk => delayCount[7].CLK
clk => delayCount[8].CLK
clk => delayCount[9].CLK
clk => delayCount[10].CLK
clk => delayCount[11].CLK
clk => delayCount[12].CLK
clk => delayCount[13].CLK
clk => delayCount[14].CLK
clk => delayCount[15].CLK
clk => delayCount[16].CLK
clk => delayCount[17].CLK
clk => delayCount[18].CLK
clk => delayCount[19].CLK
clk => delayCount[20].CLK
clk => delayCount[21].CLK
clk => delayCount[22].CLK
clk => ready.CLK
collisionFlag[0] => always1.IN1
collisionFlag[1] => WideOr0.IN1
collisionFlag[2] => WideOr0.IN2
Start => always1.IN1


|defenders|redErase_counter:comb_7098
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7099
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7100
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7101
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7102
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7103
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7104
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7105
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7106
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7107
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7108
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7109
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7110
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7111
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


|defenders|redErase_counter:comb_7112
clock => deadCount[0].CLK
clock => deadCount[1].CLK
clock => deadCount[2].CLK
clock => deadCount[3].CLK
clock => deadCount[4].CLK
clock => deadCount[5].CLK
clock => deadCount[6].CLK
clock => deadCount[7].CLK
clock => deadCount[8].CLK
clock => deadCount[9].CLK
clock => deadCount[10].CLK
clock => deadCount[11].CLK
clock => deadCount[12].CLK
clock => deadCount[13].CLK
clock => deadCount[14].CLK
clock => deadCount[15].CLK
clock => deadCount[16].CLK
clock => deadCount[17].CLK
clock => deadCount[18].CLK
clock => deadCount[19].CLK
clock => deadCount[20].CLK
clock => deadCount[21].CLK
clock => deadCount[22].CLK
clock => deadCount[23].CLK
clock => deadCount[24].CLK
clock => deadCount[25].CLK
clock => deadCount[26].CLK
clock => deadCount[27].CLK
clock => deadCount[28].CLK
clock => deadCount[29].CLK
clock => deadCount[30].CLK
clock => eraseOn~reg0.CLK
redOn => eraseOn.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT
redOn => deadCount.OUTPUTSELECT


