{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "toc_visible": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "source": [
        "# Getting set up"
      ],
      "metadata": {
        "id": "m8ajURpMKH3k"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Setting up the notebook"
      ],
      "metadata": {
        "id": "-V7YtDoDKTWp"
      }
    },
    {
      "cell_type": "code",
      "execution_count": 2,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Wk0tyl8wJq1A",
        "outputId": "85eba264-437f-40d1-cbeb-d2d0a63ab10b"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Requirement already satisfied: openai in /usr/local/lib/python3.12/dist-packages (2.16.0)\n",
            "Requirement already satisfied: anyio<5,>=3.5.0 in /usr/local/lib/python3.12/dist-packages (from openai) (4.12.1)\n",
            "Requirement already satisfied: distro<2,>=1.7.0 in /usr/local/lib/python3.12/dist-packages (from openai) (1.9.0)\n",
            "Requirement already satisfied: httpx<1,>=0.23.0 in /usr/local/lib/python3.12/dist-packages (from openai) (0.28.1)\n",
            "Requirement already satisfied: jiter<1,>=0.10.0 in /usr/local/lib/python3.12/dist-packages (from openai) (0.13.0)\n",
            "Requirement already satisfied: pydantic<3,>=1.9.0 in /usr/local/lib/python3.12/dist-packages (from openai) (2.12.3)\n",
            "Requirement already satisfied: sniffio in /usr/local/lib/python3.12/dist-packages (from openai) (1.3.1)\n",
            "Requirement already satisfied: tqdm>4 in /usr/local/lib/python3.12/dist-packages (from openai) (4.67.2)\n",
            "Requirement already satisfied: typing-extensions<5,>=4.11 in /usr/local/lib/python3.12/dist-packages (from openai) (4.15.0)\n",
            "Requirement already satisfied: idna>=2.8 in /usr/local/lib/python3.12/dist-packages (from anyio<5,>=3.5.0->openai) (3.11)\n",
            "Requirement already satisfied: certifi in /usr/local/lib/python3.12/dist-packages (from httpx<1,>=0.23.0->openai) (2026.1.4)\n",
            "Requirement already satisfied: httpcore==1.* in /usr/local/lib/python3.12/dist-packages (from httpx<1,>=0.23.0->openai) (1.0.9)\n",
            "Requirement already satisfied: h11>=0.16 in /usr/local/lib/python3.12/dist-packages (from httpcore==1.*->httpx<1,>=0.23.0->openai) (0.16.0)\n",
            "Requirement already satisfied: annotated-types>=0.6.0 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.41.4 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (2.41.4)\n",
            "Requirement already satisfied: typing-inspection>=0.4.2 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (0.4.2)\n",
            "Hit:1 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ InRelease\n",
            "Hit:2 https://cli.github.com/packages stable InRelease\n",
            "Hit:3 https://r2u.stat.illinois.edu/ubuntu jammy InRelease\n",
            "Hit:4 http://archive.ubuntu.com/ubuntu jammy InRelease\n",
            "Hit:5 http://security.ubuntu.com/ubuntu jammy-security InRelease\n",
            "Hit:6 http://archive.ubuntu.com/ubuntu jammy-updates InRelease\n",
            "Hit:7 http://archive.ubuntu.com/ubuntu jammy-backports InRelease\n",
            "Hit:8 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy InRelease\n",
            "Hit:9 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy InRelease\n",
            "Reading package lists... Done\n",
            "W: Skipping acquire of configured file 'main/source/Sources' as repository 'https://r2u.stat.illinois.edu/ubuntu jammy InRelease' does not seem to provide it (sources.list entry misspelt?)\n",
            "Reading package lists... Done\n",
            "Building dependency tree... Done\n",
            "Reading state information... Done\n",
            "iverilog is already the newest version (11.0-1.1).\n",
            "0 upgraded, 0 newly installed, 0 to remove and 53 not upgraded.\n"
          ]
        }
      ],
      "source": [
        "### Installing dependencies\n",
        "!pip install openai\n",
        "\n",
        "!apt-get update\n",
        "!apt-get install -y iverilog"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Use LLM to generate Verilog code from natural language description"
      ],
      "metadata": {
        "id": "21hLN_oKKu3N"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Example 1: binary_to_bcd"
      ],
      "metadata": {
        "id": "qJBgq3LIiVvm"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "! mkdir -p binary_to_bcd\n",
        "! cd binary_to_bcd && curl -O https://raw.githubusercontent.com/AKHASHHH/LLM4CHIPDESIGN/refs/heads/main/ChipChat/Test%20Bench/binary_to_bcd_tb.v"
      ],
      "metadata": {
        "id": "FHG8zBnIm-JL",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "efb1de95-9e98-41b2-cb58-38a02989a567"
      },
      "execution_count": 3,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current\n",
            "                                 Dload  Upload   Total   Spent    Left  Speed\n",
            "\r  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0\r100  1939  100  1939    0     0   9251      0 --:--:-- --:--:-- --:--:--  9277\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_generation_prompt = '''\n",
        "I am trying to create a Verilog model binary_to_bcd_converter for a binary to binary-coded-decimal converter. It must meet the following specifications:\n",
        "Inputs:\n",
        "\n",
        "binary_input (5 bits)\n",
        "\n",
        "enable (1 bit) – when high, the output is updated; when low, the output holds its previous value\n",
        "\n",
        "clk (1 bit) – rising edge used to register the BCD output\n",
        "Outputs:\n",
        "\n",
        "bcd_output (8 bits: 4 bits for the 10's place and 4 bits for the 1's place)\n",
        "Behavior:\n",
        "\n",
        "Compute the BCD representation of the 5‑bit binary input (values 0–31).\n",
        "\n",
        "On each rising edge of clk, if enable is high, update bcd_output with the new BCD value.\n",
        "\n",
        "If enable is low, keep bcd_output unchanged.\n",
        "\n",
        "How would I write a design that meets these specifications?\n",
        "\n",
        "module binary_to_bcd_converter (\n",
        "    input clk,\n",
        "    input enable,\n",
        "    input [4:0] binary_input,\n",
        "    output reg [7:0] bcd_output\n",
        ");\n",
        "\n",
        "reg [4:0] stored_binary;\n",
        "\n",
        "always @(posedge clk) begin\n",
        "    if (enable) begin\n",
        "        stored_binary <= binary_input;\n",
        "\n",
        "        // Binary to BCD conversion using double dabble algorithm\n",
        "        // Convert 5-bit binary to BCD (tens and units)\n",
        "        case (stored_binary)\n",
        "            5'd0:   bcd_output <= 8'b00000000; // 0\n",
        "            5'd1:   bcd_output <= 8'b00000001; // 1\n",
        "            5'd2:   bcd_output <= 8'b00000010; // 2\n",
        "            5'd3:   bcd_output <= 8'b00000011; // 3\n",
        "            5'd4:   bcd_output <= 8'b00000100; // 4\n",
        "            5'd5:   bcd_output <= 8'b00000101; // 5\n",
        "            5'd6:   bcd_output <= 8'b00000110; // 6\n",
        "            5'd7:   bcd_output <= 8'b00000111; // 7\n",
        "            5'd8:   bcd_output <= 8'b00001000; // 8\n",
        "            5'd9:   bcd_output <= 8'b00001001; // 9\n",
        "            5'd10:  bcd_output <= 8'b00010000; // 10\n",
        "            5'd11:  bcd_output <= 8'b00010001; // 11\n",
        "            5'd12:  bcd_output <= 8'b00010010; // 12\n",
        "            5'd13:  bcd_output <= 8'b00010011; // 13\n",
        "            5'd14:  bcd_output <= 8'b00010100; // 14\n",
        "            5'd15:  bcd_output <= 8'b00010101; // 15\n",
        "            5'd16:  bcd_output <= 8'b00010110; // 16\n",
        "            5'd17:  bcd_output <= 8'b00010111; // 17\n",
        "            5'd18:  bcd_output <= 8'b00011000; // 18\n",
        "            5'd19:  bcd_output <= 8'b00011001; // 19\n",
        "            5'd20:  bcd_output <= 8'b00100000; // 20\n",
        "            5'd21:  bcd_output <= 8'b00100001; // 21\n",
        "            5'd22:  bcd_output <= 8'b00100010; // 22\n",
        "            5'd23:  bcd_output <= 8'b00100011; // 23\n",
        "            5'd24:  bcd_output <= 8'b00100100; // 24\n",
        "            5'd25:  bcd_output <= 8'b00100101; // 25\n",
        "            5'd26:  bcd_output <= 8'b00100110; // 26\n",
        "            5'd27:  bcd_output <= 8'b00100111; // 27\n",
        "            5'd28:  bcd_output <= 8'b00101000; // 28\n",
        "            5'd29:  bcd_output <= 8'b00101001; // 29\n",
        "            5'd30:  bcd_output <= 8'b00110000; // 30\n",
        "            5'd31:  bcd_output <= 8'b00110001; // 31\n",
        "            default: bcd_output <= 8'b00000000;\n",
        "        endcase\n",
        "    end\n",
        "end\n",
        "\n",
        "endmodule\n",
        "\n",
        "clear the below error\n",
        "\n",
        "Testing Binary-to-BCD Converter with enable...\n",
        "VCD info: dumpfile my_design.vcd opened for output.\n",
        "Error (enable=1): bin=1, expected BCD=8'b1, got=8'b0\n",
        "'''"
      ],
      "metadata": {
        "id": "bZpkQ6vPiqjW"
      },
      "execution_count": 4,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "Now you can use the openai library to generate text from your prompt.\n",
        "\n",
        "Before using LLMs for Verilog generation, you have to first get the api-key:\n",
        "\n",
        "openai llms: https://platform.openai.com/api-keys\n",
        "deepseek llms: https://platform.deepseek.com/sign_in\n",
        "free llms provided by NVIDIA: https://build.nvidia.com/explore/discover"
      ],
      "metadata": {
        "id": "qIfOGR9cl6T8"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "from openai import OpenAI\n",
        "import os\n",
        "client = OpenAI(base_url=\"https://openrouter.ai/api/v1\",\n",
        "    api_key = \"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\"\n",
        ")\n",
        "\n",
        "completion = client.chat.completions.create(\n",
        "  model = \"arcee-ai/trinity-large-preview:free\",\n",
        "  messages=[{\"role\":\"user\",\"content\":verilog_generation_prompt}],\n",
        "  max_tokens=129000, # limits the maximum number of tokens (words or pieces of words) that the model will generate in its response.\n",
        "  stream=False\n",
        ")\n",
        "\n",
        "print(completion.choices[0].message.content)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "CZ31luwgi0Lp",
        "outputId": "9449f694-faaf-4796-f45e-f1cef53d174b"
      },
      "execution_count": 5,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "The error occurs because you're updating `stored_binary` before using it in the case statement. When `enable` is high, you assign `stored_binary <= binary_input` and then immediately use `stored_binary` in the case statement—but this reads the **old value** of `stored_binary` because the assignment hasn't taken effect yet (it's a non-blocking assignment that updates on the next clock edge).\n",
            "\n",
            "You have two options to fix this:\n",
            "\n",
            "**Option 1: Use binary_input directly (simpler)**\n",
            "\n",
            "```verilog\n",
            "module binary_to_bcd_converter (\n",
            "    input clk,\n",
            "    input enable,\n",
            "    input [4:0] binary_input,\n",
            "    output reg [7:0] bcd_output\n",
            ");\n",
            "\n",
            "always @(posedge clk) begin\n",
            "    if (enable) begin\n",
            "        case (binary_input)\n",
            "            5'd0:   bcd_output <= 8'b00000000; // 0\n",
            "            5'd1:   bcd_output <= 8'b00000001; // 1\n",
            "            5'd2:   bcd_output <= 8'b00000010; // 2\n",
            "            5'd3:   bcd_output <= 8'b00000011; // 3\n",
            "            5'd4:   bcd_output <= 8'b00000100; // 4\n",
            "            5'd5:   bcd_output <= 8'b00000101; // 5\n",
            "            5'd6:   bcd_output <= 8'b00000110; // 6\n",
            "            5'd7:   bcd_output <= 8'b00000111; // 7\n",
            "            5'd8:   bcd_output <= 8'b00001000; // 8\n",
            "            5'd9:   bcd_output <= 8'b00001001; // 9\n",
            "            5'd10:  bcd_output <= 8'b00010000; // 10\n",
            "            5'd11:  bcd_output <= 8'b00010001; // 11\n",
            "            5'd12:  bcd_output <= 8'b00010010; // 12\n",
            "            5'd13:  bcd_output <= 8'b00010011; // 13\n",
            "            5'd14:  bcd_output <= 8'b00010100; // 14\n",
            "            5'd15:  bcd_output <= 8'b00010101; // 15\n",
            "            5'd16:  bcd_output <= 8'b00010110; // 16\n",
            "            5'd17:  bcd_output <= 8'b00010111; // 17\n",
            "            5'd18:  bcd_output <= 8'b00011000; // 18\n",
            "            5'd19:  bcd_output <= 8'b00011001; // 19\n",
            "            5'd20:  bcd_output <= 8'b00100000; // 20\n",
            "            5'd21:  bcd_output <= 8'b00100001; // 21\n",
            "            5'd22:  bcd_output <= 8'b00100010; // 22\n",
            "            5'd23:  bcd_output <= 8'b00100011; // 23\n",
            "            5'd24:  bcd_output <= 8'b00100100; // 24\n",
            "            5'd25:  bcd_output <= 8'b00100101; // 25\n",
            "            5'd26:  bcd_output <= 8'b00100110; // 26\n",
            "            5'd27:  bcd_output <= 8'b00100111; // 27\n",
            "            5'd28:  bcd_output <= 8'b00101000; // 28\n",
            "            5'd29:  bcd_output <= 8'b00101001; // 29\n",
            "            5'd30:  bcd_output <= 8'b00110000; // 30\n",
            "            5'd31:  bcd_output <= 8'b00110001; // 31\n",
            "            default: bcd_output <= 8'b00000000;\n",
            "        endcase\n",
            "    end\n",
            "end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "**Option 2: Use two always blocks (if you need to store the value)**\n",
            "\n",
            "```verilog\n",
            "module binary_to_bcd_converter (\n",
            "    input clk,\n",
            "    input enable,\n",
            "    input [4:0] binary_input,\n",
            "    output reg [7:0] bcd_output\n",
            ");\n",
            "\n",
            "reg [4:0] stored_binary;\n",
            "\n",
            "always @(posedge clk) begin\n",
            "    if (enable) begin\n",
            "        stored_binary <= binary_input;\n",
            "    end\n",
            "end\n",
            "\n",
            "always @(posedge clk) begin\n",
            "    if (enable) begin\n",
            "        case (stored_binary)\n",
            "            5'd0:   bcd_output <= 8'b00000000;\n",
            "            5'd1:   bcd_output <= 8'b00000001;\n",
            "            // ... rest of cases\n",
            "            5'd31:  bcd_output <= 8'b00110001;\n",
            "            default: bcd_output <= 8'b00000000;\n",
            "        endcase\n",
            "    end\n",
            "end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "The first option is cleaner since you don't actually need to store the binary value—you can convert it directly from the input when `enable` is high.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "Next, extract the generated verilog code from LLM response."
      ],
      "metadata": {
        "id": "RPMiOb1Nl1E-"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "output_verilog_code = '''\n",
        "module binary_to_bcd_converter (\n",
        "    input clk,\n",
        "    input enable,\n",
        "    input [4:0] binary_input,\n",
        "    output reg [7:0] bcd_output\n",
        ");\n",
        "\n",
        "always @(posedge clk) begin\n",
        "    if (enable) begin\n",
        "        case (binary_input)\n",
        "            5'd0:   bcd_output <= 8'b00000000; // 0\n",
        "            5'd1:   bcd_output <= 8'b00000001; // 1\n",
        "            5'd2:   bcd_output <= 8'b00000010; // 2\n",
        "            5'd3:   bcd_output <= 8'b00000011; // 3\n",
        "            5'd4:   bcd_output <= 8'b00000100; // 4\n",
        "            5'd5:   bcd_output <= 8'b00000101; // 5\n",
        "            5'd6:   bcd_output <= 8'b00000110; // 6\n",
        "            5'd7:   bcd_output <= 8'b00000111; // 7\n",
        "            5'd8:   bcd_output <= 8'b00001000; // 8\n",
        "            5'd9:   bcd_output <= 8'b00001001; // 9\n",
        "            5'd10:  bcd_output <= 8'b00010000; // 10\n",
        "            5'd11:  bcd_output <= 8'b00010001; // 11\n",
        "            5'd12:  bcd_output <= 8'b00010010; // 12\n",
        "            5'd13:  bcd_output <= 8'b00010011; // 13\n",
        "            5'd14:  bcd_output <= 8'b00010100; // 14\n",
        "            5'd15:  bcd_output <= 8'b00010101; // 15\n",
        "            5'd16:  bcd_output <= 8'b00010110; // 16\n",
        "            5'd17:  bcd_output <= 8'b00010111; // 17\n",
        "            5'd18:  bcd_output <= 8'b00011000; // 18\n",
        "            5'd19:  bcd_output <= 8'b00011001; // 19\n",
        "            5'd20:  bcd_output <= 8'b00100000; // 20\n",
        "            5'd21:  bcd_output <= 8'b00100001; // 21\n",
        "            5'd22:  bcd_output <= 8'b00100010; // 22\n",
        "            5'd23:  bcd_output <= 8'b00100011; // 23\n",
        "            5'd24:  bcd_output <= 8'b00100100; // 24\n",
        "            5'd25:  bcd_output <= 8'b00100101; // 25\n",
        "            5'd26:  bcd_output <= 8'b00100110; // 26\n",
        "            5'd27:  bcd_output <= 8'b00100111; // 27\n",
        "            5'd28:  bcd_output <= 8'b00101000; // 28\n",
        "            5'd29:  bcd_output <= 8'b00101001; // 29\n",
        "            5'd30:  bcd_output <= 8'b00110000; // 30\n",
        "            5'd31:  bcd_output <= 8'b00110001; // 31\n",
        "            default: bcd_output <= 8'b00000000;\n",
        "        endcase\n",
        "    end\n",
        "end\n",
        "\n",
        "endmodule\n",
        "'''\n",
        "filename = \"binary_to_bcd/binary_to_bcd.v\"\n",
        "# Write the extracted Verilog code to the file\n",
        "with open(filename, \"w\") as f:\n",
        "    f.write(output_verilog_code)"
      ],
      "metadata": {
        "id": "dOIqEPj5jSqx"
      },
      "execution_count": 6,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "Use iverilog to verify the correctness of LLM generated verilog"
      ],
      "metadata": {
        "id": "TS7JaqmZl_ny"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!cd binary_to_bcd/ && iverilog -g2012 -o binary_to_bcd.vvp binary_to_bcd.v binary_to_bcd_tb.v && vvp binary_to_bcd.vvp"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "AgOQT5M7jha3",
        "outputId": "46f2d652-989a-4f63-c7ae-3ba715768333"
      },
      "execution_count": 7,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Testing Binary-to-BCD Converter with enable...\n",
            "VCD info: dumpfile my_design.vcd opened for output.\n",
            "All test cases passed with enable behavior!\n"
          ]
        }
      ]
    }
  ]
}