INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_to_Cathodes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_Cathodes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/Ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/anode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/clock_divider_mileage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/refreshcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refreshcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/seven_seg_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/top_mileage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sim_1/new/cpuclk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_tb
