# RISC-V CPU Core

RISC-V CPU core implementation in TL-X extension of TL-Verilog in compliance with the requirements of the following course:
[Building a RISC-V CPU Core](https://www.edx.org/course/building-a-risc-v-cpu-core)


## RISC-V Starting-Point Code

To try it in a simulator usd this link: <a href="https://makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2FRomeus%2FRISC-V-CPU-Subset%2Fmaster%2Frisc-v_shell.tlv" target="_blank" atom_fix="_">open starting-point code in makerchip</a>.
