<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p209" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_209{left:96px;bottom:1124px;letter-spacing:0.15px;}
#t2_209{left:521px;bottom:1130px;}
#t3_209{left:521px;bottom:1124px;letter-spacing:0.13px;word-spacing:0.01px;}
#t4_209{left:83px;bottom:81px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t5_209{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t6_209{left:138px;bottom:1069px;letter-spacing:0.09px;word-spacing:0.97px;}
#t7_209{left:638px;bottom:1069px;letter-spacing:0.11px;word-spacing:0.99px;}
#t8_209{left:822px;bottom:1069px;letter-spacing:0.12px;}
#t9_209{left:137px;bottom:1051px;letter-spacing:0.02px;word-spacing:0.11px;}
#ta_209{left:137px;bottom:1025px;letter-spacing:0.11px;word-spacing:1.83px;}
#tb_209{left:378px;bottom:1025px;letter-spacing:0.09px;}
#tc_209{left:515px;bottom:1025px;letter-spacing:0.11px;word-spacing:1.82px;}
#td_209{left:138px;bottom:1007px;letter-spacing:0.11px;word-spacing:0.01px;}
#te_209{left:138px;bottom:981px;letter-spacing:0.11px;word-spacing:0.67px;}
#tf_209{left:138px;bottom:962px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tg_209{left:138px;bottom:936px;letter-spacing:0.11px;word-spacing:0.67px;}
#th_209{left:328px;bottom:936px;letter-spacing:0.1px;word-spacing:0.76px;}
#ti_209{left:447px;bottom:936px;letter-spacing:0.12px;}
#tj_209{left:463px;bottom:936px;letter-spacing:0.11px;}
#tk_209{left:490px;bottom:936px;letter-spacing:-0.52px;}
#tl_209{left:507px;bottom:936px;letter-spacing:0.12px;word-spacing:0.73px;}
#tm_209{left:137px;bottom:918px;letter-spacing:0.11px;word-spacing:1.76px;}
#tn_209{left:685px;bottom:918px;letter-spacing:0.08px;}
#to_209{left:816px;bottom:918px;letter-spacing:0.11px;word-spacing:1.77px;}
#tp_209{left:138px;bottom:900px;letter-spacing:0.11px;word-spacing:0.05px;}
#tq_209{left:138px;bottom:881px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tr_209{left:138px;bottom:855px;letter-spacing:0.11px;word-spacing:0.52px;}
#ts_209{left:444px;bottom:855px;letter-spacing:0.11px;word-spacing:0.54px;}
#tt_209{left:138px;bottom:837px;letter-spacing:0.11px;}
#tu_209{left:138px;bottom:811px;letter-spacing:0.11px;word-spacing:1.79px;}
#tv_209{left:138px;bottom:793px;letter-spacing:0.1px;word-spacing:-0.32px;}
#tw_209{left:138px;bottom:774px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tx_209{left:648px;bottom:774px;letter-spacing:0.09px;}
#ty_209{left:138px;bottom:748px;letter-spacing:0.11px;word-spacing:0.21px;}
#tz_209{left:753px;bottom:748px;letter-spacing:0.12px;}
#t10_209{left:769px;bottom:748px;letter-spacing:0.11px;word-spacing:0.21px;}
#t11_209{left:138px;bottom:730px;letter-spacing:0.12px;word-spacing:0.45px;}
#t12_209{left:137px;bottom:712px;letter-spacing:0.11px;word-spacing:0.47px;}
#t13_209{left:137px;bottom:693px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t14_209{left:137px;bottom:667px;letter-spacing:0.11px;word-spacing:1.65px;}
#t15_209{left:137px;bottom:649px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t16_209{left:137px;bottom:615px;letter-spacing:0.08px;word-spacing:-0.03px;}
#t17_209{left:137px;bottom:589px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t18_209{left:505px;bottom:589px;letter-spacing:-0.52px;}
#t19_209{left:522px;bottom:589px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1a_209{left:137px;bottom:563px;letter-spacing:0.11px;word-spacing:-0.35px;}
#t1b_209{left:137px;bottom:545px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1c_209{left:137px;bottom:519px;letter-spacing:0.11px;word-spacing:0.9px;}
#t1d_209{left:655px;bottom:519px;letter-spacing:-0.42px;}
#t1e_209{left:672px;bottom:519px;letter-spacing:0.11px;word-spacing:0.9px;}
#t1f_209{left:137px;bottom:501px;letter-spacing:0.12px;word-spacing:2.37px;}
#t1g_209{left:137px;bottom:482px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t1h_209{left:137px;bottom:457px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1i_209{left:138px;bottom:438px;letter-spacing:0.11px;}
#t1j_209{left:138px;bottom:405px;letter-spacing:0.13px;}
#t1k_209{left:165px;bottom:380px;letter-spacing:-0.15px;}
#t1l_209{left:193px;bottom:380px;letter-spacing:-0.18px;}
#t1m_209{left:229px;bottom:380px;}
#t1n_209{left:249px;bottom:380px;letter-spacing:-0.17px;}
#t1o_209{left:193px;bottom:363px;letter-spacing:-0.15px;}
#t1p_209{left:258px;bottom:363px;}
#t1q_209{left:279px;bottom:363px;letter-spacing:-0.15px;}
#t1r_209{left:165px;bottom:347px;letter-spacing:-0.18px;}
#t1s_209{left:198px;bottom:347px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1t_209{left:289px;bottom:344px;}
#t1u_209{left:317px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1v_209{left:457px;bottom:344px;}
#t1w_209{left:478px;bottom:347px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t1x_209{left:220px;bottom:330px;letter-spacing:-0.1px;}
#t1y_209{left:247px;bottom:330px;}
#t1z_209{left:268px;bottom:330px;letter-spacing:-0.15px;}
#t20_209{left:192px;bottom:313px;letter-spacing:-0.18px;}
#t21_209{left:220px;bottom:296px;letter-spacing:-0.1px;}
#t22_209{left:245px;bottom:296px;}
#t23_209{left:265px;bottom:296px;letter-spacing:-0.18px;}
#t24_209{left:298px;bottom:294px;letter-spacing:-0.01px;}
#t25_209{left:379px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.1px;}
#t26_209{left:220px;bottom:280px;letter-spacing:-0.15px;}
#t27_209{left:286px;bottom:280px;}
#t28_209{left:306px;bottom:280px;letter-spacing:-0.15px;}
#t29_209{left:339px;bottom:277px;}
#t2a_209{left:193px;bottom:263px;letter-spacing:-0.17px;}
#t2b_209{left:193px;bottom:246px;letter-spacing:-0.16px;}
#t2c_209{left:138px;bottom:212px;letter-spacing:0.11px;}
#t2d_209{left:138px;bottom:186px;letter-spacing:0.15px;}
#t2e_209{left:138px;bottom:153px;letter-spacing:0.12px;word-spacing:0.03px;}
#t2f_209{left:138px;bottom:127px;letter-spacing:0.11px;word-spacing:1.84px;}

.s1_209{font-size:15px;font-family:Helvetica-Bold_t12;color:#000;}
.s2_209{font-size:3px;font-family:Arial-Bold_10f;color:#7F7F7F;}
.s3_209{font-size:15px;font-family:Arial-Bold_10f;color:#000;}
.s4_209{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_209{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s6_209{font-size:15px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s7_209{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_209{font-size:14px;font-family:Courier-Bold_10q;color:#000;}
.s9_209{font-size:14px;font-family:Courier_10i;color:#000;}
.sa_209{font-size:14px;font-family:Wingdings3_10s;color:#000;}
.sb_209{font-size:11px;font-family:Courier_10i;color:#000;}
.t.v0_209{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts209" type="text/css" >

@font-face {
	font-family: Arial-Bold_10f;
	src: url("fonts/Arial-Bold_10f.woff") format("woff");
}

@font-face {
	font-family: Courier-Bold_10q;
	src: url("fonts/Courier-Bold_10q.woff") format("woff");
}

@font-face {
	font-family: Courier_10i;
	src: url("fonts/Courier_10i.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10g;
	src: url("fonts/TimesNewRomanPSMT_10g.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_10s;
	src: url("fonts/Wingdings3_10s.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg209Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg209" style="-webkit-user-select: none;"><object width="935" height="1210" data="209/209.svg" type="image/svg+xml" id="pdf209" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_209" class="t s1_209">JALR.HB </span><span id="t2_209" class="t v0_209 s2_209">I</span><span id="t3_209" class="t s3_209">Jump and Link Register with Hazard Barrier </span>
<span id="t4_209" class="t s4_209">The MIPS32Â® Instruction Set Manual, Revision 6.06 </span><span id="t5_209" class="t s4_209">199 </span>
<span id="t6_209" class="t s5_209">Control Transfer Instructions (CTIs) should not be placed in branch delay slots </span><span id="t7_209" class="t s5_209">or Release 6 forbidden slots. </span><span id="t8_209" class="t s6_209">CTIs </span>
<span id="t9_209" class="t s6_209">include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE. </span>
<span id="ta_209" class="t s6_209">Pre-Release 6: Processor operation is </span><span id="tb_209" class="t s7_209">UNPREDICTABLE </span><span id="tc_209" class="t s6_209">if a control transfer instruction (CTI) is placed in the </span>
<span id="td_209" class="t s6_209">delay slot of a branch or jump. </span>
<span id="te_209" class="t s6_209">Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 imple- </span>
<span id="tf_209" class="t s6_209">mentations are required to signal a Reserved Instruction exception. </span>
<span id="tg_209" class="t s5_209">Jump-and-Link Restartability: </span><span id="th_209" class="t s6_209">Register specifiers </span><span id="ti_209" class="t s5_209">rs </span><span id="tj_209" class="t s6_209">and </span><span id="tk_209" class="t s5_209">rd </span><span id="tl_209" class="t s6_209">must not be equal, because such an instruction does not </span>
<span id="tm_209" class="t s6_209">have the same effect when re-executed. The result of executing such an instruction is </span><span id="tn_209" class="t s7_209">UNPREDICTABLE</span><span id="to_209" class="t s6_209">. This </span>
<span id="tp_209" class="t s6_209">restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in </span>
<span id="tq_209" class="t s6_209">the delay slot. </span>
<span id="tr_209" class="t s5_209">Restrictions Related to Multiple Instruction Sets: </span><span id="ts_209" class="t s6_209">This instruction can change the active instruction set, if more than </span>
<span id="tt_209" class="t s6_209">one instruction set is implemented. </span>
<span id="tu_209" class="t s6_209">If only one instruction set is implemented, then the effective target address must obey the alignment rules of the </span>
<span id="tv_209" class="t s6_209">instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules </span>
<span id="tw_209" class="t s6_209">of the intended instruction set of the target address as specified by the bit 0 or GPR </span><span id="tx_209" class="t s5_209">rs. </span>
<span id="ty_209" class="t s6_209">For processors that do not implement the microMIPS32/64 ISA, the effective target address in GPR </span><span id="tz_209" class="t s5_209">rs </span><span id="t10_209" class="t s6_209">must be natu- </span>
<span id="t11_209" class="t s6_209">rally-aligned. For processors that do not implement the MIPS16 ASE nor microMIPS32/64 ISA, if either of the two </span>
<span id="t12_209" class="t s6_209">least-significant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched </span>
<span id="t13_209" class="t s6_209">as an instruction. </span>
<span id="t14_209" class="t s6_209">For processors that do implement the MIPS16 ASE or microMIPS32/64 ISA, if bit 0 is zero and bit 1 is one, an </span>
<span id="t15_209" class="t s6_209">Address Error exception occurs when the jump target is subsequently fetched as an instruction. </span>
<span id="t16_209" class="t s7_209">Availability and Compatibility: </span>
<span id="t17_209" class="t s6_209">Release 6 maps JR and JR.HB to JALR and JALR.HB with </span><span id="t18_209" class="t s5_209">rd </span><span id="t19_209" class="t s6_209">= 0: </span>
<span id="t1a_209" class="t s6_209">Pre-Release 6, JR.HB and JALR.HB were distinct instructions, both with primary opcode SPECIAL, but with distinct </span>
<span id="t1b_209" class="t s6_209">function codes. </span>
<span id="t1c_209" class="t s6_209">Release 6: JR.HB is defined to be JALR.HB with the destination register specifier </span><span id="t1d_209" class="t s5_209">rd </span><span id="t1e_209" class="t s6_209">set to 0. The primary opcode </span>
<span id="t1f_209" class="t s6_209">and function field are the same for JR.HB and JALR.HB. The pre-Release 6 instruction encoding for JR.HB is </span>
<span id="t1g_209" class="t s6_209">removed in Release 6. </span>
<span id="t1h_209" class="t s6_209">Release 6 assemblers should accept the JR and JR.HB mnemonics, mapping them to the Release 6 instruction encod- </span>
<span id="t1i_209" class="t s6_209">ings. </span>
<span id="t1j_209" class="t s7_209">Operation: </span>
<span id="t1k_209" class="t s8_209">I: </span><span id="t1l_209" class="t s9_209">temp </span><span id="t1m_209" class="t sa_209">î </span><span id="t1n_209" class="t s9_209">GPR[rs] </span>
<span id="t1o_209" class="t s9_209">GPR[rd] </span><span id="t1p_209" class="t sa_209">î </span><span id="t1q_209" class="t s9_209">PC + 8 </span>
<span id="t1r_209" class="t s8_209">I+1:</span><span id="t1s_209" class="t s9_209">if (Config3 </span>
<span id="t1t_209" class="t sb_209">ISA </span>
<span id="t1u_209" class="t s9_209">= 0) and (Config1 </span>
<span id="t1v_209" class="t sb_209">CA </span>
<span id="t1w_209" class="t s9_209">= 0) then </span>
<span id="t1x_209" class="t s9_209">PC </span><span id="t1y_209" class="t sa_209">î </span><span id="t1z_209" class="t s9_209">temp </span>
<span id="t20_209" class="t s9_209">else </span>
<span id="t21_209" class="t s9_209">PC </span><span id="t22_209" class="t sa_209">î </span><span id="t23_209" class="t s9_209">temp </span>
<span id="t24_209" class="t sb_209">GPRLEN-1..1 </span>
<span id="t25_209" class="t s9_209">|| 0 </span>
<span id="t26_209" class="t s9_209">ISAMode </span><span id="t27_209" class="t sa_209">î </span><span id="t28_209" class="t s9_209">temp </span>
<span id="t29_209" class="t sb_209">0 </span>
<span id="t2a_209" class="t s9_209">endif </span>
<span id="t2b_209" class="t s9_209">ClearHazards() </span>
<span id="t2c_209" class="t s7_209">Exceptions: </span>
<span id="t2d_209" class="t s6_209">None </span>
<span id="t2e_209" class="t s7_209">Programming Notes: </span>
<span id="t2f_209" class="t s6_209">This branch-and-link instruction can select a register for the return link; other link instructions use GPR 31. The </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
