// Seed: 3978197479
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_2;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  always_latch id_2 <= id_2;
  assign id_2 = 1;
  wire id_3;
  wire id_4;
  reg  id_5;
  always id_5 = ~1 + id_1 - id_1 ? id_5 : id_2;
  wire id_6;
  wire id_7;
  module_0(
      id_4, id_6, id_7, id_3, id_6
  );
endmodule
