

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 instances converted, 34 sequential instances remain driven by gated/generated clocks

======================================================================= Gated/Generated Clocks ========================================================================
Clock Tree ID     Driving Element                Drive Element Type     Unconverted Fanout     Sample Instance               Explanation                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       PCS.refclkdiv2_rx_ch3.Q[0]     dff                    33                     PCS.rx_reset_sm_ch3.cs[2]     Derived clock on input (not legal for GCC)
@KP:ckid0_2       PLL1.PLLInst_0.CLKOP           EHXPLLF                1                      PCS.refclkdiv2_rx_ch3         Black box on clock path                   
=======================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

