#! /opt/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x7fc922128680 .scope module, "test_controller" "test_controller" 2 5;
 .timescale -9 -12;
v0x7fc92200c9c0_0 .var "ALU0", 0 0;
v0x7fc92200ca80_0 .var "ALURes", 31 0;
v0x7fc92200cb10_0 .var "ALUcomplete", 0 0;
v0x7fc92200cba0_0 .net "ALUsel", 4 0, v0x7fc92200ace0_0;  1 drivers
v0x7fc92200cc30_0 .net "Aenable", 0 0, v0x7fc92200add0_0;  1 drivers
v0x7fc92200cd00_0 .net "Asel", 1 0, v0x7fc92200ae70_0;  1 drivers
v0x7fc92200cdb0_0 .net "Benable", 0 0, v0x7fc92200af20_0;  1 drivers
v0x7fc92200ce60_0 .net "Bsel", 1 0, v0x7fc92200afc0_0;  1 drivers
v0x7fc92200cf10_0 .net "IRenable", 0 0, v0x7fc92200b0d0_0;  1 drivers
v0x7fc92200d040_0 .net "Osel", 1 0, v0x7fc92200b170_0;  1 drivers
v0x7fc92200d0d0_0 .var "PCin", 31 0;
v0x7fc92200d160_0 .net "PCout", 31 0, v0x7fc92200b2d0_0;  1 drivers
v0x7fc92200d210_0 .var "clk", 0 0;
v0x7fc92200d2c0_0 .var "dataReady", 0 0;
v0x7fc92200d370_0 .var "decodeComplete", 0 0;
v0x7fc92200d420_0 .var "funct3", 2 0;
v0x7fc92200d4d0_0 .var "funct7", 6 0;
v0x7fc92200d680_0 .var "imm12", 11 0;
v0x7fc92200d710_0 .var "immhi", 19 0;
v0x7fc92200d7a0_0 .net "immvalue", 31 0, v0x7fc92200b980_0;  1 drivers
v0x7fc92200d830_0 .var "mem_ack", 0 0;
v0x7fc92200d8c0_0 .net "mem_address", 31 0, v0x7fc92200bad0_0;  1 drivers
v0x7fc92200d970_0 .net "mem_read", 0 0, v0x7fc92200bb80_0;  1 drivers
v0x7fc92200da20_0 .net "mem_write", 0 0, v0x7fc92200bc20_0;  1 drivers
v0x7fc92200dad0_0 .var "op", 6 0;
v0x7fc92200db80_0 .var "rd", 4 0;
v0x7fc92200dc30_0 .net "rdOut", 4 0, v0x7fc92200be20_0;  1 drivers
v0x7fc92200dce0_0 .net "rdWrite", 0 0, v0x7fc92200bed0_0;  1 drivers
v0x7fc92200dd90_0 .net "reg_reset", 0 0, v0x7fc92200bf70_0;  1 drivers
v0x7fc92200de40_0 .net "reg_select", 0 0, v0x7fc92200c010_0;  1 drivers
v0x7fc92200def0_0 .var "reset", 0 0;
v0x7fc92200dfa0_0 .var "rs1", 4 0;
v0x7fc92200e050_0 .net "rs1Out", 4 0, v0x7fc92200c340_0;  1 drivers
v0x7fc92200d580_0 .var "rs2", 4 0;
v0x7fc92200e2e0_0 .net "rs2Out", 4 0, v0x7fc92200c460_0;  1 drivers
S_0x7fc9221287f0 .scope module, "uut" "controller" 2 47, 3 3 0, S_0x7fc922128680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ALU0";
    .port_info 3 /INPUT 7 "op";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /INPUT 7 "funct7";
    .port_info 6 /INPUT 5 "rs1";
    .port_info 7 /INPUT 5 "rs2";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /INPUT 12 "imm12";
    .port_info 10 /INPUT 20 "immhi";
    .port_info 11 /INPUT 1 "ALUcomplete";
    .port_info 12 /INPUT 32 "ALURes";
    .port_info 13 /INPUT 1 "decodeComplete";
    .port_info 14 /INPUT 32 "PCin";
    .port_info 15 /OUTPUT 32 "PCout";
    .port_info 16 /INPUT 1 "dataReady";
    .port_info 17 /INPUT 1 "mem_ack";
    .port_info 18 /OUTPUT 5 "rs1Out";
    .port_info 19 /OUTPUT 5 "rs2Out";
    .port_info 20 /OUTPUT 5 "ALUsel";
    .port_info 21 /OUTPUT 2 "Asel";
    .port_info 22 /OUTPUT 2 "Bsel";
    .port_info 23 /OUTPUT 2 "Osel";
    .port_info 24 /OUTPUT 5 "rdOut";
    .port_info 25 /OUTPUT 1 "rdWrite";
    .port_info 26 /OUTPUT 1 "Aenable";
    .port_info 27 /OUTPUT 1 "Benable";
    .port_info 28 /OUTPUT 1 "IRenable";
    .port_info 29 /OUTPUT 1 "reg_reset";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /OUTPUT 32 "mem_address";
    .port_info 33 /OUTPUT 1 "reg_select";
    .port_info 34 /OUTPUT 32 "immvalue";
v0x7fc92200aa60_0 .net "ALU0", 0 0, v0x7fc92200c9c0_0;  1 drivers
v0x7fc92200aaf0_0 .net "ALURes", 31 0, v0x7fc92200ca80_0;  1 drivers
v0x7fc92200ab90_0 .net "ALUcomplete", 0 0, v0x7fc92200cb10_0;  1 drivers
v0x7fc92200ac40_0 .var "ALUcomplete_sync", 0 0;
v0x7fc92200ace0_0 .var "ALUsel", 4 0;
v0x7fc92200add0_0 .var "Aenable", 0 0;
v0x7fc92200ae70_0 .var "Asel", 1 0;
v0x7fc92200af20_0 .var "Benable", 0 0;
v0x7fc92200afc0_0 .var "Bsel", 1 0;
v0x7fc92200b0d0_0 .var "IRenable", 0 0;
v0x7fc92200b170_0 .var "Osel", 1 0;
v0x7fc92200b220_0 .net "PCin", 31 0, v0x7fc92200d0d0_0;  1 drivers
v0x7fc92200b2d0_0 .var "PCout", 31 0;
v0x7fc92200b380_0 .net "clk", 0 0, v0x7fc92200d210_0;  1 drivers
v0x7fc92200b420_0 .net "dataReady", 0 0, v0x7fc92200d2c0_0;  1 drivers
v0x7fc92200b4c0_0 .var "dataReady_sync", 0 0;
v0x7fc92200b560_0 .net "decodeComplete", 0 0, v0x7fc92200d370_0;  1 drivers
v0x7fc92200b6f0_0 .net "funct3", 2 0, v0x7fc92200d420_0;  1 drivers
v0x7fc92200b780_0 .net "funct7", 6 0, v0x7fc92200d4d0_0;  1 drivers
v0x7fc92200b820_0 .net "imm12", 11 0, v0x7fc92200d680_0;  1 drivers
v0x7fc92200b8d0_0 .net "immhi", 19 0, v0x7fc92200d710_0;  1 drivers
v0x7fc92200b980_0 .var "immvalue", 31 0;
v0x7fc92200ba30_0 .net "mem_ack", 0 0, v0x7fc92200d830_0;  1 drivers
v0x7fc92200bad0_0 .var "mem_address", 31 0;
v0x7fc92200bb80_0 .var "mem_read", 0 0;
v0x7fc92200bc20_0 .var "mem_write", 0 0;
v0x7fc92200bcc0_0 .net "op", 6 0, v0x7fc92200dad0_0;  1 drivers
v0x7fc92200bd70_0 .net "rd", 4 0, v0x7fc92200db80_0;  1 drivers
v0x7fc92200be20_0 .var "rdOut", 4 0;
v0x7fc92200bed0_0 .var "rdWrite", 0 0;
v0x7fc92200bf70_0 .var "reg_reset", 0 0;
v0x7fc92200c010_0 .var "reg_select", 0 0;
v0x7fc92200c0b0_0 .net "reset", 0 0, v0x7fc92200def0_0;  1 drivers
v0x7fc92200b600_0 .net "rs1", 4 0, v0x7fc92200dfa0_0;  1 drivers
v0x7fc92200c340_0 .var "rs1Out", 4 0;
v0x7fc92200c3d0_0 .net "rs2", 4 0, v0x7fc92200d580_0;  1 drivers
v0x7fc92200c460_0 .var "rs2Out", 4 0;
v0x7fc92200c510_0 .var "tempAddress", 31 0;
v0x7fc92200c5c0_0 .var "tempimmvalue", 31 0;
E_0x7fc922128e20 .event posedge, v0x7fc92200c0b0_0, v0x7fc92200b380_0;
S_0x7fc922128e60 .scope task, "complete_operation" "complete_operation" 3 77, 3 77 0, S_0x7fc9221287f0;
 .timescale 0 0;
v0x7fc922129020_0 .var "Oselection", 1 0;
v0x7fc92200a670_0 .var "dest_reg", 4 0;
TD_test_controller.uut.complete_operation ;
    %load/vec4 v0x7fc922129020_0;
    %assign/vec4 v0x7fc92200b170_0, 0;
    %load/vec4 v0x7fc92200a670_0;
    %assign/vec4 v0x7fc92200be20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200bed0_0, 0;
    %load/vec4 v0x7fc92200b220_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fc92200b2d0_0, 0;
    %end;
S_0x7fc92200a730 .scope function.vec4.s32, "sign_extend" "sign_extend" 3 69, 3 69 0, S_0x7fc9221287f0;
 .timescale 0 0;
v0x7fc92200a900_0 .var "imm", 11 0;
; Variable sign_extend is vec4 return value of scope S_0x7fc92200a730
TD_test_controller.uut.sign_extend ;
    %load/vec4 v0x7fc92200a900_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fc92200a900_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v0x7fc92200a900_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %end;
    .scope S_0x7fc9221287f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc92200c5c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc92200c510_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7fc9221287f0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc92200b2d0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200ace0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc92200b980_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200bed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200bc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200bf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200af20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc92200ae70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc92200afc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc92200b170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200b4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200ac40_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fc9221287f0;
T_4 ;
    %wait E_0x7fc922128e20;
    %load/vec4 v0x7fc92200c0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc92200b2d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc92200ae70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc92200afc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc92200b170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc92200be20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200bf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc92200b980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc92200c340_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc92200c460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200c010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200b4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200ac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200b0d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fc92200b420_0;
    %assign/vec4 v0x7fc92200b4c0_0, 0;
    %load/vec4 v0x7fc92200ab90_0;
    %assign/vec4 v0x7fc92200ac40_0, 0;
    %load/vec4 v0x7fc92200bcc0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc92200be20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %load/vec4 v0x7fc92200b220_0;
    %assign/vec4 v0x7fc92200b2d0_0, 0;
    %load/vec4 v0x7fc92200b600_0;
    %assign/vec4 v0x7fc92200c340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200c010_0, 0;
    %load/vec4 v0x7fc92200b4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc92200ae70_0, 0;
    %load/vec4 v0x7fc92200b820_0;
    %store/vec4 v0x7fc92200a900_0, 0, 12;
    %callf/vec4 TD_test_controller.uut.sign_extend, S_0x7fc92200a730;
    %assign/vec4 v0x7fc92200b980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc92200afc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc92200b170_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200bb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %load/vec4 v0x7fc92200ba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc92200ae70_0, 0;
    %load/vec4 v0x7fc92200b6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %jmp T_4.19;
T_4.14 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc92200b170_0, 0;
    %jmp T_4.19;
T_4.15 ;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc92200b170_0, 0;
    %jmp T_4.19;
T_4.16 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc92200b170_0, 0;
    %jmp T_4.19;
T_4.17 ;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc92200b170_0, 0;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc92200b170_0, 0;
    %jmp T_4.19;
T_4.19 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc92200bd70_0;
    %assign/vec4 v0x7fc92200be20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200bed0_0, 0;
    %load/vec4 v0x7fc92200b220_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fc92200b2d0_0, 0;
T_4.12 ;
T_4.10 ;
T_4.8 ;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc92200be20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %load/vec4 v0x7fc92200b600_0;
    %assign/vec4 v0x7fc92200c340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200c010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bf70_0, 0;
    %load/vec4 v0x7fc92200b420_0;
    %assign/vec4 v0x7fc92200b4c0_0, 0;
    %load/vec4 v0x7fc92200b4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc92200ae70_0, 0;
    %load/vec4 v0x7fc92200b820_0;
    %store/vec4 v0x7fc92200a900_0, 0, 12;
    %callf/vec4 TD_test_controller.uut.sign_extend, S_0x7fc92200a730;
    %store/vec4 v0x7fc92200c5c0_0, 0, 32;
    %load/vec4 v0x7fc92200c5c0_0;
    %assign/vec4 v0x7fc92200b980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc92200afc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %load/vec4 v0x7fc92200b6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %jmp T_4.30;
T_4.22 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.31 ;
    %jmp T_4.30;
T_4.23 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7fc92200c5c0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fc92200b980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc92200afc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.33, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.33 ;
    %jmp T_4.30;
T_4.24 ;
    %load/vec4 v0x7fc92200c5c0_0;
    %assign/vec4 v0x7fc92200b980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc92200afc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.35, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.35 ;
    %jmp T_4.30;
T_4.25 ;
    %load/vec4 v0x7fc92200c5c0_0;
    %assign/vec4 v0x7fc92200b980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc92200afc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.37, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.37 ;
    %jmp T_4.30;
T_4.26 ;
    %load/vec4 v0x7fc92200c5c0_0;
    %assign/vec4 v0x7fc92200b980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc92200afc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.39, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.39 ;
    %jmp T_4.30;
T_4.27 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7fc92200c5c0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fc92200b980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc92200afc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %load/vec4 v0x7fc92200c5c0_0;
    %parti/s 7, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %jmp T_4.43;
T_4.41 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %jmp T_4.43;
T_4.42 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %jmp T_4.43;
T_4.43 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.44, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.44 ;
    %jmp T_4.30;
T_4.28 ;
    %load/vec4 v0x7fc92200c5c0_0;
    %assign/vec4 v0x7fc92200b980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc92200afc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.46 ;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0x7fc92200c5c0_0;
    %assign/vec4 v0x7fc92200b980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc92200afc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.48, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.48 ;
    %jmp T_4.30;
T_4.30 ;
    %pop/vec4 1;
T_4.20 ;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc92200be20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %load/vec4 v0x7fc92200b220_0;
    %assign/vec4 v0x7fc92200b2d0_0, 0;
    %load/vec4 v0x7fc92200b600_0;
    %assign/vec4 v0x7fc92200c340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200c010_0, 0;
    %load/vec4 v0x7fc92200c3d0_0;
    %assign/vec4 v0x7fc92200c460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200c010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bf70_0, 0;
    %load/vec4 v0x7fc92200b4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc92200ae70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc92200afc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %load/vec4 v0x7fc92200b6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.56, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.57, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.58, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.59, 6;
    %jmp T_4.60;
T_4.52 ;
    %load/vec4 v0x7fc92200b780_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_4.61, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %jmp T_4.62;
T_4.61 ;
    %load/vec4 v0x7fc92200b780_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_4.63, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
T_4.63 ;
T_4.62 ;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.65, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.65 ;
    %jmp T_4.60;
T_4.53 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.67, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.67 ;
    %jmp T_4.60;
T_4.54 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.69, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.69 ;
    %jmp T_4.60;
T_4.55 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.71, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.71 ;
    %jmp T_4.60;
T_4.56 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.73, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.73 ;
    %jmp T_4.60;
T_4.57 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %load/vec4 v0x7fc92200b780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %jmp T_4.77;
T_4.75 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %jmp T_4.77;
T_4.76 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %jmp T_4.77;
T_4.77 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.78, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.78 ;
    %jmp T_4.60;
T_4.58 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.80, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.80 ;
    %jmp T_4.60;
T_4.59 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.82, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc922129020_0, 0, 2;
    %load/vec4 v0x7fc92200bd70_0;
    %store/vec4 v0x7fc92200a670_0, 0, 5;
    %fork TD_test_controller.uut.complete_operation, S_0x7fc922128e60;
    %join;
T_4.82 ;
    %jmp T_4.60;
T_4.60 ;
    %pop/vec4 1;
T_4.50 ;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc92200be20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %load/vec4 v0x7fc92200b220_0;
    %assign/vec4 v0x7fc92200b2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bf70_0, 0;
    %load/vec4 v0x7fc92200b8d0_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7fc92200c5c0_0, 0, 32;
    %load/vec4 v0x7fc92200c5c0_0;
    %assign/vec4 v0x7fc92200b980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc92200afc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc92200b170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200bb80_0, 0;
    %load/vec4 v0x7fc92200ba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.84, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc92200ae70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc92200b170_0, 0;
    %load/vec4 v0x7fc92200bd70_0;
    %assign/vec4 v0x7fc92200be20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200bed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bb80_0, 0;
    %load/vec4 v0x7fc92200b220_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fc92200b2d0_0, 0;
T_4.84 ;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc92200be20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %load/vec4 v0x7fc92200b220_0;
    %assign/vec4 v0x7fc92200b2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200bf70_0, 0;
    %load/vec4 v0x7fc92200b600_0;
    %assign/vec4 v0x7fc92200c340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200c010_0, 0;
    %load/vec4 v0x7fc92200b4c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.88, 9;
    %load/vec4 v0x7fc92200ac40_0;
    %nor/r;
    %and;
T_4.88;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.86, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc92200ae70_0, 0, 2;
    %load/vec4 v0x7fc92200b820_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.89, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fc92200b820_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc92200c5c0_0, 0, 32;
    %jmp T_4.90;
T_4.89 ;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v0x7fc92200b820_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc92200c5c0_0, 0, 32;
T_4.90 ;
    %load/vec4 v0x7fc92200c5c0_0;
    %assign/vec4 v0x7fc92200b980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc92200afc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200af20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc92200ace0_0, 0;
T_4.86 ;
    %load/vec4 v0x7fc92200ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.91, 8;
    %load/vec4 v0x7fc92200aaf0_0;
    %assign/vec4 v0x7fc92200c510_0, 0;
    %load/vec4 v0x7fc92200c3d0_0;
    %assign/vec4 v0x7fc92200c460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200c010_0, 0;
    %load/vec4 v0x7fc92200b4c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.95, 9;
    %load/vec4 v0x7fc92200ac40_0;
    %and;
T_4.95;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.93, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc92200ae70_0, 0;
    %load/vec4 v0x7fc92200b6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.96, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.97, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.98, 6;
    %jmp T_4.99;
T_4.96 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x7fc92200ace0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc92200b170_0, 0, 2;
    %jmp T_4.99;
T_4.97 ;
    %vpi_call 3 661 "$display", "Entering store half word" {0 0 0};
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x7fc92200ace0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc92200b170_0, 0, 2;
    %jmp T_4.99;
T_4.98 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc92200b170_0, 0, 2;
    %jmp T_4.99;
T_4.99 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc92200c510_0;
    %assign/vec4 v0x7fc92200bad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc92200bc20_0, 0;
    %load/vec4 v0x7fc92200b220_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fc92200b2d0_0, 0;
T_4.93 ;
T_4.91 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc92200b0d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fc922128680;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d210_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7fc92200d210_0;
    %inv;
    %store/vec4 v0x7fc92200d210_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x7fc922128680;
T_6 ;
    %vpi_call 2 94 "$monitor", "Time: %0dns | PCout: %d | ALUsel: %b | Asel: %b | Bsel: %b | Osel: %b | rdOut: %b | Aenable: %b | Benable: %b | mem_read: %b | immvalue: %b | rs1Out: %b | rs2Out: %b | reg_select: %b | mem_address: %b", $time, v0x7fc92200d160_0, v0x7fc92200cba0_0, v0x7fc92200cd00_0, v0x7fc92200ce60_0, v0x7fc92200d040_0, v0x7fc92200dc30_0, v0x7fc92200cc30_0, v0x7fc92200cdb0_0, v0x7fc92200d970_0, v0x7fc92200d7a0_0, v0x7fc92200e050_0, v0x7fc92200e2e0_0, v0x7fc92200de40_0, v0x7fc92200d8c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200c9c0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc92200dad0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc92200d420_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc92200d4d0_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200dfa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200d580_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200db80_0, 0, 5;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fc92200d680_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x7fc92200d710_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc92200d0d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200cb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200def0_0, 0, 1;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x7fc92200dad0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc92200d420_0, 0, 3;
    %pushi/vec4 2049, 0, 12;
    %store/vec4 v0x7fc92200d680_0, 0, 12;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7fc92200dfa0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fc92200db80_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc92200d0d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200d2c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200cb10_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200d830_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 135 "$display", "Start of load half word" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200c9c0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc92200dad0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc92200d420_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc92200d4d0_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200dfa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200d580_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200db80_0, 0, 5;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fc92200d680_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x7fc92200d710_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc92200d0d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200cb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d2c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200def0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200def0_0, 0, 1;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x7fc92200dad0_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc92200d420_0, 0, 3;
    %pushi/vec4 2113, 0, 12;
    %store/vec4 v0x7fc92200d680_0, 0, 12;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x7fc92200dfa0_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x7fc92200db80_0, 0, 5;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fc92200d0d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200d2c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200cb10_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200d830_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 174 "$display", "Start of slti" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200c9c0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc92200dad0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc92200d420_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc92200d4d0_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200dfa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200d580_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200db80_0, 0, 5;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fc92200d680_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x7fc92200d710_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc92200d0d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200cb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d2c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200def0_0, 0, 1;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x7fc92200dad0_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc92200d420_0, 0, 3;
    %pushi/vec4 1747, 0, 12;
    %store/vec4 v0x7fc92200d680_0, 0, 12;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x7fc92200dfa0_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x7fc92200db80_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fc92200d0d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d830_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200d2c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200cb10_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 209 "$display", "Start of XOR" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200c9c0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc92200dad0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc92200d420_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc92200d4d0_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200dfa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200d580_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200db80_0, 0, 5;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fc92200d680_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x7fc92200d710_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc92200d0d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200cb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d2c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200def0_0, 0, 1;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x7fc92200dad0_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fc92200d420_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc92200d4d0_0, 0, 7;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7fc92200dfa0_0, 0, 5;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x7fc92200d580_0, 0, 5;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x7fc92200db80_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fc92200d0d0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200d2c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200cb10_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 244 "$display", "Start of Load Upper Immidiate" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200c9c0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc92200dad0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc92200d420_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc92200d4d0_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200dfa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200d580_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200db80_0, 0, 5;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fc92200d680_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x7fc92200d710_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc92200d0d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200cb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d2c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200def0_0, 0, 1;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0x7fc92200dad0_0, 0, 7;
    %pushi/vec4 734517, 0, 20;
    %store/vec4 v0x7fc92200d710_0, 0, 20;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7fc92200db80_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fc92200d0d0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200d830_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 273 "$display", "Start of store half word" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200c9c0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc92200dad0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc92200d420_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc92200d4d0_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200dfa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200d580_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc92200db80_0, 0, 5;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fc92200d680_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x7fc92200d710_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc92200d0d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200cb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d2c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200def0_0, 0, 1;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x7fc92200dad0_0, 0, 7;
    %pushi/vec4 2828, 0, 12;
    %store/vec4 v0x7fc92200d680_0, 0, 12;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc92200d420_0, 0, 3;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fc92200dfa0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fc92200d580_0, 0, 5;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x7fc92200d0d0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200d2c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200cb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc92200d2c0_0, 0, 1;
    %pushi/vec4 2830, 0, 32;
    %store/vec4 v0x7fc92200ca80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc92200d2c0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 314 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controlTB.v";
    "./Control.v";
