<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1561" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1561{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1561{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1561{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1561{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1561{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1561{left:360px;bottom:483px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1561{left:70px;bottom:345px;letter-spacing:0.13px;}
#t8_1561{left:70px;bottom:322px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#t9_1561{left:70px;bottom:305px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_1561{left:70px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_1561{left:70px;bottom:266px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_1561{left:70px;bottom:249px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#td_1561{left:70px;bottom:226px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_1561{left:70px;bottom:209px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_1561{left:70px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tg_1561{left:70px;bottom:169px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_1561{left:70px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_1561{left:70px;bottom:136px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tj_1561{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tk_1561{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tl_1561{left:299px;bottom:1065px;letter-spacing:-0.14px;}
#tm_1561{left:299px;bottom:1050px;}
#tn_1561{left:345px;bottom:1065px;letter-spacing:-0.11px;word-spacing:0.05px;}
#to_1561{left:345px;bottom:1050px;letter-spacing:-0.12px;}
#tp_1561{left:345px;bottom:1034px;letter-spacing:-0.12px;}
#tq_1561{left:419px;bottom:1065px;letter-spacing:-0.12px;}
#tr_1561{left:419px;bottom:1050px;letter-spacing:-0.12px;}
#ts_1561{left:419px;bottom:1034px;letter-spacing:-0.12px;}
#tt_1561{left:504px;bottom:1065px;letter-spacing:-0.12px;}
#tu_1561{left:75px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tv_1561{left:75px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tw_1561{left:299px;bottom:1011px;}
#tx_1561{left:345px;bottom:1011px;letter-spacing:-0.11px;}
#ty_1561{left:419px;bottom:1011px;letter-spacing:-0.15px;}
#tz_1561{left:504px;bottom:1011px;letter-spacing:-0.12px;}
#t10_1561{left:504px;bottom:995px;letter-spacing:-0.13px;}
#t11_1561{left:75px;bottom:972px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_1561{left:75px;bottom:955px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t13_1561{left:75px;bottom:938px;letter-spacing:-0.17px;}
#t14_1561{left:299px;bottom:972px;}
#t15_1561{left:345px;bottom:972px;letter-spacing:-0.11px;}
#t16_1561{left:419px;bottom:972px;letter-spacing:-0.14px;}
#t17_1561{left:504px;bottom:972px;letter-spacing:-0.12px;}
#t18_1561{left:504px;bottom:955px;letter-spacing:-0.13px;}
#t19_1561{left:75px;bottom:915px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_1561{left:75px;bottom:898px;letter-spacing:-0.14px;}
#t1b_1561{left:75px;bottom:881px;letter-spacing:-0.17px;}
#t1c_1561{left:299px;bottom:915px;}
#t1d_1561{left:345px;bottom:915px;letter-spacing:-0.11px;}
#t1e_1561{left:419px;bottom:915px;letter-spacing:-0.14px;}
#t1f_1561{left:504px;bottom:915px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_1561{left:504px;bottom:898px;letter-spacing:-0.13px;}
#t1h_1561{left:75px;bottom:859px;letter-spacing:-0.13px;}
#t1i_1561{left:75px;bottom:842px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_1561{left:75px;bottom:825px;letter-spacing:-0.15px;}
#t1k_1561{left:299px;bottom:859px;}
#t1l_1561{left:345px;bottom:859px;letter-spacing:-0.13px;}
#t1m_1561{left:419px;bottom:859px;letter-spacing:-0.17px;}
#t1n_1561{left:419px;bottom:842px;letter-spacing:-0.16px;}
#t1o_1561{left:504px;bottom:859px;letter-spacing:-0.12px;}
#t1p_1561{left:504px;bottom:842px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1q_1561{left:504px;bottom:825px;letter-spacing:-0.13px;}
#t1r_1561{left:75px;bottom:802px;letter-spacing:-0.13px;}
#t1s_1561{left:75px;bottom:785px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_1561{left:75px;bottom:768px;letter-spacing:-0.15px;}
#t1u_1561{left:299px;bottom:802px;}
#t1v_1561{left:345px;bottom:802px;letter-spacing:-0.13px;}
#t1w_1561{left:419px;bottom:802px;letter-spacing:-0.17px;}
#t1x_1561{left:419px;bottom:785px;letter-spacing:-0.16px;}
#t1y_1561{left:504px;bottom:802px;letter-spacing:-0.12px;}
#t1z_1561{left:504px;bottom:785px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t20_1561{left:504px;bottom:768px;letter-spacing:-0.13px;}
#t21_1561{left:75px;bottom:745px;letter-spacing:-0.13px;}
#t22_1561{left:75px;bottom:729px;letter-spacing:-0.12px;}
#t23_1561{left:75px;bottom:712px;letter-spacing:-0.15px;}
#t24_1561{left:299px;bottom:745px;}
#t25_1561{left:345px;bottom:745px;letter-spacing:-0.11px;}
#t26_1561{left:419px;bottom:745px;letter-spacing:-0.14px;}
#t27_1561{left:504px;bottom:745px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_1561{left:504px;bottom:729px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#t29_1561{left:504px;bottom:712px;letter-spacing:-0.12px;}
#t2a_1561{left:75px;bottom:689px;letter-spacing:-0.13px;}
#t2b_1561{left:75px;bottom:672px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2c_1561{left:75px;bottom:655px;letter-spacing:-0.15px;}
#t2d_1561{left:299px;bottom:689px;}
#t2e_1561{left:345px;bottom:689px;letter-spacing:-0.13px;}
#t2f_1561{left:419px;bottom:689px;letter-spacing:-0.17px;}
#t2g_1561{left:419px;bottom:672px;letter-spacing:-0.16px;}
#t2h_1561{left:504px;bottom:689px;letter-spacing:-0.12px;}
#t2i_1561{left:504px;bottom:672px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t2j_1561{left:504px;bottom:655px;letter-spacing:-0.13px;}
#t2k_1561{left:75px;bottom:632px;letter-spacing:-0.13px;}
#t2l_1561{left:75px;bottom:616px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_1561{left:75px;bottom:599px;letter-spacing:-0.15px;}
#t2n_1561{left:299px;bottom:632px;}
#t2o_1561{left:345px;bottom:632px;letter-spacing:-0.13px;}
#t2p_1561{left:419px;bottom:632px;letter-spacing:-0.17px;}
#t2q_1561{left:419px;bottom:616px;letter-spacing:-0.16px;}
#t2r_1561{left:504px;bottom:632px;letter-spacing:-0.12px;}
#t2s_1561{left:504px;bottom:616px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t2t_1561{left:504px;bottom:599px;letter-spacing:-0.13px;}
#t2u_1561{left:75px;bottom:576px;letter-spacing:-0.13px;}
#t2v_1561{left:75px;bottom:559px;letter-spacing:-0.13px;}
#t2w_1561{left:75px;bottom:542px;letter-spacing:-0.15px;}
#t2x_1561{left:299px;bottom:576px;}
#t2y_1561{left:345px;bottom:576px;letter-spacing:-0.11px;}
#t2z_1561{left:419px;bottom:576px;letter-spacing:-0.14px;}
#t30_1561{left:504px;bottom:576px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t31_1561{left:504px;bottom:559px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#t32_1561{left:504px;bottom:542px;letter-spacing:-0.12px;}
#t33_1561{left:89px;bottom:461px;letter-spacing:-0.14px;}
#t34_1561{left:157px;bottom:461px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t35_1561{left:277px;bottom:461px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t36_1561{left:427px;bottom:461px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t37_1561{left:583px;bottom:461px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t38_1561{left:740px;bottom:461px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t39_1561{left:104px;bottom:437px;}
#t3a_1561{left:180px;bottom:437px;letter-spacing:-0.1px;}
#t3b_1561{left:260px;bottom:437px;letter-spacing:-0.12px;}
#t3c_1561{left:418px;bottom:437px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3d_1561{left:604px;bottom:437px;letter-spacing:-0.15px;}
#t3e_1561{left:761px;bottom:437px;letter-spacing:-0.11px;}
#t3f_1561{left:104px;bottom:412px;}
#t3g_1561{left:180px;bottom:412px;letter-spacing:-0.12px;}
#t3h_1561{left:266px;bottom:412px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3i_1561{left:424px;bottom:412px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3j_1561{left:574px;bottom:412px;letter-spacing:-0.12px;}
#t3k_1561{left:761px;bottom:412px;letter-spacing:-0.12px;}
#t3l_1561{left:104px;bottom:388px;}
#t3m_1561{left:181px;bottom:388px;letter-spacing:-0.08px;}
#t3n_1561{left:266px;bottom:388px;letter-spacing:-0.13px;}
#t3o_1561{left:420px;bottom:388px;letter-spacing:-0.12px;}
#t3p_1561{left:574px;bottom:388px;letter-spacing:-0.12px;}
#t3q_1561{left:761px;bottom:388px;letter-spacing:-0.12px;}

.s1_1561{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1561{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1561{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1561{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1561{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1561{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1561{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1561" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1561Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1561" style="-webkit-user-select: none;"><object width="935" height="1210" data="1561/1561.svg" type="image/svg+xml" id="pdf1561" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1561" class="t s1_1561">PMINUD/PMINUQ—Minimum of Packed Unsigned Integers </span>
<span id="t2_1561" class="t s2_1561">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1561" class="t s1_1561">Vol. 2B </span><span id="t4_1561" class="t s1_1561">4-341 </span>
<span id="t5_1561" class="t s3_1561">PMINUD/PMINUQ—Minimum of Packed Unsigned Integers </span>
<span id="t6_1561" class="t s4_1561">Instruction Operand Encoding </span>
<span id="t7_1561" class="t s4_1561">Description </span>
<span id="t8_1561" class="t s5_1561">Performs a SIMD compare of the packed unsigned dword/qword integers in the second source operand and the first </span>
<span id="t9_1561" class="t s5_1561">source operand and returns the minimum value for each pair of integers to the destination operand. </span>
<span id="ta_1561" class="t s5_1561">128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source </span>
<span id="tb_1561" class="t s5_1561">operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding destination </span>
<span id="tc_1561" class="t s5_1561">register remain unchanged. </span>
<span id="td_1561" class="t s5_1561">VEX.128 encoded version: The first source and destination operands are XMM registers. The second source </span>
<span id="te_1561" class="t s5_1561">operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding destination </span>
<span id="tf_1561" class="t s5_1561">register are zeroed. </span>
<span id="tg_1561" class="t s5_1561">VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The </span>
<span id="th_1561" class="t s5_1561">first source and destination operands are YMM registers. Bits (MAXVL-1:256) of the corresponding destination </span>
<span id="ti_1561" class="t s5_1561">register are zeroed. </span>
<span id="tj_1561" class="t s6_1561">Opcode/ </span>
<span id="tk_1561" class="t s6_1561">Instruction </span>
<span id="tl_1561" class="t s6_1561">Op/E </span>
<span id="tm_1561" class="t s6_1561">n </span>
<span id="tn_1561" class="t s6_1561">64/32 bit </span>
<span id="to_1561" class="t s6_1561">Mode </span>
<span id="tp_1561" class="t s6_1561">Support </span>
<span id="tq_1561" class="t s6_1561">CPUID </span>
<span id="tr_1561" class="t s6_1561">Feature </span>
<span id="ts_1561" class="t s6_1561">Flag </span>
<span id="tt_1561" class="t s6_1561">Description </span>
<span id="tu_1561" class="t s7_1561">66 0F 38 3B /r </span>
<span id="tv_1561" class="t s7_1561">PMINUD xmm1, xmm2/m128 </span>
<span id="tw_1561" class="t s7_1561">A </span><span id="tx_1561" class="t s7_1561">V/V </span><span id="ty_1561" class="t s7_1561">SSE4_1 </span><span id="tz_1561" class="t s7_1561">Compare packed unsigned dword integers in xmm1 and </span>
<span id="t10_1561" class="t s7_1561">xmm2/m128 and store packed minimum values in xmm1. </span>
<span id="t11_1561" class="t s7_1561">VEX.128.66.0F38.WIG 3B /r </span>
<span id="t12_1561" class="t s7_1561">VPMINUD xmm1, xmm2, </span>
<span id="t13_1561" class="t s7_1561">xmm3/m128 </span>
<span id="t14_1561" class="t s7_1561">B </span><span id="t15_1561" class="t s7_1561">V/V </span><span id="t16_1561" class="t s7_1561">AVX </span><span id="t17_1561" class="t s7_1561">Compare packed unsigned dword integers in xmm2 and </span>
<span id="t18_1561" class="t s7_1561">xmm3/m128 and store packed minimum values in xmm1. </span>
<span id="t19_1561" class="t s7_1561">VEX.256.66.0F38.WIG 3B /r </span>
<span id="t1a_1561" class="t s7_1561">VPMINUD ymm1, ymm2, </span>
<span id="t1b_1561" class="t s7_1561">ymm3/m256 </span>
<span id="t1c_1561" class="t s7_1561">B </span><span id="t1d_1561" class="t s7_1561">V/V </span><span id="t1e_1561" class="t s7_1561">AVX2 </span><span id="t1f_1561" class="t s7_1561">Compare packed unsigned dword integers in ymm2 and </span>
<span id="t1g_1561" class="t s7_1561">ymm3/m256 and store packed minimum values in ymm1. </span>
<span id="t1h_1561" class="t s7_1561">EVEX.128.66.0F38.W0 3B /r </span>
<span id="t1i_1561" class="t s7_1561">VPMINUD xmm1 {k1}{z}, xmm2, </span>
<span id="t1j_1561" class="t s7_1561">xmm3/m128/m32bcst </span>
<span id="t1k_1561" class="t s7_1561">C </span><span id="t1l_1561" class="t s7_1561">V/V </span><span id="t1m_1561" class="t s7_1561">AVX512VL </span>
<span id="t1n_1561" class="t s7_1561">AVX512F </span>
<span id="t1o_1561" class="t s7_1561">Compare packed unsigned dword integers in xmm2 and </span>
<span id="t1p_1561" class="t s7_1561">xmm3/m128/m32bcst and store packed minimum values in </span>
<span id="t1q_1561" class="t s7_1561">xmm1 under writemask k1. </span>
<span id="t1r_1561" class="t s7_1561">EVEX.256.66.0F38.W0 3B /r </span>
<span id="t1s_1561" class="t s7_1561">VPMINUD ymm1 {k1}{z}, ymm2, </span>
<span id="t1t_1561" class="t s7_1561">ymm3/m256/m32bcst </span>
<span id="t1u_1561" class="t s7_1561">C </span><span id="t1v_1561" class="t s7_1561">V/V </span><span id="t1w_1561" class="t s7_1561">AVX512VL </span>
<span id="t1x_1561" class="t s7_1561">AVX512F </span>
<span id="t1y_1561" class="t s7_1561">Compare packed unsigned dword integers in ymm2 and </span>
<span id="t1z_1561" class="t s7_1561">ymm3/m256/m32bcst and store packed minimum values in </span>
<span id="t20_1561" class="t s7_1561">ymm1 under writemask k1. </span>
<span id="t21_1561" class="t s7_1561">EVEX.512.66.0F38.W0 3B /r </span>
<span id="t22_1561" class="t s7_1561">VPMINUD zmm1 {k1}{z}, zmm2, </span>
<span id="t23_1561" class="t s7_1561">zmm3/m512/m32bcst </span>
<span id="t24_1561" class="t s7_1561">C </span><span id="t25_1561" class="t s7_1561">V/V </span><span id="t26_1561" class="t s7_1561">AVX512F </span><span id="t27_1561" class="t s7_1561">Compare packed unsigned dword integers in zmm2 and </span>
<span id="t28_1561" class="t s7_1561">zmm3/m512/m32bcst and store packed minimum values in </span>
<span id="t29_1561" class="t s7_1561">zmm1 under writemask k1. </span>
<span id="t2a_1561" class="t s7_1561">EVEX.128.66.0F38.W1 3B /r </span>
<span id="t2b_1561" class="t s7_1561">VPMINUQ xmm1 {k1}{z}, xmm2, </span>
<span id="t2c_1561" class="t s7_1561">xmm3/m128/m64bcst </span>
<span id="t2d_1561" class="t s7_1561">C </span><span id="t2e_1561" class="t s7_1561">V/V </span><span id="t2f_1561" class="t s7_1561">AVX512VL </span>
<span id="t2g_1561" class="t s7_1561">AVX512F </span>
<span id="t2h_1561" class="t s7_1561">Compare packed unsigned qword integers in xmm2 and </span>
<span id="t2i_1561" class="t s7_1561">xmm3/m128/m64bcst and store packed minimum values in </span>
<span id="t2j_1561" class="t s7_1561">xmm1 under writemask k1. </span>
<span id="t2k_1561" class="t s7_1561">EVEX.256.66.0F38.W1 3B /r </span>
<span id="t2l_1561" class="t s7_1561">VPMINUQ ymm1 {k1}{z}, ymm2, </span>
<span id="t2m_1561" class="t s7_1561">ymm3/m256/m64bcst </span>
<span id="t2n_1561" class="t s7_1561">C </span><span id="t2o_1561" class="t s7_1561">V/V </span><span id="t2p_1561" class="t s7_1561">AVX512VL </span>
<span id="t2q_1561" class="t s7_1561">AVX512F </span>
<span id="t2r_1561" class="t s7_1561">Compare packed unsigned qword integers in ymm2 and </span>
<span id="t2s_1561" class="t s7_1561">ymm3/m256/m64bcst and store packed minimum values in </span>
<span id="t2t_1561" class="t s7_1561">ymm1 under writemask k1. </span>
<span id="t2u_1561" class="t s7_1561">EVEX.512.66.0F38.W1 3B /r </span>
<span id="t2v_1561" class="t s7_1561">VPMINUQ zmm1 {k1}{z}, zmm2, </span>
<span id="t2w_1561" class="t s7_1561">zmm3/m512/m64bcst </span>
<span id="t2x_1561" class="t s7_1561">C </span><span id="t2y_1561" class="t s7_1561">V/V </span><span id="t2z_1561" class="t s7_1561">AVX512F </span><span id="t30_1561" class="t s7_1561">Compare packed unsigned qword integers in zmm2 and </span>
<span id="t31_1561" class="t s7_1561">zmm3/m512/m64bcst and store packed minimum values in </span>
<span id="t32_1561" class="t s7_1561">zmm1 under writemask k1. </span>
<span id="t33_1561" class="t s6_1561">Op/En </span><span id="t34_1561" class="t s6_1561">Tuple Type </span><span id="t35_1561" class="t s6_1561">Operand 1 </span><span id="t36_1561" class="t s6_1561">Operand 2 </span><span id="t37_1561" class="t s6_1561">Operand 3 </span><span id="t38_1561" class="t s6_1561">Operand 4 </span>
<span id="t39_1561" class="t s7_1561">A </span><span id="t3a_1561" class="t s7_1561">N/A </span><span id="t3b_1561" class="t s7_1561">ModRM:reg (r, w) </span><span id="t3c_1561" class="t s7_1561">ModRM:r/m (r) </span><span id="t3d_1561" class="t s7_1561">N/A </span><span id="t3e_1561" class="t s7_1561">N/A </span>
<span id="t3f_1561" class="t s7_1561">B </span><span id="t3g_1561" class="t s7_1561">N/A </span><span id="t3h_1561" class="t s7_1561">ModRM:reg (w) </span><span id="t3i_1561" class="t s7_1561">VEX.vvvv (r) </span><span id="t3j_1561" class="t s7_1561">ModRM:r/m (r) </span><span id="t3k_1561" class="t s7_1561">N/A </span>
<span id="t3l_1561" class="t s7_1561">C </span><span id="t3m_1561" class="t s7_1561">Full </span><span id="t3n_1561" class="t s7_1561">ModRM:reg (w) </span><span id="t3o_1561" class="t s7_1561">EVEX.vvvv (r) </span><span id="t3p_1561" class="t s7_1561">ModRM:r/m (r) </span><span id="t3q_1561" class="t s7_1561">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
