Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Dec  9 15:32:12 2018
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 24
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| PDRC-153  | Warning  | Gated clock check          | 2          |
| REQP-1840 | Warning  | RAMB18 async control check | 20         |
| RTSTAT-10 | Warning  | No routable loads          | 1          |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/matrix_proi/result_reg[0][7]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/matrix_proi/result_reg[0][7]_i_2/O, cell design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/matrix_proi/result_reg[0][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/matrix_proi/result_reg[1][7]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/matrix_proi/result_reg[1][7]_i_2/O, cell design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/matrix_proi/result_reg[1][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[10] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[6]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[10] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[6]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[10] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[6]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[10] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[6]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[11] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[7]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[11] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[7]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[11] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[7]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[11] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[7]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[7] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[3]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[7] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[3]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[7] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[3]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[7] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[3]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[8] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[4]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[8] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[4]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[8] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[4]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[8] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[4]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[9] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[5]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[9] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[5]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[9] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[5]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[9] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[5]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16] (the first 15 of 19 listed).
Related violations: <none>


