#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x25e9ed0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x25ea060 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x25e2f00 .functor NOT 1, L_0x261ce10, C4<0>, C4<0>, C4<0>;
L_0x261cba0 .functor XOR 1, L_0x261ca60, L_0x261cb00, C4<0>, C4<0>;
L_0x261cd00 .functor XOR 1, L_0x261cba0, L_0x261cc60, C4<0>, C4<0>;
v0x2619a50_0 .net *"_ivl_10", 0 0, L_0x261cc60;  1 drivers
v0x2619b50_0 .net *"_ivl_12", 0 0, L_0x261cd00;  1 drivers
v0x2619c30_0 .net *"_ivl_2", 0 0, L_0x261c9c0;  1 drivers
v0x2619cf0_0 .net *"_ivl_4", 0 0, L_0x261ca60;  1 drivers
v0x2619dd0_0 .net *"_ivl_6", 0 0, L_0x261cb00;  1 drivers
v0x2619f00_0 .net *"_ivl_8", 0 0, L_0x261cba0;  1 drivers
v0x2619fe0_0 .net "a", 0 0, v0x2617ac0_0;  1 drivers
v0x261a080_0 .net "b", 0 0, v0x2617b60_0;  1 drivers
v0x261a120_0 .net "c", 0 0, v0x2617c00_0;  1 drivers
v0x261a1c0_0 .var "clk", 0 0;
v0x261a260_0 .net "d", 0 0, v0x2617d70_0;  1 drivers
v0x261a300_0 .net "out_dut", 0 0, L_0x261c880;  1 drivers
v0x261a3a0_0 .net "out_ref", 0 0, L_0x261b370;  1 drivers
v0x261a440_0 .var/2u "stats1", 159 0;
v0x261a4e0_0 .var/2u "strobe", 0 0;
v0x261a580_0 .net "tb_match", 0 0, L_0x261ce10;  1 drivers
v0x261a640_0 .net "tb_mismatch", 0 0, L_0x25e2f00;  1 drivers
v0x261a810_0 .net "wavedrom_enable", 0 0, v0x2617e60_0;  1 drivers
v0x261a8b0_0 .net "wavedrom_title", 511 0, v0x2617f00_0;  1 drivers
L_0x261c9c0 .concat [ 1 0 0 0], L_0x261b370;
L_0x261ca60 .concat [ 1 0 0 0], L_0x261b370;
L_0x261cb00 .concat [ 1 0 0 0], L_0x261c880;
L_0x261cc60 .concat [ 1 0 0 0], L_0x261b370;
L_0x261ce10 .cmp/eeq 1, L_0x261c9c0, L_0x261cd00;
S_0x25ea1f0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x25ea060;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x25ea970 .functor NOT 1, v0x2617c00_0, C4<0>, C4<0>, C4<0>;
L_0x25f3a50 .functor NOT 1, v0x2617b60_0, C4<0>, C4<0>, C4<0>;
L_0x261aac0 .functor AND 1, L_0x25ea970, L_0x25f3a50, C4<1>, C4<1>;
L_0x261ab60 .functor NOT 1, v0x2617d70_0, C4<0>, C4<0>, C4<0>;
L_0x261ac90 .functor NOT 1, v0x2617ac0_0, C4<0>, C4<0>, C4<0>;
L_0x261ad90 .functor AND 1, L_0x261ab60, L_0x261ac90, C4<1>, C4<1>;
L_0x261ae70 .functor OR 1, L_0x261aac0, L_0x261ad90, C4<0>, C4<0>;
L_0x261af30 .functor AND 1, v0x2617ac0_0, v0x2617c00_0, C4<1>, C4<1>;
L_0x261aff0 .functor AND 1, L_0x261af30, v0x2617d70_0, C4<1>, C4<1>;
L_0x261b0b0 .functor OR 1, L_0x261ae70, L_0x261aff0, C4<0>, C4<0>;
L_0x261b220 .functor AND 1, v0x2617b60_0, v0x2617c00_0, C4<1>, C4<1>;
L_0x261b290 .functor AND 1, L_0x261b220, v0x2617d70_0, C4<1>, C4<1>;
L_0x261b370 .functor OR 1, L_0x261b0b0, L_0x261b290, C4<0>, C4<0>;
v0x25e3170_0 .net *"_ivl_0", 0 0, L_0x25ea970;  1 drivers
v0x25e3210_0 .net *"_ivl_10", 0 0, L_0x261ad90;  1 drivers
v0x26162b0_0 .net *"_ivl_12", 0 0, L_0x261ae70;  1 drivers
v0x2616370_0 .net *"_ivl_14", 0 0, L_0x261af30;  1 drivers
v0x2616450_0 .net *"_ivl_16", 0 0, L_0x261aff0;  1 drivers
v0x2616580_0 .net *"_ivl_18", 0 0, L_0x261b0b0;  1 drivers
v0x2616660_0 .net *"_ivl_2", 0 0, L_0x25f3a50;  1 drivers
v0x2616740_0 .net *"_ivl_20", 0 0, L_0x261b220;  1 drivers
v0x2616820_0 .net *"_ivl_22", 0 0, L_0x261b290;  1 drivers
v0x2616900_0 .net *"_ivl_4", 0 0, L_0x261aac0;  1 drivers
v0x26169e0_0 .net *"_ivl_6", 0 0, L_0x261ab60;  1 drivers
v0x2616ac0_0 .net *"_ivl_8", 0 0, L_0x261ac90;  1 drivers
v0x2616ba0_0 .net "a", 0 0, v0x2617ac0_0;  alias, 1 drivers
v0x2616c60_0 .net "b", 0 0, v0x2617b60_0;  alias, 1 drivers
v0x2616d20_0 .net "c", 0 0, v0x2617c00_0;  alias, 1 drivers
v0x2616de0_0 .net "d", 0 0, v0x2617d70_0;  alias, 1 drivers
v0x2616ea0_0 .net "out", 0 0, L_0x261b370;  alias, 1 drivers
S_0x2617000 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x25ea060;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2617ac0_0 .var "a", 0 0;
v0x2617b60_0 .var "b", 0 0;
v0x2617c00_0 .var "c", 0 0;
v0x2617cd0_0 .net "clk", 0 0, v0x261a1c0_0;  1 drivers
v0x2617d70_0 .var "d", 0 0;
v0x2617e60_0 .var "wavedrom_enable", 0 0;
v0x2617f00_0 .var "wavedrom_title", 511 0;
S_0x26172a0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x2617000;
 .timescale -12 -12;
v0x2617500_0 .var/2s "count", 31 0;
E_0x25e4d40/0 .event negedge, v0x2617cd0_0;
E_0x25e4d40/1 .event posedge, v0x2617cd0_0;
E_0x25e4d40 .event/or E_0x25e4d40/0, E_0x25e4d40/1;
E_0x25e4f90 .event negedge, v0x2617cd0_0;
E_0x25cf9f0 .event posedge, v0x2617cd0_0;
S_0x2617600 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2617000;
 .timescale -12 -12;
v0x2617800_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26178e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2617000;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2618060 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x25ea060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x261b610 .functor AND 1, L_0x261b4d0, L_0x261b570, C4<1>, C4<1>;
L_0x261b720 .functor AND 1, L_0x261b610, v0x2617c00_0, C4<1>, C4<1>;
L_0x261b880 .functor AND 1, v0x2617ac0_0, L_0x261b7e0, C4<1>, C4<1>;
L_0x261b940 .functor AND 1, L_0x261b880, v0x2617d70_0, C4<1>, C4<1>;
L_0x261ba30 .functor OR 1, L_0x261b720, L_0x261b940, C4<0>, C4<0>;
L_0x261bb40 .functor AND 1, v0x2617ac0_0, v0x2617b60_0, C4<1>, C4<1>;
L_0x261be10 .functor AND 1, L_0x261bb40, v0x2617c00_0, C4<1>, C4<1>;
L_0x261bfe0 .functor OR 1, L_0x261ba30, L_0x261be10, C4<0>, C4<0>;
L_0x261c210 .functor AND 1, L_0x261c140, v0x2617b60_0, C4<1>, C4<1>;
L_0x261c480 .functor AND 1, L_0x261c210, L_0x261c2d0, C4<1>, C4<1>;
L_0x261c5f0 .functor OR 1, L_0x261bfe0, L_0x261c480, C4<0>, C4<0>;
v0x2618350_0 .net *"_ivl_1", 0 0, L_0x261b4d0;  1 drivers
v0x2618410_0 .net *"_ivl_11", 0 0, L_0x261b880;  1 drivers
v0x26184d0_0 .net *"_ivl_13", 0 0, L_0x261b940;  1 drivers
v0x26185a0_0 .net *"_ivl_15", 0 0, L_0x261ba30;  1 drivers
v0x2618660_0 .net *"_ivl_17", 0 0, L_0x261bb40;  1 drivers
v0x2618770_0 .net *"_ivl_19", 0 0, L_0x261be10;  1 drivers
v0x2618830_0 .net *"_ivl_21", 0 0, L_0x261bfe0;  1 drivers
v0x26188f0_0 .net *"_ivl_23", 0 0, L_0x261c140;  1 drivers
v0x26189b0_0 .net *"_ivl_25", 0 0, L_0x261c210;  1 drivers
v0x2618a70_0 .net *"_ivl_27", 0 0, L_0x261c2d0;  1 drivers
v0x2618b30_0 .net *"_ivl_29", 0 0, L_0x261c480;  1 drivers
v0x2618bf0_0 .net *"_ivl_3", 0 0, L_0x261b570;  1 drivers
v0x2618cb0_0 .net *"_ivl_31", 0 0, L_0x261c5f0;  1 drivers
L_0x7f707cd3e018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x2618d70_0 .net/2s *"_ivl_32", 1 0, L_0x7f707cd3e018;  1 drivers
L_0x7f707cd3e060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2618e50_0 .net/2s *"_ivl_34", 1 0, L_0x7f707cd3e060;  1 drivers
v0x2618f30_0 .net *"_ivl_36", 1 0, L_0x261c6b0;  1 drivers
v0x2619010_0 .net *"_ivl_5", 0 0, L_0x261b610;  1 drivers
v0x26191e0_0 .net *"_ivl_7", 0 0, L_0x261b720;  1 drivers
v0x26192a0_0 .net *"_ivl_9", 0 0, L_0x261b7e0;  1 drivers
v0x2619360_0 .net "a", 0 0, v0x2617ac0_0;  alias, 1 drivers
v0x2619400_0 .net "b", 0 0, v0x2617b60_0;  alias, 1 drivers
v0x26194f0_0 .net "c", 0 0, v0x2617c00_0;  alias, 1 drivers
v0x26195e0_0 .net "d", 0 0, v0x2617d70_0;  alias, 1 drivers
v0x26196d0_0 .net "out", 0 0, L_0x261c880;  alias, 1 drivers
L_0x261b4d0 .reduce/nor v0x2617ac0_0;
L_0x261b570 .reduce/nor v0x2617b60_0;
L_0x261b7e0 .reduce/nor v0x2617b60_0;
L_0x261c140 .reduce/nor v0x2617ac0_0;
L_0x261c2d0 .reduce/nor v0x2617d70_0;
L_0x261c6b0 .functor MUXZ 2, L_0x7f707cd3e060, L_0x7f707cd3e018, L_0x261c5f0, C4<>;
L_0x261c880 .part L_0x261c6b0, 0, 1;
S_0x2619830 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x25ea060;
 .timescale -12 -12;
E_0x25e4ae0 .event anyedge, v0x261a4e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x261a4e0_0;
    %nor/r;
    %assign/vec4 v0x261a4e0_0, 0;
    %wait E_0x25e4ae0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2617000;
T_3 ;
    %fork t_1, S_0x26172a0;
    %jmp t_0;
    .scope S_0x26172a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2617500_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2617d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2617c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2617b60_0, 0;
    %assign/vec4 v0x2617ac0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25cf9f0;
    %load/vec4 v0x2617500_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x2617500_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2617d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2617c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2617b60_0, 0;
    %assign/vec4 v0x2617ac0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x25e4f90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26178e0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25e4d40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2617ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2617b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2617c00_0, 0;
    %assign/vec4 v0x2617d70_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x2617000;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x25ea060;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x261a1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x261a4e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x25ea060;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x261a1c0_0;
    %inv;
    %store/vec4 v0x261a1c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x25ea060;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2617cd0_0, v0x261a640_0, v0x2619fe0_0, v0x261a080_0, v0x261a120_0, v0x261a260_0, v0x261a3a0_0, v0x261a300_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x25ea060;
T_7 ;
    %load/vec4 v0x261a440_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x261a440_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x261a440_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x261a440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x261a440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x261a440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x261a440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x25ea060;
T_8 ;
    %wait E_0x25e4d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x261a440_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x261a440_0, 4, 32;
    %load/vec4 v0x261a580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x261a440_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x261a440_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x261a440_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x261a440_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x261a3a0_0;
    %load/vec4 v0x261a3a0_0;
    %load/vec4 v0x261a300_0;
    %xor;
    %load/vec4 v0x261a3a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x261a440_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x261a440_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x261a440_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x261a440_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/kmap2/iter2/response4/top_module.sv";
