// Seed: 1592318310
module module_0 ();
  wire id_1;
  wire id_2;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_5 = -1 ? -1 : 1;
  module_0 modCall_1 ();
  assign id_3 = 1 == id_4[1];
  wire id_6;
endmodule
module module_2 (
    output supply0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5
);
  wire id_7, id_8;
  module_0 modCall_1 ();
  wire id_9;
  wire id_10;
endmodule
