
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ISE/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ISE/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ISE/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/ISE/project/demo01/pa.fromHdl.tcl
# create_project -name demo01 -dir "D:/ISE/project/demo01/planAhead_run_1" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "demo01.ucf" [current_fileset -constrset]
Adding file 'D:/ISE/project/demo01/demo01.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {demo01.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top demo01 $srcset
# add_files [list {demo01.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "D:/ISE/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/ISE/project/demo01/demo01.v" into library work
Loading clock regions from D:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/ISE/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/ISE/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/ISE/project/demo01/demo01.ucf]
Finished Parsing UCF File [D:/ISE/project/demo01/demo01.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4bb34caa
open_rtl_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 637.984 ; gain = 217.621
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  A]]
set_property package_pin "" [get_ports [list  A]]
startgroup
set_property package_pin A2 [get_ports A]
endgroup
startgroup
set_property package_pin A3 [get_ports B]
endgroup
startgroup
set_property package_pin A4 [get_ports C]
endgroup
startgroup
set_property package_pin A5 [get_ports D]
endgroup
startgroup
set_property package_pin A6 [get_ports E]
endgroup
save_constraints
startgroup
set_property package_pin T11 [get_ports F]
endgroup
set_property is_loc_fixed false [get_ports [list  F]]
set_property is_loc_fixed true [get_ports [list  F]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Nov 18 12:15:42 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
