--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.900 ns
From           : UART_RX1
To             : UART_RX:instRX1|sync[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 25.000 ns
From           : UART_RX:instRX4|Valid
To             : ValRX
From Clock     : clk80MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.200 ns
From           : UART_RX3
To             : UART_RX:instRX3|sync[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 51.02 MHz ( period = 19.600 ns )
From           : UARTTXBIG:instTX2|switch[4]
To             : UARTTXBIG:instTX2|state.TX
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 57.80 MHz ( period = 17.300 ns )
From           : romRqAdr2:instRomAdr2|lpm_rom:lpm_rom_component|altrom:srom|q[0]
To             : SlowPacker:instSlowPACK2|WrAddr[8]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : UARTTXBIG:instTX1|dirTX
To             : UARTTXBIG:instTX1|dirTX
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 94

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 94

--------------------------------------------------------------------------------------

