{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367784822342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367784822344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 16:13:42 2013 " "Processing started: Sun May  5 16:13:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367784822344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367784822344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EIS-DSP -c EIS-DSP " "Command: quartus_map --read_settings_files=on --write_settings_files=off EIS-DSP -c EIS-DSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367784822345 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367784822635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v 40 40 " "Found 40 design units, including 40 entities, in source file /home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" { { "Info" "ISGN_ENTITY_NAME" "1 cf_fft_1024_18 " "Found entity 1: cf_fft_1024_18" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "2 cf_fft_1024_18_1 " "Found entity 2: cf_fft_1024_18_1" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "3 cf_fft_1024_18_2 " "Found entity 3: cf_fft_1024_18_2" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "4 cf_fft_1024_18_3 " "Found entity 4: cf_fft_1024_18_3" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "5 cf_fft_1024_18_4 " "Found entity 5: cf_fft_1024_18_4" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "6 cf_fft_1024_18_5 " "Found entity 6: cf_fft_1024_18_5" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "7 cf_fft_1024_18_6 " "Found entity 7: cf_fft_1024_18_6" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "8 cf_fft_1024_18_7 " "Found entity 8: cf_fft_1024_18_7" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "9 cf_fft_1024_18_8 " "Found entity 9: cf_fft_1024_18_8" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "10 cf_fft_1024_18_9 " "Found entity 10: cf_fft_1024_18_9" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 1421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "11 cf_fft_1024_18_10 " "Found entity 11: cf_fft_1024_18_10" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 1707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "12 cf_fft_1024_18_11 " "Found entity 12: cf_fft_1024_18_11" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 2047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "13 cf_fft_1024_18_12 " "Found entity 13: cf_fft_1024_18_12" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 2334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "14 cf_fft_1024_18_13 " "Found entity 14: cf_fft_1024_18_13" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 2682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "15 cf_fft_1024_18_14 " "Found entity 15: cf_fft_1024_18_14" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 2970 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "16 cf_fft_1024_18_15 " "Found entity 16: cf_fft_1024_18_15" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 3334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "17 cf_fft_1024_18_16 " "Found entity 17: cf_fft_1024_18_16" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 3623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "18 cf_fft_1024_18_17 " "Found entity 18: cf_fft_1024_18_17" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 4019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "19 cf_fft_1024_18_18 " "Found entity 19: cf_fft_1024_18_18" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 4309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "20 cf_fft_1024_18_19 " "Found entity 20: cf_fft_1024_18_19" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 4769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "21 cf_fft_1024_18_20 " "Found entity 21: cf_fft_1024_18_20" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 5060 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "22 cf_fft_1024_18_21 " "Found entity 22: cf_fft_1024_18_21" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 5648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "23 cf_fft_1024_18_22 " "Found entity 23: cf_fft_1024_18_22" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 5940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "24 cf_fft_1024_18_23 " "Found entity 24: cf_fft_1024_18_23" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 6784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "25 cf_fft_1024_18_24 " "Found entity 25: cf_fft_1024_18_24" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7068 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "26 cf_fft_1024_18_25 " "Found entity 26: cf_fft_1024_18_25" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "27 cf_fft_1024_18_26 " "Found entity 27: cf_fft_1024_18_26" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "28 cf_fft_1024_18_27 " "Found entity 28: cf_fft_1024_18_27" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "29 cf_fft_1024_18_28 " "Found entity 29: cf_fft_1024_18_28" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "30 cf_fft_1024_18_29 " "Found entity 30: cf_fft_1024_18_29" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "31 cf_fft_1024_18_30 " "Found entity 31: cf_fft_1024_18_30" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "32 cf_fft_1024_18_31 " "Found entity 32: cf_fft_1024_18_31" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "33 cf_fft_1024_18_32 " "Found entity 33: cf_fft_1024_18_32" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "34 cf_fft_1024_18_33 " "Found entity 34: cf_fft_1024_18_33" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "35 cf_fft_1024_18_34 " "Found entity 35: cf_fft_1024_18_34" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "36 cf_fft_1024_18_35 " "Found entity 36: cf_fft_1024_18_35" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "37 cf_fft_1024_18_36 " "Found entity 37: cf_fft_1024_18_36" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7531 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "38 cf_fft_1024_18_37 " "Found entity 38: cf_fft_1024_18_37" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "39 cf_fft_1024_18_38 " "Found entity 39: cf_fft_1024_18_38" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""} { "Info" "ISGN_ENTITY_NAME" "40 cf_fft_1024_18_39 " "Found entity 40: cf_fft_1024_18_39" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367784822895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EISDSP.v 1 1 " "Found 1 design units, including 1 entities, in source file EISDSP.v" { { "Info" "ISGN_ENTITY_NAME" "1 EISDSP " "Found entity 1: EISDSP" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784822901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367784822901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EISDSP " "Elaborating entity \"EISDSP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1367784823162 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 EISDSP.v(13) " "Output port \"HEX0\" at EISDSP.v(13) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823166 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 EISDSP.v(14) " "Output port \"HEX1\" at EISDSP.v(14) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823166 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 EISDSP.v(15) " "Output port \"HEX2\" at EISDSP.v(15) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823166 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 EISDSP.v(16) " "Output port \"HEX3\" at EISDSP.v(16) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823166 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG EISDSP.v(18) " "Output port \"LEDG\" at EISDSP.v(18) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823167 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR EISDSP.v(19) " "Output port \"LEDR\" at EISDSP.v(19) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823167 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR EISDSP.v(25) " "Output port \"DRAM_ADDR\" at EISDSP.v(25) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823167 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR EISDSP.v(38) " "Output port \"FL_ADDR\" at EISDSP.v(38) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823167 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR EISDSP.v(45) " "Output port \"SRAM_ADDR\" at EISDSP.v(45) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823167 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R EISDSP.v(70) " "Output port \"VGA_R\" at EISDSP.v(70) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823168 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G EISDSP.v(71) " "Output port \"VGA_G\" at EISDSP.v(71) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823168 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B EISDSP.v(72) " "Output port \"VGA_B\" at EISDSP.v(72) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823168 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD EISDSP.v(21) " "Output port \"UART_TXD\" at EISDSP.v(21) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823168 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM EISDSP.v(26) " "Output port \"DRAM_LDQM\" at EISDSP.v(26) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823169 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM EISDSP.v(27) " "Output port \"DRAM_UDQM\" at EISDSP.v(27) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823169 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N EISDSP.v(28) " "Output port \"DRAM_WE_N\" at EISDSP.v(28) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823169 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N EISDSP.v(29) " "Output port \"DRAM_CAS_N\" at EISDSP.v(29) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823169 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N EISDSP.v(30) " "Output port \"DRAM_RAS_N\" at EISDSP.v(30) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823169 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N EISDSP.v(31) " "Output port \"DRAM_CS_N\" at EISDSP.v(31) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823169 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 EISDSP.v(32) " "Output port \"DRAM_BA_0\" at EISDSP.v(32) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823170 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 EISDSP.v(33) " "Output port \"DRAM_BA_1\" at EISDSP.v(33) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823170 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK EISDSP.v(34) " "Output port \"DRAM_CLK\" at EISDSP.v(34) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823170 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE EISDSP.v(35) " "Output port \"DRAM_CKE\" at EISDSP.v(35) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823170 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N EISDSP.v(39) " "Output port \"FL_WE_N\" at EISDSP.v(39) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823170 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N EISDSP.v(40) " "Output port \"FL_RST_N\" at EISDSP.v(40) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823171 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N EISDSP.v(41) " "Output port \"FL_OE_N\" at EISDSP.v(41) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823171 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N EISDSP.v(42) " "Output port \"FL_CE_N\" at EISDSP.v(42) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823171 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N EISDSP.v(46) " "Output port \"SRAM_UB_N\" at EISDSP.v(46) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823171 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N EISDSP.v(47) " "Output port \"SRAM_LB_N\" at EISDSP.v(47) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823171 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N EISDSP.v(48) " "Output port \"SRAM_WE_N\" at EISDSP.v(48) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823171 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N EISDSP.v(49) " "Output port \"SRAM_CE_N\" at EISDSP.v(49) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823172 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N EISDSP.v(50) " "Output port \"SRAM_OE_N\" at EISDSP.v(50) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823172 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK EISDSP.v(58) " "Output port \"I2C_SCLK\" at EISDSP.v(58) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823172 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO EISDSP.v(66) " "Output port \"TDO\" at EISDSP.v(66) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823172 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS EISDSP.v(68) " "Output port \"VGA_HS\" at EISDSP.v(68) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823172 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS EISDSP.v(69) " "Output port \"VGA_VS\" at EISDSP.v(69) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823173 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_ADCLRCK EISDSP.v(74) " "Output port \"AUD_ADCLRCK\" at EISDSP.v(74) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823173 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACLRCK EISDSP.v(76) " "Output port \"AUD_DACLRCK\" at EISDSP.v(76) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823173 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT EISDSP.v(77) " "Output port \"AUD_DACDAT\" at EISDSP.v(77) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823173 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK EISDSP.v(79) " "Output port \"AUD_XCK\" at EISDSP.v(79) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784823173 "|EISDSP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18 cf_fft_1024_18:fft0 " "Elaborating entity \"cf_fft_1024_18\" for hierarchy \"cf_fft_1024_18:fft0\"" {  } { { "EISDSP.v" "fft0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_1 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1 " "Elaborating entity \"cf_fft_1024_18_1\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s1" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_23 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1 " "Elaborating entity \"cf_fft_1024_18_23\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s1" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_39 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_39:s25 " "Elaborating entity \"cf_fft_1024_18_39\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_39:s25\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s25" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_33 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26 " "Elaborating entity \"cf_fft_1024_18_33\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s26" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_37 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_37:s6 " "Elaborating entity \"cf_fft_1024_18_37\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_37:s6\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s6" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_38 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_37:s6\|cf_fft_1024_18_38:s10 " "Elaborating entity \"cf_fft_1024_18_38\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_37:s6\|cf_fft_1024_18_38:s10\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s10" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_36 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_36:s7 " "Elaborating entity \"cf_fft_1024_18_36\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_36:s7\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s7" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_34 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_34:s8 " "Elaborating entity \"cf_fft_1024_18_34\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_34:s8\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s8" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_35 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_34:s8\|cf_fft_1024_18_35:s8 " "Elaborating entity \"cf_fft_1024_18_35\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_34:s8\|cf_fft_1024_18_35:s8\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s8" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_29 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27 " "Elaborating entity \"cf_fft_1024_18_29\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s27" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_30 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\|cf_fft_1024_18_30:s12 " "Elaborating entity \"cf_fft_1024_18_30\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\|cf_fft_1024_18_30:s12\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s12" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_32 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\|cf_fft_1024_18_30:s12\|cf_fft_1024_18_32:s7 " "Elaborating entity \"cf_fft_1024_18_32\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\|cf_fft_1024_18_30:s12\|cf_fft_1024_18_32:s7\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s7" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_31 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\|cf_fft_1024_18_30:s12\|cf_fft_1024_18_31:s8 " "Elaborating entity \"cf_fft_1024_18_31\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\|cf_fft_1024_18_30:s12\|cf_fft_1024_18_31:s8\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s8" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_28 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_28:s28 " "Elaborating entity \"cf_fft_1024_18_28\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_28:s28\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s28" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_24 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29 " "Elaborating entity \"cf_fft_1024_18_24\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s29" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_25 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\|cf_fft_1024_18_25:s11 " "Elaborating entity \"cf_fft_1024_18_25\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\|cf_fft_1024_18_25:s11\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s11" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_26 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\|cf_fft_1024_18_25:s11\|cf_fft_1024_18_26:s15 " "Elaborating entity \"cf_fft_1024_18_26\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\|cf_fft_1024_18_25:s11\|cf_fft_1024_18_26:s15\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s15" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_27 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\|cf_fft_1024_18_25:s11\|cf_fft_1024_18_26:s15\|cf_fft_1024_18_27:s10 " "Elaborating entity \"cf_fft_1024_18_27\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\|cf_fft_1024_18_25:s11\|cf_fft_1024_18_26:s15\|cf_fft_1024_18_27:s10\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s10" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_6 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2 " "Elaborating entity \"cf_fft_1024_18_6\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s2" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_21 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_21:s1 " "Elaborating entity \"cf_fft_1024_18_21\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_21:s1\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s1" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_22 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_21:s1\|cf_fft_1024_18_22:s25 " "Elaborating entity \"cf_fft_1024_18_22\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_21:s1\|cf_fft_1024_18_22:s25\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s25" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 5930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_19 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_19:s2 " "Elaborating entity \"cf_fft_1024_18_19\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_19:s2\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s2" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_20 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_19:s2\|cf_fft_1024_18_20:s25 " "Elaborating entity \"cf_fft_1024_18_20\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_19:s2\|cf_fft_1024_18_20:s25\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s25" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 5050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_17 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_17:s3 " "Elaborating entity \"cf_fft_1024_18_17\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_17:s3\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s3" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_18 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_17:s3\|cf_fft_1024_18_18:s25 " "Elaborating entity \"cf_fft_1024_18_18\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_17:s3\|cf_fft_1024_18_18:s25\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s25" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 4299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_15 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_15:s4 " "Elaborating entity \"cf_fft_1024_18_15\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_15:s4\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s4" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_16 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_15:s4\|cf_fft_1024_18_16:s26 " "Elaborating entity \"cf_fft_1024_18_16\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_15:s4\|cf_fft_1024_18_16:s26\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s26" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 3614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_13 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_13:s5 " "Elaborating entity \"cf_fft_1024_18_13\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_13:s5\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s5" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_14 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_13:s5\|cf_fft_1024_18_14:s26 " "Elaborating entity \"cf_fft_1024_18_14\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_13:s5\|cf_fft_1024_18_14:s26\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s26" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_11 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_11:s6 " "Elaborating entity \"cf_fft_1024_18_11\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_11:s6\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s6" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_12 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_11:s6\|cf_fft_1024_18_12:s26 " "Elaborating entity \"cf_fft_1024_18_12\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_11:s6\|cf_fft_1024_18_12:s26\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s26" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 2325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_9 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_9:s7 " "Elaborating entity \"cf_fft_1024_18_9\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_9:s7\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s7" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_10 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_9:s7\|cf_fft_1024_18_10:s26 " "Elaborating entity \"cf_fft_1024_18_10\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_9:s7\|cf_fft_1024_18_10:s26\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s26" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_7 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_7:s8 " "Elaborating entity \"cf_fft_1024_18_7\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_7:s8\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s8" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_8 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_7:s8\|cf_fft_1024_18_8:s25 " "Elaborating entity \"cf_fft_1024_18_8\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_7:s8\|cf_fft_1024_18_8:s25\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s25" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_5 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_5:s3 " "Elaborating entity \"cf_fft_1024_18_5\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_5:s3\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s3" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_2 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_2:s4 " "Elaborating entity \"cf_fft_1024_18_2\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_2:s4\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s4" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_4 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_2:s4\|cf_fft_1024_18_4:s14 " "Elaborating entity \"cf_fft_1024_18_4\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_2:s4\|cf_fft_1024_18_4:s14\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s14" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_3 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_2:s4\|cf_fft_1024_18_3:s15 " "Elaborating entity \"cf_fft_1024_18_3\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_2:s4\|cf_fft_1024_18_3:s15\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s15" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784823794 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1367784826048 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 57 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 60 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 78 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367784826091 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1367784826091 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_ADCLRCK GND " "Pin \"AUD_ADCLRCK\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|AUD_ADCLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRCK GND " "Pin \"AUD_DACLRCK\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|AUD_DACLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367784826213 "|EISDSP|AUD_XCK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1367784826213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1367784826649 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1367784826649 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|CLOCK_24[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367784826703 "|EISDSP|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1367784826703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1367784826707 ""} { "Info" "ICUT_CUT_TM_OPINS" "138 " "Implemented 138 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1367784826707 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "115 " "Implemented 115 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1367784826707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1367784826707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 324 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 324 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367784826757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  5 16:13:46 2013 " "Processing ended: Sun May  5 16:13:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367784826757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367784826757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367784826757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367784826757 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367784830517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367784830519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 16:13:50 2013 " "Processing started: Sun May  5 16:13:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367784830519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367784830519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EIS-DSP -c EIS-DSP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EIS-DSP -c EIS-DSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367784830520 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367784830790 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EIS-DSP EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"EIS-DSP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1367784830804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367784830847 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367784830847 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1367784831160 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1367784831178 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367784831604 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367784831604 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367784831604 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1367784831604 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 557 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367784831613 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 558 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367784831613 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 559 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367784831613 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1367784831613 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 279 " "No exact pin location assignment(s) for 1 pins of 279 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_CE_N " "Pin FL_CE_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_CE_N } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 42 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 525 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367784831702 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1367784831702 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EIS-DSP.sdc " "Synopsys Design Constraints File file not found: 'EIS-DSP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1367784831816 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1367784831817 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1367784831818 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1367784831819 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1367784831821 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1367784831825 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1367784831827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1367784831827 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1367784831829 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1367784831830 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1367784831831 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1367784831831 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1367784831832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1367784831832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1367784831833 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1367784831833 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1367784831884 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1367784831884 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1367784831884 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 40 1 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367784831887 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367784831887 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 28 15 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367784831887 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 38 2 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367784831887 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 36 3 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367784831887 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 31 5 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367784831887 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 35 5 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 35 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367784831887 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 41 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367784831887 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1367784831887 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1367784831887 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367784831991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367784831991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367784831991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367784831991 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1367784831991 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367784831993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1367784833171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367784833206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1367784833208 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1367784833382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367784833382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1367784833777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1367784834330 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1367784834330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367784834408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1367784834411 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1367784834411 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1367784834411 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1367784834424 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "253 " "Found 253 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367784834461 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1367784834461 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1367784834582 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1367784834593 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1367784834726 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367784835057 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1367784835158 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "115 " "Following 115 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 332 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 333 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 334 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 335 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 336 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 337 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 338 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 339 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 340 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 341 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 342 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 343 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 344 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 345 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 346 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 347 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 360 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 361 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 362 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 363 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 364 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 365 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 366 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 367 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 390 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 391 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 392 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 393 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 394 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 395 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 396 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 397 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 398 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 399 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 400 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 401 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 402 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 403 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 404 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 405 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 57 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 531 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { PS2_DAT } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 60 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 533 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 78 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 545 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 436 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 437 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 438 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 439 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 440 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 441 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 442 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 443 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 444 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 445 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 446 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 447 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 448 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 449 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 450 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 451 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 452 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 453 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 454 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 455 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 456 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 457 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 458 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 459 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 460 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 461 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 462 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 463 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 464 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 465 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 466 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 467 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 468 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 469 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 470 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[35] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 471 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 472 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 473 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 474 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 475 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 476 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 477 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 478 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 479 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[8] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 480 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[9] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 481 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[10] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 482 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[11] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 483 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[12] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 484 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[13] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 485 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[14] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 486 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[15] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 487 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[16] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 488 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[17] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 489 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[18] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 490 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[19] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 491 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[20] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 492 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[21] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 493 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[22] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 494 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[23] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 495 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[24] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 496 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[25] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 497 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[26] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 498 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[27] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 499 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[28] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 500 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[29] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 501 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[30] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 502 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[31] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 503 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[32] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 504 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[33] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 505 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[34] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 506 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[35] } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/xooxies/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/" { { 0 { 0 ""} 0 507 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367784835174 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1367784835174 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1367784835191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/output_files/EIS-DSP.fit.smsg " "Generated suppressed messages file /home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/output_files/EIS-DSP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1367784835372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367784835512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  5 16:13:55 2013 " "Processing ended: Sun May  5 16:13:55 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367784835512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367784835512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367784835512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367784835512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367784842356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367784842358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 16:14:02 2013 " "Processing started: Sun May  5 16:14:02 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367784842358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367784842358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EIS-DSP -c EIS-DSP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EIS-DSP -c EIS-DSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367784842359 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1367784845428 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1367784845468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367784845985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  5 16:14:05 2013 " "Processing ended: Sun May  5 16:14:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367784845985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367784845985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367784845985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367784845985 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1367784846115 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367784847729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367784847730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 16:14:07 2013 " "Processing started: Sun May  5 16:14:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367784847730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367784847730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EIS-DSP -c EIS-DSP " "Command: quartus_sta EIS-DSP -c EIS-DSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367784847731 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1367784847862 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367784848057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367784848102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367784848102 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EIS-DSP.sdc " "Synopsys Design Constraints File file not found: 'EIS-DSP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1367784848198 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1367784848199 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1367784848200 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1367784848200 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1367784848203 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1367784848219 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1367784848220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367784848221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367784848223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367784848224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367784848225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367784848226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367784848227 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1367784848231 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1367784848233 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1367784848242 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1367784848242 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1367784848242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367784848245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367784848246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367784848247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367784848248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367784848249 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1367784848251 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1 1367784848260 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1 1367784848260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367784848287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  5 16:14:08 2013 " "Processing ended: Sun May  5 16:14:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367784848287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367784848287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367784848287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367784848287 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 342 s " "Quartus II Full Compilation was successful. 0 errors, 342 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367784848425 ""}
