var classAxiSpiMaster_1_1rtl =
[
    [ "comb", "classAxiSpiMaster_1_1rtl.html#a2b31003cebfbfa311b0a61be6cae71e6", null ],
    [ "seq", "classAxiSpiMaster_1_1rtl.html#a5e4948776eaa6ed7ab637ef213d19dd8", null ],
    [ "PACKET_SIZE_C", "classAxiSpiMaster_1_1rtl.html#a1697d55ad35cc7bece3ba0be8883b6bf", null ],
    [ "CHIP_BITS_C", "classAxiSpiMaster_1_1rtl.html#acd39f8a9ebb506409b0f103f3097acce", null ],
    [ "rdData", "classAxiSpiMaster_1_1rtl.html#a2493988345414a7e63e877bd737eeaca", null ],
    [ "rdEn", "classAxiSpiMaster_1_1rtl.html#af2a007840a20d9c607b7d298856a87ce", null ],
    [ "StateType", "classAxiSpiMaster_1_1rtl.html#abab78257df29f2e7c01db9d273976bc5", null ],
    [ "memData", "classAxiSpiMaster_1_1rtl.html#af0ad7ccae9a78c635c0ea331403aa7b4", null ],
    [ "RegType", "classAxiSpiMaster_1_1rtl.html#a35f0a6888bd1c2e56754f97c77a534b9", null ],
    [ "state~6002", "classAxiSpiMaster_1_1rtl.html#a3e6775a7131f3032dbaf7cfeaf41c9f3", null ],
    [ "axiReadSlave~6003", "classAxiSpiMaster_1_1rtl.html#a41a5690d7e43a61835681b600f010b24", null ],
    [ "axiWriteSlave~6004", "classAxiSpiMaster_1_1rtl.html#a8a549b7c7e140ae84018614527c569e8", null ],
    [ "wrData~6005", "classAxiSpiMaster_1_1rtl.html#aaf2458813821fd75d275bcb77e23c8b7", null ],
    [ "chipSel~6006", "classAxiSpiMaster_1_1rtl.html#a83d3aeb79ee3159a4a299f03f9424985", null ],
    [ "wrEn~6007", "classAxiSpiMaster_1_1rtl.html#aa28998860921c2ed4dcaf678dad14487", null ],
    [ "REG_INIT_C", "classAxiSpiMaster_1_1rtl.html#ababf72b028de24994d6dfb423b437376", null ],
    [ "r", "classAxiSpiMaster_1_1rtl.html#addf0f5f54dfb1a7c90f1fb636e0f74e2", null ],
    [ "rin", "classAxiSpiMaster_1_1rtl.html#ade4de2a008a5f96235206eb18081481c", null ],
    [ "csb", "classAxiSpiMaster_1_1rtl.html#ab7e1567496777afa35b794c3772adfed", null ],
    [ "u_dualportram_1", "classAxiSpiMaster_1_1rtl.html#ad23c7810a8fb0fc672fdc7b7875ff233", null ],
    [ "spimaster_1", "classAxiSpiMaster_1_1rtl.html#a1029f80e85fdc2f8a7b41a7097579f61", null ]
];