TimeQuest Timing Analyzer report for avanzar
Sun Dec 01 19:20:09 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'clk'
 32. Slow 1200mV 0C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk'
 46. Fast 1200mV 0C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'clk'
 48. Fast 1200mV 0C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; avanzar                                                           ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; clk                                                    ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { clk }                                                    ;
; inst1|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 1000.000  ; 1.0 MHz   ; 0.000 ; 500.000   ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst1|altpll_component|auto_generated|pll1|inclk[0]      ; { inst1|altpll_component|auto_generated|pll1|clk[0] }      ;
; inst1|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; 25000.000 ; 0.04 MHz  ; 0.000 ; 18750.000 ; 75.00      ; 1250      ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst1|altpll_component|auto_generated|pll1|inclk[0]      ; { inst1|altpll_component|auto_generated|pll1|clk[1] }      ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000  ; 1.0 MHz   ; 0.000 ; 500.000   ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst|inst2|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                           ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 201.05 MHz ; 201.05 MHz      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 209.82 MHz ; 209.82 MHz      ; clk                                                    ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 15.234  ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 995.026 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clk                                                    ; 0.358 ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 9.684   ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.753 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 15.234 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 4.699      ;
; 15.409 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.829      ;
; 15.454 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.784      ;
; 15.457 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.781      ;
; 15.704 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.534      ;
; 15.749 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.489      ;
; 15.752 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.486      ;
; 15.753 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.485      ;
; 15.763 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.475      ;
; 15.801 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.437      ;
; 15.913 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 4.020      ;
; 16.017 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.221      ;
; 16.062 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.176      ;
; 16.065 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.173      ;
; 16.093 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.145      ;
; 16.094 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.144      ;
; 16.097 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 5.141      ;
; 16.302 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.936      ;
; 16.305 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.933      ;
; 16.316 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.922      ;
; 16.329 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.909      ;
; 16.362 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.876      ;
; 16.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.874      ;
; 16.395 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.843      ;
; 16.396 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.842      ;
; 16.397 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.841      ;
; 16.398 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.840      ;
; 16.399 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.839      ;
; 16.401 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.837      ;
; 16.430 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.808      ;
; 16.430 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.808      ;
; 16.434 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.804      ;
; 16.452 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.786      ;
; 16.453 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.785      ;
; 16.456 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.782      ;
; 16.652 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.586      ;
; 16.658 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.580      ;
; 16.665 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.573      ;
; 16.674 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.564      ;
; 16.685 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 4.547      ;
; 16.706 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.532      ;
; 16.722 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.516      ;
; 16.732 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.506      ;
; 16.732 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.506      ;
; 16.736 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.502      ;
; 16.736 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.502      ;
; 16.737 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.501      ;
; 16.739 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.499      ;
; 16.740 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.498      ;
; 16.740 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.498      ;
; 16.743 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.495      ;
; 16.979 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 4.253      ;
; 16.992 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 4.240      ;
; 17.003 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 4.229      ;
; 17.007 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.231      ;
; 17.007 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.231      ;
; 17.011 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.323      ; 4.227      ;
; 17.267 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.965      ;
; 17.279 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.953      ;
; 17.285 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.947      ;
; 17.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.920      ;
; 17.345 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.887      ;
; 17.456 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.776      ;
; 17.460 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.772      ;
; 17.470 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.762      ;
; 17.474 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.758      ;
; 17.544 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.688      ;
; 17.558 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.674      ;
; 17.596 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.636      ;
; 17.618 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.614      ;
; 17.690 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.542      ;
; 17.693 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.539      ;
; 17.697 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.535      ;
; 17.750 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.317      ; 3.482      ;
; 18.932 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 1.001      ;
; 19.015 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 0.918      ;
; 19.274 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 0.659      ;
; 19.296 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 0.637      ;
; 19.296 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 0.637      ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 995.026 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.902      ;
; 995.026 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.902      ;
; 995.026 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.902      ;
; 995.026 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.902      ;
; 995.026 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.902      ;
; 995.026 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.902      ;
; 995.026 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.902      ;
; 995.089 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.839      ;
; 995.089 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.839      ;
; 995.089 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.839      ;
; 995.089 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.839      ;
; 995.089 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.839      ;
; 995.089 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.839      ;
; 995.089 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.839      ;
; 995.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.790      ;
; 995.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.790      ;
; 995.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.790      ;
; 995.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.790      ;
; 995.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.790      ;
; 995.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.790      ;
; 995.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.790      ;
; 995.235 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.693      ;
; 995.235 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.693      ;
; 995.235 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.693      ;
; 995.235 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.693      ;
; 995.235 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.693      ;
; 995.235 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.693      ;
; 995.235 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.693      ;
; 995.260 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.668      ;
; 995.260 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.668      ;
; 995.260 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.668      ;
; 995.260 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.668      ;
; 995.260 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.668      ;
; 995.260 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.668      ;
; 995.260 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.668      ;
; 995.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.667      ;
; 995.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.667      ;
; 995.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.667      ;
; 995.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.667      ;
; 995.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.667      ;
; 995.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.667      ;
; 995.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.667      ;
; 995.274 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.653      ;
; 995.274 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.653      ;
; 995.274 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.653      ;
; 995.274 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.653      ;
; 995.274 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.653      ;
; 995.274 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.653      ;
; 995.274 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.653      ;
; 995.274 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.653      ;
; 995.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.628      ;
; 995.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.628      ;
; 995.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.628      ;
; 995.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.628      ;
; 995.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.628      ;
; 995.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.628      ;
; 995.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.628      ;
; 995.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.628      ;
; 995.311 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.619      ;
; 995.311 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.619      ;
; 995.311 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.619      ;
; 995.311 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.619      ;
; 995.311 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.619      ;
; 995.385 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.545      ;
; 995.385 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.545      ;
; 995.385 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.545      ;
; 995.385 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.545      ;
; 995.385 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.545      ;
; 995.386 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.541      ;
; 995.386 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.541      ;
; 995.386 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.541      ;
; 995.386 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.541      ;
; 995.386 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.541      ;
; 995.386 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.541      ;
; 995.386 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.541      ;
; 995.386 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.541      ;
; 995.400 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.528      ;
; 995.400 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.528      ;
; 995.400 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.528      ;
; 995.400 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.528      ;
; 995.400 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.528      ;
; 995.400 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.528      ;
; 995.400 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.528      ;
; 995.404 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.526      ;
; 995.404 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.526      ;
; 995.404 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.526      ;
; 995.404 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.526      ;
; 995.412 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.518      ;
; 995.412 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.518      ;
; 995.412 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.518      ;
; 995.412 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.518      ;
; 995.423 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.507      ;
; 995.423 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.507      ;
; 995.423 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.507      ;
; 995.423 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.507      ;
; 995.423 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.507      ;
; 995.483 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.444      ;
; 995.483 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.444      ;
; 995.483 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.444      ;
; 995.483 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.444      ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 0.358 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 0.580      ;
; 0.576 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 0.795      ;
; 0.614 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 0.833      ;
; 1.237 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.286      ;
; 1.238 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.287      ;
; 1.275 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.324      ;
; 1.286 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.335      ;
; 1.291 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.340      ;
; 1.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.350      ;
; 1.347 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 3.401      ;
; 1.349 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.398      ;
; 1.350 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.399      ;
; 1.351 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.400      ;
; 1.388 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.437      ;
; 1.390 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.439      ;
; 1.391 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.440      ;
; 1.428 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.477      ;
; 1.469 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.518      ;
; 1.511 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.560      ;
; 1.516 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.565      ;
; 1.517 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.566      ;
; 1.526 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.575      ;
; 1.527 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.576      ;
; 1.535 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 3.589      ;
; 1.547 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.596      ;
; 1.585 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.634      ;
; 1.604 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 3.658      ;
; 1.615 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 3.669      ;
; 1.821 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 3.875      ;
; 1.822 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 3.876      ;
; 1.905 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 3.959      ;
; 1.912 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 3.967      ;
; 1.914 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 3.968      ;
; 1.918 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 3.972      ;
; 1.920 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 3.974      ;
; 1.964 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.019      ;
; 2.150 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.204      ;
; 2.160 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.214      ;
; 2.170 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.224      ;
; 2.186 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.241      ;
; 2.221 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.276      ;
; 2.222 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.276      ;
; 2.228 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.282      ;
; 2.229 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.284      ;
; 2.229 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.283      ;
; 2.239 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.293      ;
; 2.267 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.322      ;
; 2.297 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.352      ;
; 2.310 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.365      ;
; 2.446 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.500      ;
; 2.447 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.501      ;
; 2.456 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.510      ;
; 2.457 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.511      ;
; 2.509 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.564      ;
; 2.516 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.570      ;
; 2.522 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.576      ;
; 2.528 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.583      ;
; 2.543 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.597      ;
; 2.547 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.602      ;
; 2.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.607      ;
; 2.573 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.628      ;
; 2.611 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.666      ;
; 2.775 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.829      ;
; 2.785 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.827      ; 4.839      ;
; 2.802 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.857      ;
; 2.814 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.869      ;
; 2.829 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.884      ;
; 2.837 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 4.892      ;
; 3.056 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 5.111      ;
; 3.088 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 5.143      ;
; 3.103 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 5.158      ;
; 3.123 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 5.178      ;
; 3.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 5.193      ;
; 3.330 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 5.385      ;
; 3.365 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.828      ; 5.420      ;
; 3.506 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 3.725      ;
; 4.148 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 4.367      ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.374 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.378 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.386 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.393 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.405 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.624      ;
; 0.425 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.644      ;
; 0.427 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.646      ;
; 0.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.699      ;
; 0.482 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.700      ;
; 0.516 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.521 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.740      ;
; 0.522 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.741      ;
; 0.522 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.741      ;
; 0.525 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.528 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.747      ;
; 0.528 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.747      ;
; 0.529 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.748      ;
; 0.530 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.749      ;
; 0.530 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.749      ;
; 0.530 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.749      ;
; 0.533 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.752      ;
; 0.535 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.535 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.536 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.536 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.536 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.756      ;
; 0.549 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.552 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.563 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.566 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.784      ;
; 0.568 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.571 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.573 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.575 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.576 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.794      ;
; 0.578 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.796      ;
; 0.581 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.586 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.805      ;
; 0.591 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.809      ;
; 0.593 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.811      ;
; 0.593 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.811      ;
; 0.607 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.611 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.830      ;
; 0.623 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.842      ;
; 0.624 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.843      ;
; 0.627 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.846      ;
; 0.701 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.920      ;
; 0.704 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.923      ;
; 0.707 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.923      ;
; 0.708 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.926      ;
; 0.727 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.949      ;
; 0.751 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.970      ;
; 0.754 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.973      ;
; 0.755 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.974      ;
; 0.758 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.976      ;
; 0.761 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.979      ;
; 0.767 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.986      ;
; 0.783 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.999      ;
; 0.786 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.005      ;
; 0.794 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.013      ;
; 0.795 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.014      ;
; 0.796 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.012      ;
; 0.797 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.015      ;
; 0.798 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.016      ;
; 0.808 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.024      ;
; 0.812 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.030      ;
; 0.822 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.041      ;
; 0.833 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.833 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; 1.897 ; 1.980 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; 5.092 ; 5.483 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; -1.027 ; -1.097 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; -2.947 ; -3.393 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 7.634 ; 7.654 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 8.229 ; 8.304 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 1.266 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 1.254 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 3.977 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.691 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.689 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 4.019 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 2.651 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 2.649 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 5.612 ; 5.586 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 4.876 ; 4.877 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 4.636 ; 4.630 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 7.294 ; 7.154 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 7.736 ; 7.681 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.874 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.862 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 3.528 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.242 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.240 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 3.571 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 2.203 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 2.201 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 4.980 ; 4.929 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 4.330 ; 4.330 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 4.100 ; 4.095 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                            ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 224.87 MHz ; 224.87 MHz      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 233.05 MHz ; 233.05 MHz      ; clk                                                    ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 15.709  ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 995.553 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clk                                                    ; 0.312 ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 9.702   ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.745 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 15.709 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 4.231      ;
; 15.768 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 5.302      ;
; 15.800 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 5.270      ;
; 15.815 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 5.255      ;
; 16.030 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 5.040      ;
; 16.062 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 5.008      ;
; 16.076 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.994      ;
; 16.077 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.993      ;
; 16.108 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.962      ;
; 16.123 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.947      ;
; 16.289 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 3.651      ;
; 16.309 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.761      ;
; 16.341 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.729      ;
; 16.356 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.714      ;
; 16.373 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.697      ;
; 16.377 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.693      ;
; 16.378 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.692      ;
; 16.573 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.497      ;
; 16.605 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.465      ;
; 16.617 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.453      ;
; 16.620 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.450      ;
; 16.641 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.429      ;
; 16.643 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.427      ;
; 16.645 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.425      ;
; 16.646 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.424      ;
; 16.647 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.423      ;
; 16.648 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.422      ;
; 16.649 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.421      ;
; 16.664 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.406      ;
; 16.685 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.385      ;
; 16.689 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.381      ;
; 16.690 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.380      ;
; 16.690 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.380      ;
; 16.694 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.376      ;
; 16.695 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.375      ;
; 16.878 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.192      ;
; 16.892 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.178      ;
; 16.910 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.160      ;
; 16.924 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.146      ;
; 16.925 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.145      ;
; 16.939 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.131      ;
; 16.945 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.125      ;
; 16.947 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.123      ;
; 16.949 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.121      ;
; 16.950 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.120      ;
; 16.951 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.119      ;
; 16.952 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.118      ;
; 16.958 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.112      ;
; 16.962 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.108      ;
; 16.963 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 4.107      ;
; 16.988 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 4.076      ;
; 17.239 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 3.831      ;
; 17.242 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 3.828      ;
; 17.247 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.155      ; 3.823      ;
; 17.249 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.815      ;
; 17.315 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.749      ;
; 17.317 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.747      ;
; 17.525 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.539      ;
; 17.546 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.518      ;
; 17.557 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.507      ;
; 17.561 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.503      ;
; 17.572 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.492      ;
; 17.618 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.446      ;
; 17.623 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.441      ;
; 17.631 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.433      ;
; 17.636 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.428      ;
; 17.754 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.310      ;
; 17.762 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.302      ;
; 17.776 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.288      ;
; 17.799 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.265      ;
; 17.832 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.232      ;
; 17.837 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.227      ;
; 17.891 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.173      ;
; 17.911 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.153      ;
; 19.053 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 0.887      ;
; 19.125 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 0.815      ;
; 19.357 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 0.583      ;
; 19.378 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 0.562      ;
; 19.378 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 0.562      ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 995.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.382      ;
; 995.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.382      ;
; 995.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.382      ;
; 995.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.382      ;
; 995.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.382      ;
; 995.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.382      ;
; 995.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.382      ;
; 995.573 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.362      ;
; 995.573 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.362      ;
; 995.573 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.362      ;
; 995.573 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.362      ;
; 995.573 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.362      ;
; 995.573 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.362      ;
; 995.573 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.362      ;
; 995.649 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.286      ;
; 995.649 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.286      ;
; 995.649 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.286      ;
; 995.649 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.286      ;
; 995.649 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.286      ;
; 995.649 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.286      ;
; 995.649 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.286      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.209      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.209      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.209      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.209      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.209      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.209      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.209      ;
; 995.731 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.204      ;
; 995.731 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.204      ;
; 995.731 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.204      ;
; 995.731 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.204      ;
; 995.731 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.204      ;
; 995.731 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.204      ;
; 995.731 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.204      ;
; 995.738 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.197      ;
; 995.738 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.197      ;
; 995.738 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.197      ;
; 995.738 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.197      ;
; 995.738 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.197      ;
; 995.738 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.197      ;
; 995.738 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.197      ;
; 995.764 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.170      ;
; 995.764 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.170      ;
; 995.764 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.170      ;
; 995.764 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.170      ;
; 995.764 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.170      ;
; 995.764 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.170      ;
; 995.764 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.170      ;
; 995.764 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.170      ;
; 995.773 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.161      ;
; 995.773 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.161      ;
; 995.773 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.161      ;
; 995.773 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.161      ;
; 995.773 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.161      ;
; 995.773 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.161      ;
; 995.773 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.161      ;
; 995.773 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.161      ;
; 995.811 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.127      ;
; 995.811 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.127      ;
; 995.811 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.127      ;
; 995.811 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.127      ;
; 995.811 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.127      ;
; 995.843 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.095      ;
; 995.843 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.095      ;
; 995.843 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.095      ;
; 995.843 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.095      ;
; 995.843 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.095      ;
; 995.853 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.082      ;
; 995.853 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.082      ;
; 995.853 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.082      ;
; 995.853 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.082      ;
; 995.853 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.082      ;
; 995.853 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.082      ;
; 995.853 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.082      ;
; 995.861 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.077      ;
; 995.861 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.077      ;
; 995.861 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.077      ;
; 995.861 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.077      ;
; 995.869 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.065      ;
; 995.869 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.065      ;
; 995.869 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.065      ;
; 995.869 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.065      ;
; 995.869 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.065      ;
; 995.869 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.065      ;
; 995.869 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.065      ;
; 995.869 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.065      ;
; 995.892 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.046      ;
; 995.892 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.046      ;
; 995.892 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.046      ;
; 995.892 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.046      ;
; 995.907 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.031      ;
; 995.907 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.031      ;
; 995.907 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.031      ;
; 995.907 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.031      ;
; 995.907 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.031      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.017      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.017      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.017      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.017      ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 0.312 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.519 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 0.718      ;
; 0.548 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 0.747      ;
; 1.152 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 2.960      ;
; 1.176 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 2.984      ;
; 1.188 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 2.996      ;
; 1.222 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.030      ;
; 1.227 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.035      ;
; 1.240 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.048      ;
; 1.244 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.058      ;
; 1.263 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.072      ;
; 1.274 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.083      ;
; 1.282 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.091      ;
; 1.288 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.097      ;
; 1.306 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.115      ;
; 1.310 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.119      ;
; 1.318 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.127      ;
; 1.416 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.225      ;
; 1.417 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.226      ;
; 1.422 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.231      ;
; 1.435 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.244      ;
; 1.436 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.245      ;
; 1.439 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.248      ;
; 1.449 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.258      ;
; 1.468 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.282      ;
; 1.475 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.284      ;
; 1.518 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.332      ;
; 1.527 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.341      ;
; 1.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.540      ;
; 1.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.540      ;
; 1.781 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.595      ;
; 1.797 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 3.612      ;
; 1.819 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.633      ;
; 1.825 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.639      ;
; 1.829 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.643      ;
; 1.850 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 3.665      ;
; 1.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 3.780      ;
; 2.001 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 3.816      ;
; 2.006 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.820      ;
; 2.018 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 3.833      ;
; 2.019 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.833      ;
; 2.023 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.837      ;
; 2.054 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 3.869      ;
; 2.065 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.879      ;
; 2.074 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.888      ;
; 2.078 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.892      ;
; 2.087 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 3.901      ;
; 2.130 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 3.945      ;
; 2.156 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 3.971      ;
; 2.264 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 4.078      ;
; 2.264 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 4.078      ;
; 2.277 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 4.091      ;
; 2.277 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 4.091      ;
; 2.306 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.121      ;
; 2.324 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.139      ;
; 2.339 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 4.153      ;
; 2.342 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.157      ;
; 2.349 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.164      ;
; 2.352 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 4.166      ;
; 2.357 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 4.171      ;
; 2.360 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.175      ;
; 2.370 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 4.184      ;
; 2.517 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.332      ;
; 2.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.368      ;
; 2.561 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 4.375      ;
; 2.574 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.600      ; 4.388      ;
; 2.602 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.417      ;
; 2.622 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.437      ;
; 2.770 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.585      ;
; 2.790 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.605      ;
; 2.806 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.621      ;
; 2.821 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.636      ;
; 2.826 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.641      ;
; 2.989 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.804      ;
; 3.025 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.601      ; 4.840      ;
; 3.111 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 3.310      ;
; 3.739 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 3.938      ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.337 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.535      ;
; 0.340 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.344 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.356 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.363 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.561      ;
; 0.376 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.575      ;
; 0.378 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.577      ;
; 0.434 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.632      ;
; 0.435 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.633      ;
; 0.457 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.655      ;
; 0.461 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.660      ;
; 0.462 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.660      ;
; 0.465 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.663      ;
; 0.465 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.467 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.469 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.667      ;
; 0.482 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.681      ;
; 0.483 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.682      ;
; 0.483 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.682      ;
; 0.483 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.682      ;
; 0.484 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.683      ;
; 0.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.687      ;
; 0.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.687      ;
; 0.489 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.688      ;
; 0.492 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.497 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.499 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.504 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.506 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.704      ;
; 0.507 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.705      ;
; 0.507 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.706      ;
; 0.508 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.707      ;
; 0.512 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.516 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.521 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.719      ;
; 0.521 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.719      ;
; 0.524 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.722      ;
; 0.526 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.724      ;
; 0.529 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.727      ;
; 0.529 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.531 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.729      ;
; 0.533 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.731      ;
; 0.534 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.732      ;
; 0.537 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.735      ;
; 0.549 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.748      ;
; 0.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.752      ;
; 0.554 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.752      ;
; 0.556 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.755      ;
; 0.640 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.839      ;
; 0.643 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.842      ;
; 0.644 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.840      ;
; 0.649 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.848      ;
; 0.673 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.871      ;
; 0.674 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.876      ;
; 0.676 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.874      ;
; 0.676 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.874      ;
; 0.690 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.888      ;
; 0.691 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.891      ;
; 0.693 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.891      ;
; 0.713 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.912      ;
; 0.713 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.913      ;
; 0.714 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.913      ;
; 0.717 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.915      ;
; 0.717 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.915      ;
; 0.727 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.923      ;
; 0.732 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.928      ;
; 0.735 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.934      ;
; 0.746 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.942      ;
; 0.747 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.747 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.748 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.946      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; 1.692 ; 1.789 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; 4.491 ; 4.771 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; -0.907 ; -0.995 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; -2.547 ; -2.889 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 6.809 ; 6.883 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 7.385 ; 7.490 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 1.173 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 1.177 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 3.576 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.433 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.431 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 3.562 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 2.396 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 2.394 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 5.025 ; 5.081 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 4.417 ; 4.404 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 4.176 ; 4.186 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 6.496 ; 6.432 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 6.929 ; 6.928 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.814 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.817 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 3.166 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.023 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.021 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 3.153 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 1.987 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 1.985 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 4.461 ; 4.470 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 3.920 ; 3.907 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 3.689 ; 3.698 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 17.248  ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 997.190 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clk                                                    ; 0.186 ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 9.445   ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.783 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 17.248 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 2.702      ;
; 17.396 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 3.280      ;
; 17.407 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 3.269      ;
; 17.427 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 3.249      ;
; 17.531 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 3.145      ;
; 17.534 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 3.142      ;
; 17.542 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 3.134      ;
; 17.545 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 3.131      ;
; 17.562 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 3.114      ;
; 17.565 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 3.111      ;
; 17.605 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 2.345      ;
; 17.649 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 3.026      ;
; 17.654 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 3.021      ;
; 17.656 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 3.019      ;
; 17.692 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.984      ;
; 17.703 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.973      ;
; 17.723 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.953      ;
; 17.788 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.887      ;
; 17.793 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.882      ;
; 17.794 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.881      ;
; 17.795 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.880      ;
; 17.799 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.876      ;
; 17.801 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.874      ;
; 17.808 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.867      ;
; 17.813 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.862      ;
; 17.815 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.860      ;
; 17.815 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.860      ;
; 17.820 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.855      ;
; 17.822 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.854      ;
; 17.822 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.853      ;
; 17.827 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.849      ;
; 17.833 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.843      ;
; 17.838 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.838      ;
; 17.853 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.823      ;
; 17.858 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.818      ;
; 17.945 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.730      ;
; 17.950 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.725      ;
; 17.952 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.723      ;
; 17.958 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.717      ;
; 17.960 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.715      ;
; 17.963 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.712      ;
; 17.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.710      ;
; 17.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.710      ;
; 17.967 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.708      ;
; 18.003 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.667      ;
; 18.004 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.672      ;
; 18.015 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.661      ;
; 18.023 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.653      ;
; 18.034 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.642      ;
; 18.035 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.641      ;
; 18.054 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.769      ; 2.622      ;
; 18.089 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.586      ;
; 18.094 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.581      ;
; 18.096 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.768      ; 2.579      ;
; 18.163 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.506      ;
; 18.186 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.484      ;
; 18.192 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.478      ;
; 18.339 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.330      ;
; 18.348 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.322      ;
; 18.357 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.313      ;
; 18.359 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.311      ;
; 18.379 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.291      ;
; 18.414 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.256      ;
; 18.416 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.254      ;
; 18.421 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.249      ;
; 18.423 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.247      ;
; 18.539 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.131      ;
; 18.542 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.127      ;
; 18.546 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.124      ;
; 18.549 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.120      ;
; 18.570 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.100      ;
; 18.577 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.093      ;
; 18.616 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.053      ;
; 18.647 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.022      ;
; 19.400 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 0.550      ;
; 19.446 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 0.504      ;
; 19.591 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 0.359      ;
; 19.600 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 0.350      ;
; 19.600 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 0.350      ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 997.190 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.755      ;
; 997.190 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.755      ;
; 997.190 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.755      ;
; 997.190 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.755      ;
; 997.190 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.755      ;
; 997.190 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.755      ;
; 997.190 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.755      ;
; 997.248 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.697      ;
; 997.248 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.697      ;
; 997.248 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.697      ;
; 997.248 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.697      ;
; 997.248 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.697      ;
; 997.248 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.697      ;
; 997.248 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.697      ;
; 997.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.684      ;
; 997.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.684      ;
; 997.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.684      ;
; 997.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.684      ;
; 997.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.684      ;
; 997.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.684      ;
; 997.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.684      ;
; 997.310 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.635      ;
; 997.310 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.635      ;
; 997.310 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.635      ;
; 997.310 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.635      ;
; 997.310 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.635      ;
; 997.310 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.635      ;
; 997.310 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.635      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.626      ;
; 997.330 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.614      ;
; 997.330 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.614      ;
; 997.330 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.614      ;
; 997.330 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.614      ;
; 997.330 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.614      ;
; 997.330 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.614      ;
; 997.330 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.614      ;
; 997.330 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.614      ;
; 997.373 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.575      ;
; 997.373 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.575      ;
; 997.373 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.575      ;
; 997.373 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.575      ;
; 997.373 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.575      ;
; 997.388 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.556      ;
; 997.388 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.556      ;
; 997.388 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.556      ;
; 997.388 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.556      ;
; 997.388 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.556      ;
; 997.388 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.556      ;
; 997.388 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.556      ;
; 997.388 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.556      ;
; 997.399 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.546      ;
; 997.399 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.546      ;
; 997.399 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.546      ;
; 997.399 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.546      ;
; 997.399 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.546      ;
; 997.399 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.546      ;
; 997.399 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.546      ;
; 997.401 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.543      ;
; 997.401 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.543      ;
; 997.401 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.543      ;
; 997.401 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.543      ;
; 997.401 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.543      ;
; 997.401 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.543      ;
; 997.401 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.543      ;
; 997.401 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.543      ;
; 997.425 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.523      ;
; 997.425 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.523      ;
; 997.425 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.523      ;
; 997.425 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.523      ;
; 997.431 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.517      ;
; 997.431 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.517      ;
; 997.431 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.517      ;
; 997.431 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.517      ;
; 997.431 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.517      ;
; 997.444 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.504      ;
; 997.444 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.504      ;
; 997.444 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.504      ;
; 997.444 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.504      ;
; 997.444 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 2.504      ;
; 997.450 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.494      ;
; 997.450 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.494      ;
; 997.450 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.494      ;
; 997.450 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.494      ;
; 997.450 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.494      ;
; 997.450 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.494      ;
; 997.450 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.494      ;
; 997.450 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.494      ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.309 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.330 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 0.451      ;
; 0.626 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.067      ; 1.847      ;
; 0.627 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.067      ; 1.848      ;
; 0.646 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.067      ; 1.867      ;
; 0.669 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 1.891      ;
; 0.674 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.067      ; 1.895      ;
; 0.679 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.067      ; 1.900      ;
; 0.679 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 1.906      ;
; 0.681 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.067      ; 1.902      ;
; 0.690 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 1.912      ;
; 0.699 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 1.921      ;
; 0.700 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 1.922      ;
; 0.711 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 1.933      ;
; 0.712 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 1.934      ;
; 0.719 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 1.941      ;
; 0.731 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 1.953      ;
; 0.741 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 1.963      ;
; 0.761 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 1.983      ;
; 0.779 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.006      ;
; 0.798 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.020      ;
; 0.803 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.025      ;
; 0.805 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.027      ;
; 0.812 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.034      ;
; 0.814 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.036      ;
; 0.818 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.045      ;
; 0.820 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.047      ;
; 0.935 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.162      ;
; 0.935 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.162      ;
; 0.970 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.197      ;
; 0.975 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.203      ;
; 0.976 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.203      ;
; 0.981 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.208      ;
; 0.983 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.210      ;
; 0.995 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.223      ;
; 1.109 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.336      ;
; 1.135 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.363      ;
; 1.142 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.369      ;
; 1.144 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.371      ;
; 1.151 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.378      ;
; 1.153 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.380      ;
; 1.155 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.383      ;
; 1.158 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.386      ;
; 1.175 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.403      ;
; 1.176 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.403      ;
; 1.178 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.406      ;
; 1.178 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.405      ;
; 1.181 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.409      ;
; 1.300 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.527      ;
; 1.302 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.529      ;
; 1.304 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.531      ;
; 1.304 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.532      ;
; 1.306 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.533      ;
; 1.314 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.541      ;
; 1.316 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.544      ;
; 1.316 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.543      ;
; 1.336 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.564      ;
; 1.348 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.575      ;
; 1.350 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.578      ;
; 1.350 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.577      ;
; 1.370 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.598      ;
; 1.455 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.683      ;
; 1.463 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.691      ;
; 1.483 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.711      ;
; 1.499 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.726      ;
; 1.501 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.073      ; 2.728      ;
; 1.503 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.731      ;
; 1.591 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.819      ;
; 1.639 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.867      ;
; 1.659 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.887      ;
; 1.676 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.904      ;
; 1.696 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 2.924      ;
; 1.820 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 3.048      ;
; 1.840 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.074      ; 3.068      ;
; 1.918 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 2.039      ;
; 2.290 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 2.411      ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.202 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.205 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.213 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.226 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.346      ;
; 0.227 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.347      ;
; 0.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.272 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.277 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.296 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.305 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.307 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.329 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.329 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.338 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.459      ;
; 0.341 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.461      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.479      ;
; 0.361 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.481      ;
; 0.373 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.377 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.500      ;
; 0.396 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.517      ;
; 0.402 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.521      ;
; 0.405 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.524      ;
; 0.412 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.532      ;
; 0.414 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.534      ;
; 0.414 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.535      ;
; 0.414 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.534      ;
; 0.414 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.534      ;
; 0.415 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.535      ;
; 0.415 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.535      ;
; 0.416 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.536      ;
; 0.416 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.533      ;
; 0.421 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.539      ;
; 0.428 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.545      ;
; 0.433 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.554      ;
; 0.433 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.553      ;
; 0.435 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.558      ;
; 0.448 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; 1.177 ; 1.423 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; 2.860 ; 3.529 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; -0.655 ; -0.914 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; -1.672 ; -2.288 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 4.560 ; 4.470 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 4.958 ; 4.834 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.737 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.742 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 2.509 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 1.577 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 1.575 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 2.594 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 1.606 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 1.603 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 3.356 ; 3.214 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 2.834 ; 2.934 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 2.778 ; 2.702 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 4.360 ; 4.173 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 4.671 ; 4.465 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.499 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.503 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 2.237 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 1.304 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 1.302 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 2.321 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 1.333 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 1.330 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 2.963 ; 2.828 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 2.507 ; 2.602 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 2.453 ; 2.379 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; 15.234  ; 0.186 ; N/A      ; N/A     ; 9.445               ;
;  clk                                                    ; 15.234  ; 0.186 ; N/A      ; N/A     ; 9.445               ;
;  inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 995.026 ; 0.187 ; N/A      ; N/A     ; 499.745             ;
; Design-wide TNS                                         ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                    ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; 1.897 ; 1.980 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; 5.092 ; 5.483 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; -0.655 ; -0.914 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; -1.672 ; -2.288 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 7.634 ; 7.654 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 8.229 ; 8.304 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 1.266 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 1.254 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 3.977 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.691 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.689 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 4.019 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 2.651 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 2.649 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 5.612 ; 5.586 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 4.876 ; 4.877 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 4.636 ; 4.630 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 4.360 ; 4.173 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 4.671 ; 4.465 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.499 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.503 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 2.237 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 1.304 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 1.302 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 2.321 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 1.333 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 1.330 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 2.963 ; 2.828 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 2.507 ; 2.602 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 2.453 ; 2.379 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_DIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; velD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; velI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk1M         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk40K        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MI1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MI0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MD1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MD0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; velD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; velI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk1M         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk40K        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; velD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; velI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk1M         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk40K        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; velD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; velI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk1M         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk40K        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 7        ; 0        ; 0        ; 0        ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk                                                    ; 96       ; 0        ; 0        ; 0        ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 980      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 7        ; 0        ; 0        ; 0        ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk                                                    ; 96       ; 0        ; 0        ; 0        ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 980      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 41    ; 41   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 01 19:20:03 2024
Info: Command: quartus_sta avanzar -c avanzar
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'avanzar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1250 -duty_cycle 75.00 -name {inst1|altpll_component|auto_generated|pll1|clk[1]} {inst1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst|inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {inst|inst2|altpll_component|auto_generated|pll1|clk[0]} {inst|inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 15.234
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.234         0.000 clk 
    Info (332119):   995.026         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 clk 
    Info (332119):     0.358         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.684
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.684         0.000 clk 
    Info (332119):   499.753         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.709
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.709         0.000 clk 
    Info (332119):   995.553         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 clk 
    Info (332119):     0.312         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.702
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.702         0.000 clk 
    Info (332119):   499.745         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.248
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.248         0.000 clk 
    Info (332119):   997.190         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 clk 
    Info (332119):     0.187         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.445         0.000 clk 
    Info (332119):   499.783         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4612 megabytes
    Info: Processing ended: Sun Dec 01 19:20:09 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


