{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "embedded_networks_on_chip_on_field-programmable_gate_arrays."}, {"score": 0.004143196873246147, "phrase": "embedded_network_on_chip_to_implement"}, {"score": 0.003306559295382181, "phrase": "current_bus-based"}, {"score": 0.0021049977753042253, "phrase": "always_more_energy-efficient_compared_to_custom_buses"}], "paper_keywords": [""], "paper_abstract": "THE AUTHORS PROPOSE AUGMENTING THE FPGA ARCHITECTURE WITH AN EMBEDDED NETWORK ON CHIP TO IMPLEMENT THE SYSTEM-LEVEL COMMUNICATION INFRASTRUCTURE AND MITIGATE THE HARDWARE DESIGN CHALLENGES FACED BY CURRENT BUS-BASED INTERCONNECTS. WITH A FLEXIBLE INTERFACE BETWEEN THE NOC AND THE FPGA FABRIC, AN EMBEDDED NOC MAINTAINS CONFIGURABILITY AND SIMPLIFIES THE DISTRIBUTION OF I/O DATA THROUGHOUT THE CHIP, AND IS ALWAYS MORE ENERGY-EFFICIENT COMPARED TO CUSTOM BUSES CONFIGURED INTO THE FABRIC.", "paper_title": "THE CASE FOR EMBEDDED NETWORKS ON CHIP ON FIELD-PROGRAMMABLE GATE ARRAYS", "paper_id": "WOS:000337894100010"}