SpyGlass run started at 10:23:12 PM on Aug 23 2025 

SpyGlass Predictive Analyzer(R) - Version SpyGlass_vW-2024.09-SP2
Synopsys TestMAX(TM)
SpyGlass Fault Analysis
Last compiled on Mar  3 2025

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Policy: spyglass (Version: SpyGlass_vW-2024.09-SP2) from path: /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
Loading Shared library libformalRules-Linux4.spyso from /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/policies/auto-verify/libformalRules-Linux4.spyso 
Version of Policy 'auto-verify': SpyGlass_vW-2024.09-SP2
Loading Shared library libVeStarc-Linux4.spyso from /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/policies/starc/libVeStarc-Linux4.spyso 
Loading Shared library libVeLint-Linux4.spyso from /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/lib/libVeLint-Linux4.spyso 
Loading Shared library libCoreRules-Linux4.spyso from /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/lib/libCoreRules-Linux4.spyso 
Loading Shared library libVeMoreLint-Linux4.spyso from /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/policies/morelint/libVeMoreLint-Linux4.spyso 
Loading Shared library libVhMoreLint-Linux4.spyso from /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/policies/morelint/libVhMoreLint-Linux4.spyso 
##build_id : W-2024.09-SP2
##system   : Linux vlsilab.es.ncku.edu.tw 3.10.0-1160.el7.x86_64 #1 SMP Mon Oct 19 16:18:59 UTC 2020 x86_64
##cwd      : /home/patata0717/ic_contest/IC_contest/ASIC_flow/B_ICC2024_preliminary_grad_cell-based/ver5/hdl
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -nl \
             -lib accellera_vlog /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_verilog \
             -lib accellera /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_vhdl \
             -lib WORK ./spyglass-1/WORK \
             -lib accellera_vlog /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_verilog \
             -lib accellera /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_vhdl \
             -dbdir './spyglass-1/.SG_SaveRestoreDB' \
             -sgdc '/usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc' \
             -sgdc '/usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc' \
             -wdir './spyglass-1/lint/lint_functional_rtl' \
             -mixed \
             -batch \
             -rules='Av_Info_Case_Analysis,Av_width_mismatch_assign,Av_width_mismatch_case,Av_width_mismatch_port,Av_width_mismatch_function,Av_signed_unsigned_mismatch,Av_width_mismatch_expr,Av_case_default_missing,Av_width_mismatch_expr03,Av_width_mismatch_expr02,Av_dontcare_mismatch,Av_case_default_redundant' \
             -policy='auto-verify' \
             --goal_info 'lint/lint_functional_rtl@' \
             -templatedir '/usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff' \
             -projectwdir './spyglass-1' \
             --template_info 'lint/lint_functional_rtl' \
             -enable_save_restore \
             -enable_save_restore_builtin 'true' \
             -nocheckoverflow=yes \
             -64bit  \
             Cubic_engine.v

##verbosity level   : 2
##exact cmdline arg : -batch -project spyglass-1.prj -goal lint/lint_functional_rtl -64bit
##spyglass_run.csh begins :
;	cd /home/patata0717/ic_contest/IC_contest/ASIC_flow/B_ICC2024_preliminary_grad_cell-based/ver5/hdl
;	setenv SPYGLASS_LD_PRELOAD /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/lib/libreplacemalloc.so
;	setenv SPYGLASS_DW_PATH /usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/dw_support
;	/usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/bin/spyglass  -batch -project spyglass-1.prj -goal lint/lint_functional_rtl -64bit
##spyglass_run.csh ends
##files    : Cubic_engine.v 

 Reading sgdc file "/usr/cad/synopsys/spyglass/2024.09-sp2/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc" ...
Performing unification checks on SGDC... done

INFO [76]    Using './spyglass-1/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule PrecompileLibCheck01 (Rule 1 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 2 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 3 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 4 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 5 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 6 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 7 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock05 (Rule 8 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 9 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 10 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 11 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 12 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 13 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 14 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 15 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 16 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 17 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 18 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 19 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 20 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 21 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 22 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 23 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 24 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 25 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 26 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 27 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 28 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 29 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 30 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 31 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 32 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 33 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 34 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 35 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 36 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 37 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 38 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 39 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 40 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 41 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 42 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 43 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 44 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 45 of total 207) .... done (Time = 0.00s, Memory = 128.0K)
Checking Rule SGDC_abstract_port15 (Rule 46 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 47 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 48 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 49 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 50 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_license01 (Rule 51 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_setup_checks01 (Rule 52 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_sanity01 (Rule 53 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 54 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 55 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis started: 1 sec, 0.85 sec, 407068 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis started: 1 sec, 0.85 sec, 407068 KB, 1765360 KB
 Analyzing source file "Cubic_engine.v" ....
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis finished: 1 sec, 0.85 sec, 473124 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis finished: 0 sec, 0.00 sec, 66056 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration started: 1 sec, 0.85 sec, 473124 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration started: 0 sec, 0.00 sec, 0 KB, 0 KB
 Elaborating Top Verilog Design Unit 'Cubic_engine' .....
 done
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration finished: 1 sec, 0.85 sec, 538916 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration finished: 0 sec, 0.00 sec, 65792 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker started: 1 sec, 0.85 sec, 538916 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker started: 0 sec, 0.00 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker finished: 1 sec, 0.85 sec, 538916 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker finished: 0 sec, 0.00 sec, 0 KB, 0 KB
Checking Rule ElabSummary (Rule 56 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ViolationLimitReached (Rule 57 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 58 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
 Reading waiver file "./spyglass-1/lint/lint_functional_rtl/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc" ...
 Generating WAIVER file "./spyglass-1/lint/lint_functional_rtl/spyglass_spysch/waiver/pragma2Waiver.swl" from pragmas in HDL source files ....
Checking Rule DetectTopDesignUnits (Rule 59 of total 207) Detected 1 top level design units: 
     Cubic_engine
 .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_testmode03 (Rule 60 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoletePragmas (Rule 61 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_01 (Rule 62 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_03 (Rule 63 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_08 (Rule 64 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule GenerateConfMap (Rule 65 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_memorywritepin04 (Rule 66 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset02 (Rule 67 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset03 (Rule 68 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup03 (Rule 69 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup02 (Rule 70 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HdlLibDuCheck (Rule 71 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RtlDesignInfo (Rule 72 of total 207)
##SGDEBUG [BENCHMARK_DATA]: Number of RTL Design Units = 1
##SGDEBUG: RTL statistics for Verilog design units:
##SGDEBUG[BENCHMARK_DATA]: RTL Ports = 6 45 4
##SGDEBUG[BENCHMARK_DATA]: RTL Insts = 0
##SGDEBUG[BENCHMARK_DATA]: RTL Nets = 13 197 13
##SGDEBUG[BENCHMARK_DATA]: RTL Terms = 0 0 0

##SGDEBUG: NOTE: Following estimated data is applicable for structural designs only.
##SGDEBUG:     In case of RTL designs, this data may differ significantly from the actual figure.
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Insts = 1
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Nets = 0
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Terms = 45
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Paths = 0
 .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckCelldefine (Rule 73 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 74 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive26 (Rule 75 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive27 (Rule 76 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive29 (Rule 77 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit Cubic_engine
Checking ELABDU Rules for designUnit Cubic_engine
    Checking Rule Av_multitop01 (Rule 78 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 79 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 80 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 81 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 82 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 83 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 84 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 85 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 86 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 87 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 88 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 89 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 90 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 91 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 92 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 93 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 94 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 95 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 96 of total 207) .... done (Time = 0.00s, Memory = 128.0K)
    Checking Rule _width03_prereq (Rule 97 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 98 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 99 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 100 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 101 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 102 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 103 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 104 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 105 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 106 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 107 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Lexical Checker started: 1 sec, 1.17 sec, 539204 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Lexical Checker started: 0 sec, 0.32 sec, 288 KB, 0 KB
Checking Lexical Rules for file Cubic_engine.v
    Checking Rule Av_complexity_req01 (Rule 108 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Lexical Checker finished: 1 sec, 1.17 sec, 539204 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Lexical Checker finished: 0 sec, 0.00 sec, 0 KB, 0 KB
Checking Rule SGDC_waive24 (Rule 109 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive25 (Rule 110 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive31 (Rule 111 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive35 (Rule 112 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis started: 1 sec, 1.17 sec, 539204 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis started: 0 sec, 0.00 sec, 0 KB, 0 KB
 Synthesizing module: Cubic_engine (elaborated name: Cubic_engine) ... (Module 1 of total 1)  done 
     (Memory Used = -134632.0K(incr), 474108.0K(tot), Cpu Time = 0.02s(incr))
 Synthesis completed.
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis completed: 1 sec, 1.19 sec, 474620 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis completed: 0 sec, 0.02 sec, -64584 KB, 0 KB
Checking Rule InferBlackBox (Rule 113 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Modules = 1
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances = 608
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Nets = 1359
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Terminals = 4484
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances per Module (max and avg) = 608, 608
Checking Rule checkCMD_mthresh (Rule 114 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM started: 1 sec, 1.20 sec, 474620 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM started: 0 sec, 0.00 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM completed: 1 sec, 1.20 sec, 524260 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM completed: 0 sec, 0.00 sec, 49640 KB, 0 KB
     (Memory Used = 49640.0K(incr), 524260.0K(tot), Cpu Time = 0.00s(incr))
Checking Rule SGDC_waive37 (Rule 115 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module Cubic_engine (Rule 116 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module Cubic_engine (Rule 117 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module Cubic_engine (Rule 118 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module Cubic_engine (Rule 119 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module Cubic_engine (Rule 120 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_testmode03 (Rule 60 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _abstractPortSGDC (Rule 121 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port03 (Rule 122 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port04 (Rule 123 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port05 (Rule 124 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port07 (Rule 125 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port08 (Rule 126 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port10 (Rule 127 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port11 (Rule 128 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port12 (Rule 129 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port13 (Rule 130 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_complexity_req02 (Rule 131 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportUngroup (Rule 132 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port21 (Rule 133 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq03 (Rule 134 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fsm_setup01 (Rule 135 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_PortRetention (Rule 136 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: VS rule checking finished...: 1 sec, 1.20 sec, 524260 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: VS rule checking finished...: 0 sec, 0.00 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elab View Deletion Finished: 1 sec, 1.20 sec, 458572 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: Elab View Deletion Finished: 0 sec, 0.00 sec, -65688 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: After deleting RTL view: 1 sec, 1.20 sec, 390188 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: After deleting RTL view: 0 sec, 0.00 sec, -68384 KB, 0 KB
Checking Rule SGDC_assume_path05 (Rule 137 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 1 sec, 1.20 sec, 391468 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 0.00 sec, 1280 KB, 0 KB
 Flattening Cubic_engine (.lib instances separately flattened) ....
     (Memory Used = 2344.0K(incr), 393812.0K(tot), Cpu Time = 0.01s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 608
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 1303
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 4139
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 1
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 49
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 1 sec, 1.21 sec, 393812 KB, 1765360 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, 0.01 sec, 2344 KB, 0 KB
Checking Rule SGDC_set_case_analysis_LC (Rule 138 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_IpblockTaggedNet (Rule 139 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_initseq01 (Rule 140 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_init01 (Rule 141 of total 207) .... done (Time = 0.01s, Memory = 1536.0K)
Checking Rule AnalyzeBBox (Rule 142 of total 207) .... done (Time = 0.00s, Memory = 0.0K)

SpyGlass Rule Checking ABORTED.

Generating data for Console...

Generating moresimple report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' to './spyglass-1/lint/lint_functional_rtl/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' to './spyglass-1/lint/lint_functional_rtl/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating ADV-LINT report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' to './spyglass-1/lint/lint_functional_rtl/spyglass_reports/ADV-LINT.rpt' ....

Generating auto_verify report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' to './spyglass-1/lint/lint_functional_rtl/spyglass_reports/auto_verify.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/lint/lint_functional_rtl/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/lint_lint_functional_rtl/'.
Checking Rule ViolationLimitReached (Rule 57 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [PEAK_VMSIZE_END_RULE]: 1765364 KB for entire run at 'Saving NOM completed' stage
##SGDEBUG [PEAK_SWAP_MEMORY_END_RULE]: 0 KB for entire run
##SGDEBUG [VMPEAK_MEMORY]: 1885820 KB for entire run
##SGDEBUG [PEAK_RSS_MEMORY]: 659716 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking aborted: 1 sec, 1.30 sec, 346052 KB, 1765356 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking aborted: 0 sec, 0.09 sec, -47760 KB, -4 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE                DEFAULT VALUE
-------------------------------------------------------------------------------------
	-abstract                                          0                    0
	-allow_clock_on_output_port                        no                   no
	-atime                                             UNDEFINED            UNDEFINED
	-audit                                             no                   no
	-av_flopcount                                      -1                   -1
	-av_seqdepth                                       -1                   -1
	-av_tclfile                                        UNDEFINED            UNDEFINED
	-check_case_type                                   all                  all
	-check_clock_group_violations                      no                   no
	-check_concat_max_width                            no                   no
	-check_counter_assignment                          no                   no
	-check_pad_concat                                  no                   no
	-check_sequential                                  no                   no
	-check_sign_extend                                 no                   no
	-check_static_value                                no                   no
	-check_unsign_overflow                             no                   no
	-chk_sign_unsign_also                              no                   no
	-control_sig_detection_nf                          no                   no
	-datapath_or_control                               no                   no
	-dccompat                                          no                   no
	-debug_proc                                        no                   no
	-disable_rtl_deadcode                              no                   no
	-force_genclk_for_txv                              no                   no
	-fv_parallelfile                                   UNDEFINED            UNDEFINED
	-handle_shift_op                                   no                   no
	-ieffort                                           0                    0
	-ignore_bus_clocks                                 1024                 1024
	-ignore_latches                                    no                   no
	-ignore_padding                                    no                   no
	-ignoreforindex                                    no                   no
	-library_gen_clock_naming                          yes                  yes
	-modulelist                                        UNDEFINED            UNDEFINED
	-netlist_clock_polarity                            yes                  yes
	-nocheckoverflow                                   yes                  no
	-passfail                                          both                 both
	-populate_comboelements_for_minmax_in_fromto       no                   no
	-post_clock_group_population                       no                   no
	-preserve_path                                     no                   no
	-propfile                                          UNDEFINED            UNDEFINED
	-pt                                                yes                  yes
	-report_blackbox_inst                              no                   no
	-reportconstassign                                 no                   no
	-scope                                             chip                 chip
	-show_all_sdc_violations                           no                   no
	-show_sdc_progress                                 no                   no
	-solvemethod                                       1                    1
	-strict                                            no                   no
	-suppress_sdc_violation_in_abstract                no                   no
	-tc_cache_empty_collections                        no                   no
	-tc_disable_caching                                no                   no
	-tc_disable_ignored_command_dump                   yes                  yes
	-tc_enable_sdc_393                                 no                   no
	-tc_ignored_commands                               unspecified          unspecified
	-tc_stop_parsing_ignored_commands                  yes                  yes
	-truncate_through                                  yes                  yes
	-use_carry_bit                                     no                   no
	-use_inferred_clocks                               no                   no
	-use_inferred_resets                               no                   no
	-use_lrm_width                                     no                   no
	-vcdfile                                           UNDEFINED            UNDEFINED
	-vcdfulltrace                                      usernets             usernets
	-vcdtime                                           -1                   -1
	-verbose                                           0                    0
	-write_sdc                                         no                   no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 Av_staticreg02                 auto-verify     No             - FLATDU2_WL     -               
 Av_ovl01                       auto-verify     No             - FLATDU2_WL     -               
 Av_syncfifo01                  auto-verify     No             - FLATDU2_WL     -               
 Av_eventually_stucknet         auto-verify     No             - FLATDU2_WL     -               
 Av_setreset01                  auto-verify     No             - FLATDU2_WL     -               
 Av_staticnet01                 auto-verify     No             - FLATDU2_WL     -               
 Av_dontcare01                  auto-verify     No             - FLATDU2_WL     -               
 Av_negative_shift              auto-verify     No             - FLATDU2_WL     -               
 Av_divide_by_zero              auto-verify     No             - FLATDU2_WL     -               
 Av_range01                     auto-verify     No             - FLATDU2_WL     -               
 Av_fsm01                       auto-verify     No             - FLATDU2_WL     -               
 Av_fsm02                       auto-verify     No             - FLATDU2_WL     -               
 Av_deadcode01                  auto-verify     No             - FLATDU2_WL     -               
 Av_case03                      auto-verify     No             - ELABDU         -               
 Av_case02                      auto-verify     No             - FLATDU2_WL     -               
 Av_case01                      auto-verify     No             - FLATDU2_WL     -               
 Av_bus02                       auto-verify     No             - FLATDU2_WL     -               
 Av_bus01                       auto-verify     No             - FLATDU2_WL     -               
 Av_complexity01                auto-verify     No             - FLATDU2_WL     -               
 Av_fsm_analysis                auto-verify     No             - FLATDU2_WL     -               
 Av_fsminf02                    auto-verify     No             - FLATDU2_WL     -               
 Av_fsminf01                    auto-verify     No             - FLATDU2_WL     -               
 Av_sanity04                    auto-verify     No             - FLATDU2_WL     -               
 Av_rstinf01                    auto-verify     No             - FLATDU2_WL     -               
 Av_clkinf01                    auto-verify     No             - FLATDU2_WL     -               
 Av_sanity03                    auto-verify     No             - FLATDU2_WL     -               
 _avAddSynthNet                 auto-verify     Yes            0 ELABDU         -               
 _advLintReport01               auto-verify     Yes            0 FLATDU2_WL     -               
 Av_report01                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_IpblockTaggedNet            auto-verify     Yes            0 FLATDU2_PRD_WL   -               
 Av_PortRetention               auto-verify     Yes            0 VSTOPDU        -               
 Av_Info_Case_Analysis          auto-verify     Yes            0 FLATDU2_WL     -               
 _formallint_preReq   (Verilog) auto-verify     Yes            0 ELABDU         -               
 _case_default_missing_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_case_default_missing        auto-verify     Yes            0 FLATDU2_WL     -               
 _case_default_redundant_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_case_default_redundant      auto-verify     Yes            0 FLATDU2_WL     -               
 _dontcare_mismatch_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_dontcare_mismatch           auto-verify     Yes            0 FLATDU2_WL     -               
 _width_expr03_mismatch_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_expr03       auto-verify     Yes            0 FLATDU2_WL     -               
 _width_expr02_mismatch_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_expr02       auto-verify     Yes            0 FLATDU2_WL     -               
 _width05_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_expr         auto-verify     Yes            0 FLATDU2_WL     -               
 _signunsign01_prereq (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_signed_unsigned_mismatch    auto-verify     Yes            0 FLATDU2_WL     -               
 _width04_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_function     auto-verify     Yes            0 FLATDU2_WL     -               
 _width03_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_port         auto-verify     Yes            0 FLATDU2_WL     -               
 _width02_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_case         auto-verify     Yes            0 FLATDU2_WL     -               
 _width01_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_assign       auto-verify     Yes            0 FLATDU2_WL     -               
 _chk_signed_unsigned_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_staticnetnreq01             auto-verify     Yes            0 VSDU           -               
 Av_dcreq01           (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_dcreq01           (Verilog) auto-verify     Yes            0 ELABDU         -               
 veShiftOperatorPreReq(Verilog) auto-verify     Yes            0 ELABDU         -               
 veOperatorPreReq     (Verilog) auto-verify     Yes            0 ELABDU         -               
 AnalyzeABV           (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_dcreq02                     auto-verify     Yes            0 VSDU           -               
 Av_deadfilter01                auto-verify     Yes            0 VSDU           -               
 Av_deadreq01         (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_deadreq01         (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_complexity_req02            auto-verify     Yes            0 VSDULIST       -               
 Av_complexity_req01  (VHDL   ) auto-verify     Yes            0 LEXICAL        -               
 Av_complexity_req01  (Verilog) auto-verify     Yes            0 LEXICAL        -               
 SGDC_fsm_setup01               auto-verify     Yes            0 VSTOPDU        -               
 _fsm_contr01                   auto-verify     Yes            0 FLATDU2_WL     -               
 Av_casereq03                   auto-verify     Yes            0 VSTOPDU        -               
 Av_casereq02         (Verilog) auto-verify     Yes            0 VSDU           -               
 Av_casereq01         (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_svasetup01                  auto-verify     Yes            0 VSDU           -               
 Av_rstreq01          (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_rstreq01          (Verilog) auto-verify     Yes            0 ELABDU         -               
 _fsm03_prereq                  auto-verify     Yes            0 FLATDU2_WL     -               
 Av_fsmreq02                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_fsmreq01          (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_fsmreq01          (Verilog) auto-verify     Yes            0 ELABDU         -               
 InitState            (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 InitState            (Verilog) auto-verify     Yes            0 ELABDU         -               
 _formal_anlysis_filter_prereq  auto-verify     Yes            0 FLATDU2_WL     -               
 Av_sanity06                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_multitop01        (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_multitop01        (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_sanity02                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_sanity01                    auto-verify     Yes            0 SETUP          -               
 Av_setup_checks01              auto-verify     Yes            0 SETUP          -               
 Av_license01                   auto-verify     Yes            0 SETUP          -               
 Av_initstate01                 auto-verify     Yes            0 FLATDU2_WL     -               
 SGDC_av_meta_design_hier01     auto-verify     Yes            0 FLATDU2_WL     -               
 _vhAvMeta01          (VHDL   ) auto-verify     Yes            0 VSDU           -               
 Av_init01                      auto-verify     Yes            1 FLATDU2_WL     -               
 Av_initseq01                   auto-verify     Yes            0 FLATDU2_WL     -               
 checkCMD_unset_option          SpyGlass        Yes            1 SETUP          -               
 WRN_1024             (Verilog) SpyGlass        Yes           16 SETUP          -               
 ElabSummary                    SpyGlass        Yes            1 SETUP          -               
 DetectTopDesignUnits           SpyGlass        Yes            1 RTLALLDULIST   -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Aborted.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_functional_rtl
   Command-line read  :      0 fatal,      0 error,        1 warning,      0 information message 
   Design Read        :      0 fatal,      0 error,       16 warnings,     2 information messages
      Found 1 top module:
         Cubic_engine   (file: Cubic_engine.v)

** Policy auto-verify :      1 fatal,      0 error,        0 warning,      0 information message 
   -------------------------------------------------------------------------------------
** Total              :      1 fatal,      0 error,       17 warnings,     2 information messages

  Total Number of Generated Messages     :        20 (1 fatal, 0 error, 17 warnings, 2 Infos)
  Number of Reported Messages            :        20 (1 fatal, 0 error, 17 warnings, 2 Infos)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------

Following FATAL message(s) generated in current run -

Rule        Severity   File             Line   Message
-------------------------------------------------------------------------
Av_init01   Fatal      Cubic_engine.v   3      Could not find clocks for all the flops. Please add clock SGDC constraint to the design

FATAL : Rule-checking aborted - usage or run error

---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_functional_rtl
   Top Module         :      Cubic_engine
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/patata0717/ic_contest/IC_contest/ASIC_flow/B_ICC2024_preliminary_grad_cell-based/ver5/hdl/spyglass-1/consolidated_reports/lint_lint_functional_rtl/ 

   SpyGlass LogFile: 
    /home/patata0717/ic_contest/IC_contest/ASIC_flow/B_ICC2024_preliminary_grad_cell-based/ver5/hdl/spyglass-1/lint/lint_functional_rtl/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /home/patata0717/ic_contest/IC_contest/ASIC_flow/B_ICC2024_preliminary_grad_cell-based/ver5/hdl/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:  
     auto_verify.rpt          ADV-LINT.rpt        
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:         1 Fatals,    0 Errors,     17 Warnings,      2 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
SpyGlass Exit Code 7 (Rule-checking terminated due to FATAL errors - usage or run error)
SpyGlass total run-time is 00:00:18 (18 secs)
SpyGlass total goal run-time is 00:00:01 (1 secs)
SpyGlass total cpu-time is 1 secs
SpyGlass run completed at 10:23:30 PM on Aug 23 2025
