#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct 17 20:43:19 2024
# Process ID: 15252
# Current directory: C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1116 C:\Users\jakob\Desktop\P7---Bsc\Code\SAMPLE_CTRL_MASTER\SAMPLE_CTRL_MASTER.xpr
# Log file: C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/vivado.log
# Journal file: C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER\vivado.jou
# Running On        :DESKTOP-S99FO1K
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency     :2496 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :34182 MB
# Swap memory       :5100 MB
# Total Virtual     :39282 MB
# Available Virtual :28988 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {60} \
  CONFIG.CLKIN1_UI_JITTER {60} \
  CONFIG.CLKIN2_JITTER_PS {100.000} \
  CONFIG.CLKIN2_UI_JITTER {100.000} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {445.809} \
  CONFIG.CLKOUT1_PHASE_ERROR {668.310} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {12.000} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {12.000} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {12.000} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {12.000} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {12.000} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {12.000} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.JITTER_OPTIONS {PS} \
  CONFIG.JITTER_SEL {Min_O_Jitter} \
  CONFIG.MMCM_BANDWIDTH {HIGH} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {62.500} \
  CONFIG.MMCM_CLKIN1_PERIOD {83.333} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.500} \
  CONFIG.MMCM_REF_JITTER1 {0.001} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIM_IN_FREQ {12.000} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_PHASE_ALIGNMENT {false} \
  CONFIG.USE_RESET {false} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {496.447} \
  CONFIG.CLKOUT1_PHASE_ERROR {674.235} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {63.750} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {19.125} \
] [get_ips clk_wiz_0]
generate_target all [get_files  c:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_0
set_property -dict [list \
  CONFIG.DATA_Has_TLAST {Not_Required} \
  CONFIG.DDS_Clock_Rate {20} \
  CONFIG.Frequency_Resolution {2222222} \
  CONFIG.Has_Phase_Out {false} \
  CONFIG.Latency {7} \
  CONFIG.M_DATA_Has_TUSER {Not_Required} \
  CONFIG.Mode_of_Operation {Standard} \
  CONFIG.Noise_Shaping {None} \
  CONFIG.OUTPUT_FORM {Twos_Complement} \
  CONFIG.Output_Frequency1 {0} \
  CONFIG.Output_Selection {Sine} \
  CONFIG.Output_Width {16} \
  CONFIG.PINC1 {0} \
  CONFIG.Parameter_Entry {Hardware_Parameters} \
  CONFIG.Phase_Increment {Programmable} \
  CONFIG.Phase_Width {32} \
  CONFIG.S_PHASE_Has_TUSER {Not_Required} \
] [get_ips dds_compiler_0]
generate_target {instantiation_template} [get_files c:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
generate_target all [get_files  c:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_0] }
export_ip_user_files -of_objects [get_files c:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
launch_runs dds_compiler_0_synth_1 -jobs 12
wait_on_run dds_compiler_0_synth_1
wait_on_run dds_compiler_0_synth_1
export_simulation -of_objects [get_files c:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.ip_user_files -ipstatic_source_dir C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.cache/compile_simlib/modelsim} {questa=C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.cache/compile_simlib/questa} {riviera=C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.cache/compile_simlib/riviera} {activehdl=C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
import_files -norecurse C:/Users/jakob/Desktop/P7---Bsc/Code/DAC_MODULE/DAC_MODULE.srcs/sources_1/new/DAC_PRESCALER.vhd
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/jakob/Desktop/P7---Bsc/Code/DAC_MODULE/DAC_MODULE.srcs/sources_1/new/DAC_DATA_Conversion.vhd
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.srcs/sources_1/new/internal_ram.vhd C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.srcs/sources_1/new/sample_control_TOP.vhd C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.srcs/sources_1/new/logic_reset.vhd C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.srcs/sources_1/new/comm_port.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.srcs/sources_1/imports/new/sample_control_TOP.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.srcs/sources_1/imports/new/sample_control_TOP.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/jakob/Desktop/P7---Bsc/Code/SAMPLE_CTRL_MASTER/SAMPLE_CTRL_MASTER.srcs/sources_1/imports/new/sample_control_TOP.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MASTER_FILE [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
