# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab  4.srcs/sources_1/new/pc.vhd" \
"../../../../Lab  4.srcs/sources_1/new/pcadder.vhd" \
"../../../../Lab  4.srcs/sources_1/new/instmem.vhd" \
"../../../../Lab  4.srcs/sources_1/new/sign_ext.vhd" \
"../../../../Lab  4.srcs/sources_1/new/RegDstMux.vhd" \
"../../../../Lab  4.srcs/sources_1/new/RegFile.vhd" \
"../../../../Lab  4.srcs/sources_1/new/control.vhd" \
"../../../../Lab  4.srcs/sources_1/new/ALUSrcMux.vhd" \
"../../../../Lab  4.srcs/sources_1/new/alu_control.vhd" \
"../../../../Lab  4.srcs/sources_1/new/alu.vhd" \
"../../../../Lab  4.srcs/sources_1/new/DataMem.vhd" \
"../../../../Lab  4.srcs/sources_1/new/WriteBackMux.vhd" \
"../../../../Lab  4.srcs/sources_1/new/branch_logic.vhd" \
"../../../../Lab  4.srcs/sources_1/new/shift_left_two.vhd" \
"../../../../Lab  4.srcs/sources_1/new/branch_adder.vhd" \
"../../../../Lab  4.srcs/sources_1/new/BranchMux.vhd" \
"../../../../Lab  4.srcs/sources_1/new/jumpLogic.vhd" \
"../../../../Lab  4.srcs/sources_1/new/jumpOutMux.vhd" \
"../../../../Lab  4.srcs/sources_1/new/jmpSrcMux.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_pc_0_0/sim/design_1_pc_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_pcadder_0_0/sim/design_1_pcadder_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_instmem_0_0/sim/design_1_instmem_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_sign_ext_0_0/sim/design_1_sign_ext_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_RegDstMux_0_0/sim/design_1_RegDstMux_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_RegFile_0_0/sim/design_1_RegFile_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_control_0_0/sim/design_1_control_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_ALUSrcMux_0_0/sim/design_1_ALUSrcMux_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_alu_control_0_0/sim/design_1_alu_control_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_alu_0_0/sim/design_1_alu_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_DataMem_0_0/sim/design_1_DataMem_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_WriteBackMux_0_0/sim/design_1_WriteBackMux_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_branch_logic_0_0/sim/design_1_branch_logic_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_shift_left_two_0_0/sim/design_1_shift_left_two_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_branch_adder_0_0/sim/design_1_branch_adder_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_BranchMux_0_0/sim/design_1_BranchMux_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_shift_left_two_1_0/sim/design_1_shift_left_two_1_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_jumpLogic_0_0/sim/design_1_jumpLogic_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_jumpOutMux_0_0/sim/design_1_jumpOutMux_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/ip/design_1_jmpSrcMux_0_0/sim/design_1_jmpSrcMux_0_0.vhd" \
"../../../../Lab  4.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../Lab  4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../Lab  4.srcs/sim_1/new/Lab4_tb.vhd" \

# Do not sort compile order
nosort
