

================================================================
== Vitis HLS Report for 'operator_add'
================================================================
* Date:           Fri Feb 11 12:36:17 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.886 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       14|  40.000 ns|  0.140 us|    4|   14|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 4 
3 --> 4 
4 --> 16 5 7 
5 --> 6 7 
6 --> 7 
7 --> 15 14 13 8 11 
8 --> 9 
9 --> 10 
10 --> 
11 --> 12 
12 --> 10 
13 --> 10 
14 --> 10 
15 --> 10 
16 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read12" [../src/ban_s3.cpp:22]   --->   Operation 17 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_4 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14" [../src/ban_s3.cpp:22]   --->   Operation 18 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i128 %p_read_4" [../src/ban_s3.cpp:22]   --->   Operation 19 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.99ns)   --->   "%icmp_ln22 = icmp_eq  i32 %trunc_ln22, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 20 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.critedge, void" [../src/ban_s3.cpp:22]   --->   Operation 21 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln22_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [../src/ban_s3.cpp:22]   --->   Operation 22 'partselect' 'trunc_ln22_s' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %trunc_ln22_s" [../src/ban_s3.cpp:22]   --->   Operation 23 'bitcast' 'bitcast_ln22' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %bitcast_ln22, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 24 'fcmp' 'tmp_s' <Predicate = (icmp_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_4, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 25 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln22_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_4, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 26 'partselect' 'trunc_ln22_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.84ns)   --->   "%icmp_ln22_12 = icmp_ne  i8 %tmp, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 27 'icmp' 'icmp_ln22_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.05ns)   --->   "%icmp_ln22_13 = icmp_eq  i23 %trunc_ln22_8, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 28 'icmp' 'icmp_ln22_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%or_ln22 = or i1 %icmp_ln22_13, i1 %icmp_ln22_12" [../src/ban_s3.cpp:22]   --->   Operation 29 'or' 'or_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %bitcast_ln22, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 30 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %or_ln22, i1 %tmp_s" [../src/ban_s3.cpp:22]   --->   Operation 31 'and' 'and_ln22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22, void %.critedge, void" [../src/ban_s3.cpp:22]   --->   Operation 32 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln22_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 33 'partselect' 'trunc_ln22_9' <Predicate = (and_ln22)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln22_5 = bitcast i32 %trunc_ln22_9" [../src/ban_s3.cpp:22]   --->   Operation 34 'bitcast' 'bitcast_ln22_5' <Predicate = (and_ln22)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_oeq  i32 %bitcast_ln22_5, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 35 'fcmp' 'tmp_19' <Predicate = (and_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_4, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 36 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_4, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 37 'partselect' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.84ns)   --->   "%icmp_ln22_14 = icmp_ne  i8 %tmp_18, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 38 'icmp' 'icmp_ln22_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.05ns)   --->   "%icmp_ln22_15 = icmp_eq  i23 %trunc_ln22_1, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 39 'icmp' 'icmp_ln22_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_6)   --->   "%or_ln22_5 = or i1 %icmp_ln22_15, i1 %icmp_ln22_14" [../src/ban_s3.cpp:22]   --->   Operation 40 'or' 'or_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_oeq  i32 %bitcast_ln22_5, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 41 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_6 = and i1 %or_ln22_5, i1 %tmp_19" [../src/ban_s3.cpp:22]   --->   Operation 42 'and' 'and_ln22_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_6, void %.critedge, void %_ZNK3BaneqEf.exit" [../src/ban_s3.cpp:22]   --->   Operation 43 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 44 'partselect' 'trunc_ln22_2' <Predicate = (and_ln22_6)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln22_6 = bitcast i32 %trunc_ln22_2" [../src/ban_s3.cpp:22]   --->   Operation 45 'bitcast' 'bitcast_ln22_6' <Predicate = (and_ln22_6)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.78ns)   --->   "%tmp_21 = fcmp_oeq  i32 %bitcast_ln22_6, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 46 'fcmp' 'tmp_21' <Predicate = (and_ln22_6)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.06>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_4, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 47 'partselect' 'tmp_20' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_4, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 48 'partselect' 'trunc_ln22_3' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.84ns)   --->   "%icmp_ln22_16 = icmp_ne  i8 %tmp_20, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 49 'icmp' 'icmp_ln22_16' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.05ns)   --->   "%icmp_ln22_17 = icmp_eq  i23 %trunc_ln22_3, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 50 'icmp' 'icmp_ln22_17' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_7)   --->   "%or_ln22_6 = or i1 %icmp_ln22_17, i1 %icmp_ln22_16" [../src/ban_s3.cpp:22]   --->   Operation 51 'or' 'or_ln22_6' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/2] (2.78ns)   --->   "%tmp_21 = fcmp_oeq  i32 %bitcast_ln22_6, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 52 'fcmp' 'tmp_21' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_7 = and i1 %or_ln22_6, i1 %tmp_21" [../src/ban_s3.cpp:22]   --->   Operation 53 'and' 'and_ln22_7' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln22_7, void %.critedge, void" [../src/ban_s3.cpp:77]   --->   Operation 54 'br' 'br_ln77' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln22_10 = trunc i128 %p_read" [../src/ban_s3.cpp:22]   --->   Operation 55 'trunc' 'trunc_ln22_10' <Predicate = (!and_ln22_7) | (!and_ln22_6) | (!and_ln22) | (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.99ns)   --->   "%icmp_ln22_5 = icmp_eq  i32 %trunc_ln22_10, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 56 'icmp' 'icmp_ln22_5' <Predicate = (!and_ln22_7) | (!and_ln22_6) | (!and_ln22) | (!icmp_ln22)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_5, void %.critedge13, void" [../src/ban_s3.cpp:22]   --->   Operation 57 'br' 'br_ln22' <Predicate = (!and_ln22_7) | (!and_ln22_6) | (!and_ln22) | (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln22_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:22]   --->   Operation 58 'partselect' 'trunc_ln22_4' <Predicate = (!and_ln22_7 & icmp_ln22_5) | (!and_ln22_6 & icmp_ln22_5) | (!and_ln22 & icmp_ln22_5) | (!icmp_ln22 & icmp_ln22_5)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln22_7 = bitcast i32 %trunc_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 59 'bitcast' 'bitcast_ln22_7' <Predicate = (!and_ln22_7 & icmp_ln22_5) | (!and_ln22_6 & icmp_ln22_5) | (!and_ln22 & icmp_ln22_5) | (!icmp_ln22 & icmp_ln22_5)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_oeq  i32 %bitcast_ln22_7, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 60 'fcmp' 'tmp_23' <Predicate = (!and_ln22_7 & icmp_ln22_5) | (!and_ln22_6 & icmp_ln22_5) | (!and_ln22 & icmp_ln22_5) | (!icmp_ln22 & icmp_ln22_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.06>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 61 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 62 'partselect' 'trunc_ln22_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.84ns)   --->   "%icmp_ln22_18 = icmp_ne  i8 %tmp_22, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 63 'icmp' 'icmp_ln22_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.05ns)   --->   "%icmp_ln22_19 = icmp_eq  i23 %trunc_ln22_5, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 64 'icmp' 'icmp_ln22_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_8)   --->   "%or_ln22_7 = or i1 %icmp_ln22_19, i1 %icmp_ln22_18" [../src/ban_s3.cpp:22]   --->   Operation 65 'or' 'or_ln22_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_oeq  i32 %bitcast_ln22_7, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 66 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_8 = and i1 %or_ln22_7, i1 %tmp_23" [../src/ban_s3.cpp:22]   --->   Operation 67 'and' 'and_ln22_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_8, void %.critedge13, void" [../src/ban_s3.cpp:22]   --->   Operation 68 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 69 'partselect' 'trunc_ln22_6' <Predicate = (and_ln22_8)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln22_8 = bitcast i32 %trunc_ln22_6" [../src/ban_s3.cpp:22]   --->   Operation 70 'bitcast' 'bitcast_ln22_8' <Predicate = (and_ln22_8)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_oeq  i32 %bitcast_ln22_8, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 71 'fcmp' 'tmp_25' <Predicate = (and_ln22_8)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.06>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 72 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 73 'partselect' 'trunc_ln22_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.84ns)   --->   "%icmp_ln22_20 = icmp_ne  i8 %tmp_24, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 74 'icmp' 'icmp_ln22_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.05ns)   --->   "%icmp_ln22_21 = icmp_eq  i23 %trunc_ln22_7, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 75 'icmp' 'icmp_ln22_21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_9)   --->   "%or_ln22_8 = or i1 %icmp_ln22_21, i1 %icmp_ln22_20" [../src/ban_s3.cpp:22]   --->   Operation 76 'or' 'or_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_oeq  i32 %bitcast_ln22_8, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 77 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_9 = and i1 %or_ln22_8, i1 %tmp_25" [../src/ban_s3.cpp:22]   --->   Operation 78 'and' 'and_ln22_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_9, void %.critedge13, void %_ZNK3BaneqEf.exit11" [../src/ban_s3.cpp:22]   --->   Operation 79 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln22_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 80 'partselect' 'trunc_ln22_11' <Predicate = (and_ln22_9)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln22_9 = bitcast i32 %trunc_ln22_11" [../src/ban_s3.cpp:22]   --->   Operation 81 'bitcast' 'bitcast_ln22_9' <Predicate = (and_ln22_9)> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %bitcast_ln22_9, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 82 'fcmp' 'tmp_27' <Predicate = (and_ln22_9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.06>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 83 'partselect' 'tmp_26' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln22_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 84 'partselect' 'trunc_ln22_12' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.84ns)   --->   "%icmp_ln22_22 = icmp_ne  i8 %tmp_26, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 85 'icmp' 'icmp_ln22_22' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.05ns)   --->   "%icmp_ln22_23 = icmp_eq  i23 %trunc_ln22_12, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 86 'icmp' 'icmp_ln22_23' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_10)   --->   "%or_ln22_9 = or i1 %icmp_ln22_23, i1 %icmp_ln22_22" [../src/ban_s3.cpp:22]   --->   Operation 87 'or' 'or_ln22_9' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %bitcast_ln22_9, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 88 'fcmp' 'tmp_27' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_10 = and i1 %or_ln22_9, i1 %tmp_27" [../src/ban_s3.cpp:22]   --->   Operation 89 'and' 'and_ln22_10' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %and_ln22_10, void %.critedge13, void" [../src/ban_s3.cpp:80]   --->   Operation 90 'br' 'br_ln80' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.01ns)   --->   "%diff_p = sub i32 %trunc_ln22, i32 %trunc_ln22_10" [../src/ban_s3.cpp:83]   --->   Operation 91 'sub' 'diff_p' <Predicate = (!and_ln22_10) | (!and_ln22_9) | (!and_ln22_8) | (!icmp_ln22_5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %diff_p" [../src/ban_s3.cpp:83]   --->   Operation 92 'trunc' 'trunc_ln83' <Predicate = (!and_ln22_10) | (!and_ln22_9) | (!and_ln22_8) | (!icmp_ln22_5)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.99ns)   --->   "%icmp_ln86 = icmp_sgt  i32 %diff_p, i32 2" [../src/ban_s3.cpp:86]   --->   Operation 93 'icmp' 'icmp_ln86' <Predicate = (!and_ln22_10) | (!and_ln22_9) | (!and_ln22_8) | (!icmp_ln22_5)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void, void" [../src/ban_s3.cpp:86]   --->   Operation 94 'br' 'br_ln86' <Predicate = (!and_ln22_10) | (!and_ln22_9) | (!and_ln22_8) | (!icmp_ln22_5)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.99ns)   --->   "%icmp_ln89 = icmp_slt  i32 %diff_p, i32 4294967294" [../src/ban_s3.cpp:89]   --->   Operation 95 'icmp' 'icmp_ln89' <Predicate = (!and_ln22_10 & !icmp_ln86) | (!and_ln22_9 & !icmp_ln86) | (!and_ln22_8 & !icmp_ln86) | (!icmp_ln22_5 & !icmp_ln86)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void, void" [../src/ban_s3.cpp:89]   --->   Operation 96 'br' 'br_ln89' <Predicate = (!and_ln22_10 & !icmp_ln86) | (!and_ln22_9 & !icmp_ln86) | (!and_ln22_8 & !icmp_ln86) | (!icmp_ln22_5 & !icmp_ln86)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [../src/ban_s3.cpp:93]   --->   Operation 97 'bitselect' 'tmp_12' <Predicate = (!and_ln22_10 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_9 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_8 & !icmp_ln86 & !icmp_ln89) | (!icmp_ln22_5 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %tmp_12, void, void" [../src/ban_s3.cpp:93]   --->   Operation 98 'br' 'br_ln93' <Predicate = (!and_ln22_10 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_9 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_8 & !icmp_ln86 & !icmp_ln89) | (!icmp_ln22_5 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.54ns)   --->   "%sub_ln94 = sub i2 0, i2 %trunc_ln83" [../src/ban_s3.cpp:94]   --->   Operation 99 'sub' 'sub_ln94' <Predicate = (!and_ln22_10 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_9 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_8 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & tmp_12)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.86>
ST_8 : Operation 100 [2/2] (6.86ns)   --->   "%call_ret4 = call i128 @_sum, i128 %p_read_4, i128 %p_read, i2 %trunc_ln83" [../src/ban_s3.cpp:96]   --->   Operation 100 'call' 'call_ret4' <Predicate = true> <Delay = 6.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 101 [1/2] (6.88ns)   --->   "%call_ret4 = call i128 @_sum, i128 %p_read_4, i128 %p_read, i2 %trunc_ln83" [../src/ban_s3.cpp:96]   --->   Operation 101 'call' 'call_ret4' <Predicate = true> <Delay = 6.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%call_ret = extractvalue i128 %call_ret4" [../src/ban_s3.cpp:96]   --->   Operation 102 'extractvalue' 'call_ret' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%agg_result_1_0_ret1 = extractvalue i128 %call_ret4" [../src/ban_s3.cpp:96]   --->   Operation 103 'extractvalue' 'agg_result_1_0_ret1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%agg_result_1_1_ret1 = extractvalue i128 %call_ret4" [../src/ban_s3.cpp:96]   --->   Operation 104 'extractvalue' 'agg_result_1_1_ret1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%agg_result_1_2_ret1 = extractvalue i128 %call_ret4" [../src/ban_s3.cpp:96]   --->   Operation 105 'extractvalue' 'agg_result_1_2_ret1' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.62>
ST_10 : Operation 106 [1/1] (0.62ns)   --->   "%br_ln96 = br void" [../src/ban_s3.cpp:96]   --->   Operation 106 'br' 'br_ln96' <Predicate = (!and_ln22_7 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_7 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_7 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_7 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_6 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_6 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_6 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_6 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!icmp_ln22 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!icmp_ln22 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!icmp_ln22 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!icmp_ln22 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & !tmp_12)> <Delay = 0.62>
ST_10 : Operation 107 [1/1] (0.62ns)   --->   "%br_ln94 = br void" [../src/ban_s3.cpp:94]   --->   Operation 107 'br' 'br_ln94' <Predicate = (!and_ln22_7 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_7 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_7 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_7 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_6 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_6 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_6 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_6 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!icmp_ln22 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!icmp_ln22 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!icmp_ln22 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!icmp_ln22 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & tmp_12)> <Delay = 0.62>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%agg_result_1_0_0 = phi i32 %bitcast_ln87, void, i32 %bitcast_ln90, void, i32 %agg_result_1_0_ret, void, i32 %agg_result_1_0_ret1, void, i32 %bitcast_ln81, void, i32 %bitcast_ln78, void" [../src/ban_s3.cpp:87]   --->   Operation 108 'phi' 'agg_result_1_0_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %bitcast_ln87_3, void, i32 %bitcast_ln90_1, void, i32 %agg_result_1_1_ret, void, i32 %agg_result_1_1_ret1, void, i32 %bitcast_ln81_3, void, i32 %bitcast_ln78_1, void" [../src/ban_s3.cpp:87]   --->   Operation 109 'phi' 'agg_result_1_1_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%agg_result_1_2_0 = phi i32 %bitcast_ln87_4, void, i32 %bitcast_ln90_2, void, i32 %agg_result_1_2_ret, void, i32 %agg_result_1_2_ret1, void, i32 %bitcast_ln81_4, void, i32 %bitcast_ln78_2, void" [../src/ban_s3.cpp:87]   --->   Operation 110 'phi' 'agg_result_1_2_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 %trunc_ln22, void, i32 %trunc_ln22_10, void, i32 %call_ret5, void, i32 %call_ret, void, i32 %trunc_ln22, void, i32 %trunc_ln78, void" [../src/ban_s3.cpp:22]   --->   Operation 111 'phi' 'agg_result_01_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_0" [../src/ban_s3.cpp:97]   --->   Operation 112 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0" [../src/ban_s3.cpp:97]   --->   Operation 113 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0" [../src/ban_s3.cpp:97]   --->   Operation 114 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0" [../src/ban_s3.cpp:97]   --->   Operation 115 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln97 = ret i128 %mrv_3" [../src/ban_s3.cpp:97]   --->   Operation 116 'ret' 'ret_ln97' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 6.86>
ST_11 : Operation 117 [2/2] (6.86ns)   --->   "%call_ret3 = call i128 @_sum, i128 %p_read, i128 %p_read_4, i2 %sub_ln94" [../src/ban_s3.cpp:94]   --->   Operation 117 'call' 'call_ret3' <Predicate = true> <Delay = 6.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 6.88>
ST_12 : Operation 118 [1/2] (6.88ns)   --->   "%call_ret3 = call i128 @_sum, i128 %p_read, i128 %p_read_4, i2 %sub_ln94" [../src/ban_s3.cpp:94]   --->   Operation 118 'call' 'call_ret3' <Predicate = true> <Delay = 6.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%call_ret5 = extractvalue i128 %call_ret3" [../src/ban_s3.cpp:94]   --->   Operation 119 'extractvalue' 'call_ret5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%agg_result_1_0_ret = extractvalue i128 %call_ret3" [../src/ban_s3.cpp:94]   --->   Operation 120 'extractvalue' 'agg_result_1_0_ret' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%agg_result_1_1_ret = extractvalue i128 %call_ret3" [../src/ban_s3.cpp:94]   --->   Operation 121 'extractvalue' 'agg_result_1_1_ret' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%agg_result_1_2_ret = extractvalue i128 %call_ret3" [../src/ban_s3.cpp:94]   --->   Operation 122 'extractvalue' 'agg_result_1_2_ret' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 0.62>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:90]   --->   Operation 123 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln90 = bitcast i32 %trunc_ln2" [../src/ban_s3.cpp:90]   --->   Operation 124 'bitcast' 'bitcast_ln90' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:90]   --->   Operation 125 'partselect' 'trunc_ln90_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln90_1 = bitcast i32 %trunc_ln90_1" [../src/ban_s3.cpp:90]   --->   Operation 126 'bitcast' 'bitcast_ln90_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln90_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:90]   --->   Operation 127 'partselect' 'trunc_ln90_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln90_2 = bitcast i32 %trunc_ln90_2" [../src/ban_s3.cpp:90]   --->   Operation 128 'bitcast' 'bitcast_ln90_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.62ns)   --->   "%br_ln90 = br void" [../src/ban_s3.cpp:90]   --->   Operation 129 'br' 'br_ln90' <Predicate = true> <Delay = 0.62>

State 14 <SV = 8> <Delay = 0.62>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [../src/ban_s3.cpp:87]   --->   Operation 130 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %trunc_ln1" [../src/ban_s3.cpp:87]   --->   Operation 131 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln87_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [../src/ban_s3.cpp:87]   --->   Operation 132 'partselect' 'trunc_ln87_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln87_3 = bitcast i32 %trunc_ln87_3" [../src/ban_s3.cpp:87]   --->   Operation 133 'bitcast' 'bitcast_ln87_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln87_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [../src/ban_s3.cpp:87]   --->   Operation 134 'partselect' 'trunc_ln87_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln87_4 = bitcast i32 %trunc_ln87_4" [../src/ban_s3.cpp:87]   --->   Operation 135 'bitcast' 'bitcast_ln87_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.62ns)   --->   "%br_ln87 = br void" [../src/ban_s3.cpp:87]   --->   Operation 136 'br' 'br_ln87' <Predicate = true> <Delay = 0.62>

State 15 <SV = 8> <Delay = 0.62>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [../src/ban_s3.cpp:81]   --->   Operation 137 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %trunc_ln" [../src/ban_s3.cpp:81]   --->   Operation 138 'bitcast' 'bitcast_ln81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln81_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [../src/ban_s3.cpp:81]   --->   Operation 139 'partselect' 'trunc_ln81_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln81_3 = bitcast i32 %trunc_ln81_3" [../src/ban_s3.cpp:81]   --->   Operation 140 'bitcast' 'bitcast_ln81_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln81_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [../src/ban_s3.cpp:81]   --->   Operation 141 'partselect' 'trunc_ln81_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln81_4 = bitcast i32 %trunc_ln81_4" [../src/ban_s3.cpp:81]   --->   Operation 142 'bitcast' 'bitcast_ln81_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.62ns)   --->   "%br_ln81 = br void" [../src/ban_s3.cpp:81]   --->   Operation 143 'br' 'br_ln81' <Predicate = true> <Delay = 0.62>

State 16 <SV = 8> <Delay = 0.62>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i128 %p_read" [../src/ban_s3.cpp:78]   --->   Operation 144 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:78]   --->   Operation 145 'partselect' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast i32 %trunc_ln78_1" [../src/ban_s3.cpp:78]   --->   Operation 146 'bitcast' 'bitcast_ln78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:78]   --->   Operation 147 'partselect' 'trunc_ln78_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln78_1 = bitcast i32 %trunc_ln78_2" [../src/ban_s3.cpp:78]   --->   Operation 148 'bitcast' 'bitcast_ln78_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:78]   --->   Operation 149 'partselect' 'trunc_ln78_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln78_2 = bitcast i32 %trunc_ln78_3" [../src/ban_s3.cpp:78]   --->   Operation 150 'bitcast' 'bitcast_ln78_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.62ns)   --->   "%br_ln78 = br void" [../src/ban_s3.cpp:78]   --->   Operation 151 'br' 'br_ln78' <Predicate = true> <Delay = 0.62>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('p_read_4', ../src/ban_s3.cpp:22) on port 'p_read14' (../src/ban_s3.cpp:22) [4]  (0 ns)
	'fcmp' operation ('tmp_s', ../src/ban_s3.cpp:22) [16]  (2.78 ns)

 <State 2>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/ban_s3.cpp:22) [16]  (2.78 ns)
	'and' operation ('and_ln22', ../src/ban_s3.cpp:22) [17]  (0.287 ns)

 <State 3>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_19', ../src/ban_s3.cpp:22) [27]  (2.78 ns)
	'and' operation ('and_ln22_6', ../src/ban_s3.cpp:22) [28]  (0.287 ns)

 <State 4>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', ../src/ban_s3.cpp:22) [38]  (2.78 ns)
	'and' operation ('and_ln22_7', ../src/ban_s3.cpp:22) [39]  (0.287 ns)

 <State 5>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', ../src/ban_s3.cpp:22) [53]  (2.78 ns)
	'and' operation ('and_ln22_8', ../src/ban_s3.cpp:22) [54]  (0.287 ns)

 <State 6>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_25', ../src/ban_s3.cpp:22) [64]  (2.78 ns)
	'and' operation ('and_ln22_9', ../src/ban_s3.cpp:22) [65]  (0.287 ns)

 <State 7>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_27', ../src/ban_s3.cpp:22) [75]  (2.78 ns)
	'and' operation ('and_ln22_10', ../src/ban_s3.cpp:22) [76]  (0.287 ns)

 <State 8>: 6.86ns
The critical path consists of the following:
	'call' operation ('call_ret4', ../src/ban_s3.cpp:96) to '_sum' [90]  (6.86 ns)

 <State 9>: 6.89ns
The critical path consists of the following:
	'call' operation ('call_ret4', ../src/ban_s3.cpp:96) to '_sum' [90]  (6.89 ns)

 <State 10>: 0.623ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('agg_result_1_0_0', ../src/ban_s3.cpp:87) with incoming values : ('agg_result_1_0_ret1', ../src/ban_s3.cpp:96) ('agg_result_1_0_ret', ../src/ban_s3.cpp:94) ('bitcast_ln90', ../src/ban_s3.cpp:90) ('bitcast_ln87', ../src/ban_s3.cpp:87) ('bitcast_ln81', ../src/ban_s3.cpp:81) ('bitcast_ln78', ../src/ban_s3.cpp:78) [138]  (0.623 ns)
	'phi' operation ('agg_result_1_0_0', ../src/ban_s3.cpp:87) with incoming values : ('agg_result_1_0_ret1', ../src/ban_s3.cpp:96) ('agg_result_1_0_ret', ../src/ban_s3.cpp:94) ('bitcast_ln90', ../src/ban_s3.cpp:90) ('bitcast_ln87', ../src/ban_s3.cpp:87) ('bitcast_ln81', ../src/ban_s3.cpp:81) ('bitcast_ln78', ../src/ban_s3.cpp:78) [138]  (0 ns)

 <State 11>: 6.86ns
The critical path consists of the following:
	'call' operation ('call_ret3', ../src/ban_s3.cpp:94) to '_sum' [98]  (6.86 ns)

 <State 12>: 6.89ns
The critical path consists of the following:
	'call' operation ('call_ret3', ../src/ban_s3.cpp:94) to '_sum' [98]  (6.89 ns)

 <State 13>: 0.623ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('agg_result_1_0_0', ../src/ban_s3.cpp:87) with incoming values : ('agg_result_1_0_ret1', ../src/ban_s3.cpp:96) ('agg_result_1_0_ret', ../src/ban_s3.cpp:94) ('bitcast_ln90', ../src/ban_s3.cpp:90) ('bitcast_ln87', ../src/ban_s3.cpp:87) ('bitcast_ln81', ../src/ban_s3.cpp:81) ('bitcast_ln78', ../src/ban_s3.cpp:78) [138]  (0.623 ns)

 <State 14>: 0.623ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('agg_result_1_0_0', ../src/ban_s3.cpp:87) with incoming values : ('agg_result_1_0_ret1', ../src/ban_s3.cpp:96) ('agg_result_1_0_ret', ../src/ban_s3.cpp:94) ('bitcast_ln90', ../src/ban_s3.cpp:90) ('bitcast_ln87', ../src/ban_s3.cpp:87) ('bitcast_ln81', ../src/ban_s3.cpp:81) ('bitcast_ln78', ../src/ban_s3.cpp:78) [138]  (0.623 ns)

 <State 15>: 0.623ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('agg_result_1_0_0', ../src/ban_s3.cpp:87) with incoming values : ('agg_result_1_0_ret1', ../src/ban_s3.cpp:96) ('agg_result_1_0_ret', ../src/ban_s3.cpp:94) ('bitcast_ln90', ../src/ban_s3.cpp:90) ('bitcast_ln87', ../src/ban_s3.cpp:87) ('bitcast_ln81', ../src/ban_s3.cpp:81) ('bitcast_ln78', ../src/ban_s3.cpp:78) [138]  (0.623 ns)

 <State 16>: 0.623ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('agg_result_1_0_0', ../src/ban_s3.cpp:87) with incoming values : ('agg_result_1_0_ret1', ../src/ban_s3.cpp:96) ('agg_result_1_0_ret', ../src/ban_s3.cpp:94) ('bitcast_ln90', ../src/ban_s3.cpp:90) ('bitcast_ln87', ../src/ban_s3.cpp:87) ('bitcast_ln81', ../src/ban_s3.cpp:81) ('bitcast_ln78', ../src/ban_s3.cpp:78) [138]  (0.623 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
