// Seed: 3501976716
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout supply1 id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = -1'b0;
  bit [1 : -1] id_6, id_7;
  always @(negedge id_6) id_7 <= id_6;
endmodule
module module_1 #(
    parameter id_16 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17
);
  inout wire id_17;
  output wire _id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_5,
      id_5
  );
  logic [1 'h0 : -1  -  id_16] id_18 = -1 + id_5;
endmodule
