//Verilog generated by VPR  from post-place-and-route implementation
module fabric_I2CLog (
    input \$auto$clkbufmap.cc:298:execute$6729 ,
    input \$iopadmap$Rst ,
    input \ModByteWr.Clk ,
    input \ModSerial2Byte.ByteRdy ,
    input \ModStSp.mod1.ModStop.SpLatch.Clk ,
    output \ModByteWr.ACK ,
    output \ModByteWr.Ce ,
    output \ModByteWr.Current_addr[0] ,
    output \ModByteWr.Current_addr[1] ,
    output \ModByteWr.Current_addr[2] ,
    output \ModByteWr.Current_addr[3] ,
    output \ModByteWr.Current_addr[4] ,
    output \ModByteWr.Current_addr[5] ,
    output \ModByteWr.Current_addr[6] ,
    output \ModByteWr.Current_addr[7] ,
    output \ModByteWr.Current_addr[8] ,
    output \ModByteWr.Current_addr[9] ,
    output \ModByteWr.Current_addr[10] ,
    output \ModByteWr.Current_addr[11] ,
    output \ModByteWr.Current_addr[12] ,
    output \ModByteWr.Current_addr[13] ,
    output \ModByteWr.Current_addr[14] ,
    output \ModByteWr.Dout[0] ,
    output \ModByteWr.Dout[1] ,
    output \ModByteWr.Dout[2] ,
    output \ModByteWr.Dout[3] ,
    output \ModByteWr.Dout[4] ,
    output \ModByteWr.Dout[5] ,
    output \ModByteWr.Dout[6] ,
    output \ModByteWr.Dout[7] ,
    output \ModByteWr.We ,
    output \$auto$clkbufmap.cc:266:execute$6726 ,
    output \$auto$rs_design_edit.cc:880:execute$6841 ,
    output \$auto$rs_design_edit.cc:880:execute$6842 ,
    output \$auto$rs_design_edit.cc:880:execute$6843 ,
    output \$auto$rs_design_edit.cc:880:execute$6844 ,
    output \$auto$rs_design_edit.cc:880:execute$6845 
);

    //Wires
    wire \$auto$clkbufmap.cc:298:execute$6729_output_0_0 ;
    wire \$iopadmap$Rst_output_0_0 ;
    wire \ModByteWr.Clk_output_0_0 ;
    wire \ModSerial2Byte.ByteRdy_output_0_0 ;
    wire \ModStSp.mod1.ModStop.SpLatch.Clk_output_0_0 ;
    wire \dffre_$auto$clkbufmap.cc:266:execute$6726_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:880:execute$6841_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:880:execute$6842_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:880:execute$6843_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:880:execute$6844_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:880:execute$6845_output_0_0 ;
    wire \dffre_ModByteWr.ACK_output_0_0 ;
    wire \dffre_ModByteWr.Ce_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[0]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[1]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[2]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[3]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[4]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[5]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[6]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[7]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[8]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[9]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[10]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[11]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[12]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[13]_output_0_0 ;
    wire \dffre_ModByteWr.Current_addr[14]_output_0_0 ;
    wire \dffre_ModByteWr.Dout[0]_output_0_0 ;
    wire \dffre_ModByteWr.Dout[1]_output_0_0 ;
    wire \dffre_ModByteWr.Dout[2]_output_0_0 ;
    wire \dffre_ModByteWr.Dout[3]_output_0_0 ;
    wire \dffre_ModByteWr.Dout[4]_output_0_0 ;
    wire \dffre_ModByteWr.Dout[5]_output_0_0 ;
    wire \dffre_ModByteWr.Dout[6]_output_0_0 ;
    wire \dffre_ModByteWr.Dout[7]_output_0_0 ;
    wire \dffre_ModByteWr.We_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$2625$li00_li00_output_0_0 ;
    wire \lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[0]_output_0_0 ;
    wire \lut_$abc$2625$li01_li01_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[1]_output_0_0 ;
    wire \lut_$abc$2625$li02_li02_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[2]_output_0_0 ;
    wire \lut_$abc$2625$li03_li03_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[3]_output_0_0 ;
    wire \lut_$abc$2625$li04_li04_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[4]_output_0_0 ;
    wire \lut_$abc$2625$li05_li05_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[5]_output_0_0 ;
    wire \lut_$abc$2625$li06_li06_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[6]_output_0_0 ;
    wire \lut_$abc$2625$li07_li07_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[7]_output_0_0 ;
    wire \lut_$abc$2625$li08_li08_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[8]_output_0_0 ;
    wire \lut_$abc$2625$li09_li09_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[9]_output_0_0 ;
    wire \lut_$abc$2625$li10_li10_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[10]_output_0_0 ;
    wire \lut_$abc$2625$li11_li11_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[11]_output_0_0 ;
    wire \lut_$abc$2625$li12_li12_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[12]_output_0_0 ;
    wire \lut_$abc$2625$li13_li13_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[13]_output_0_0 ;
    wire \lut_$abc$2625$li14_li14_output_0_0 ;
    wire \dffre_ModByteWr.Next_addr[14]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_output_0_0 ;
    wire \lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_output_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_output_0_0 ;
    wire \dffre_ModSerial2Byte.COUNT[3]_output_0_0 ;
    wire \lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[0]_output_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[1]_output_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[2]_output_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[3]_output_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[4]_output_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[5]_output_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[6]_output_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[7]_output_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[8]_output_0_0 ;
    wire \lut_$abc$2764$li10_li10_output_0_0 ;
    wire \dffre_ModSerial2Byte.COUNT[0]_output_0_0 ;
    wire \lut_$abc$2764$li11_li11_output_0_0 ;
    wire \dffre_ModSerial2Byte.COUNT[1]_output_0_0 ;
    wire \lut_$abc$2764$li12_li12_output_0_0 ;
    wire \dffre_ModSerial2Byte.COUNT[2]_output_0_0 ;
    wire \lut_$abc$2764$li13_li13_output_0_0 ;
    wire \dffre_ModByteWr.next_state[0]_output_0_0 ;
    wire \dffre_ModByteWr.state_reg[0]_output_0_0 ;
    wire \lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 ;
    wire \dffre_ModByteWr.next_state[1]_output_0_0 ;
    wire \dffre_ModByteWr.state_reg[1]_output_0_0 ;
    wire \dffre_ModByteWr.next_state[2]_output_0_0 ;
    wire \dffre_ModByteWr.state_reg[2]_output_0_0 ;
    wire \lut_$abc$2809$li3_li3_output_0_0 ;
    wire \dffre_ModRW.state_reg[0]_output_0_0 ;
    wire \lut_$abc$2809$li4_li4_output_0_0 ;
    wire \dffre_ModStSp.mod1.SpState_reg[0]_output_0_0 ;
    wire \lut_$abc$1775$li5_li5_output_0_0 ;
    wire \dffre_ModStSp.mod1.SpState_reg[1]_output_0_0 ;
    wire \lut_$abc$2809$li6_li6_output_0_0 ;
    wire \dffre_ModStSp.mod2.StState_reg[0]_output_0_0 ;
    wire \lut_$abc$1775$li7_li7_output_0_0 ;
    wire \dffre_ModStSp.mod2.StState_reg[1]_output_0_0 ;
    wire \lut_$abc$2847$li0_li0_output_0_0 ;
    wire \lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 ;
    wire \lut_$abc$2847$li1_li1_output_0_0 ;
    wire \lut_$abc$2847$li2_li2_output_0_0 ;
    wire \lut_$abc$2847$li3_li3_output_0_0 ;
    wire \lut_$abc$2847$li4_li4_output_0_0 ;
    wire \lut_$abc$2847$li5_li5_output_0_0 ;
    wire \lut_$abc$2847$li6_li6_output_0_0 ;
    wire \lut_$abc$2847$li7_li7_output_0_0 ;
    wire \lut_$abc$2876$li0_li0_output_0_0 ;
    wire \lut_$abc$2876$li1_li1_output_0_0 ;
    wire \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_output_0_0 ;
    wire \dffnre_ModStSp.mod2.ModStart.StLatch.Q_output_0_0 ;
    wire \lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_output_0_0 ;
    wire \lut_$abc$2908$li0_li0_output_0_0 ;
    wire \lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_output_0_0 ;
    wire \dffre_ModStSp.mod1.ModStop.SpLatch.Q_output_0_0 ;
    wire \lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ;
    wire \lut_$abc$2930$li0_li0_output_0_0 ;
    wire \lut_$abc$2939$li0_li0_output_0_0 ;
    wire \lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_output_0_0 ;
    wire \dffre_ModByteWr.RstByteRdy_output_0_0 ;
    wire \dffre_ModByteWr.Mod1.DOUT_output_0_0 ;
    wire \lut_$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ;
    wire \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_output_0_0 ;
    wire \lut_ModStSp.mod1.RstStop_output_0_0 ;
    wire \lut_ModStSp.mod2.RstStart_output_0_0 ;
    wire \lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_output_0_0 ;
    wire \lut_$abc$6648$new_new_n134___output_0_0 ;
    wire \lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_output_0_0 ;
    wire \lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_output_0_0 ;
    wire \lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_output_0_0 ;
    wire \lut_$abc$6648$new_new_n171___output_0_0 ;
    wire \lut_$abc$6648$new_new_n174___output_0_0 ;
    wire \lut_$abc$6648$new_new_n178___output_0_0 ;
    wire \lut_$abc$6648$new_new_n182___output_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[8]_clock_0_0 ;
    wire \dffre_$auto$clkbufmap.cc:266:execute$6726_clock_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[7]_clock_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[6]_clock_0_0 ;
    wire \dffre_ModSerial2Byte.COUNT[3]_clock_0_0 ;
    wire \dffre_ModSerial2Byte.COUNT[0]_clock_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[2]_clock_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[3]_clock_0_0 ;
    wire \dffre_ModSerial2Byte.COUNT[2]_clock_0_0 ;
    wire \dffre_ModSerial2Byte.COUNT[1]_clock_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[5]_clock_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[4]_clock_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[1]_clock_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[0]_clock_0_0 ;
    wire \dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_0_0 ;
    wire \dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_0_0 ;
    wire \lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_input_0_4 ;
    wire \lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_2 ;
    wire \lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_2 ;
    wire \lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_0 ;
    wire \lut_$abc$2876$li0_li0_input_0_0 ;
    wire \lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_input_0_2 ;
    wire \lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_1 ;
    wire \lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_4 ;
    wire \lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_2 ;
    wire \lut_$abc$2939$li0_li0_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[3]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[5]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[4]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[2]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[1]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[4]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[3]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[0]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[1]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[5]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[6]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[10]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[8]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[11]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[9]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[6]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[7]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[11]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[10]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[9]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[7]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[8]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[13]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[13]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[14]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[12]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[14]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[0]_clock_0_0 ;
    wire \dffre_ModByteWr.Current_addr[12]_clock_0_0 ;
    wire \dffre_ModByteWr.next_state[0]_clock_0_0 ;
    wire \dffre_ModByteWr.state_reg[0]_clock_0_0 ;
    wire \dffre_ModStSp.mod1.SpState_reg[0]_clock_0_0 ;
    wire \dffre_ModByteWr.Next_addr[2]_clock_0_0 ;
    wire \dffre_ModStSp.mod2.StState_reg[1]_clock_0_0 ;
    wire \dffre_ModRW.state_reg[0]_clock_0_0 ;
    wire \dffre_ModStSp.mod2.StState_reg[0]_clock_0_0 ;
    wire \dffre_ModByteWr.Dout[2]_clock_0_0 ;
    wire \dffre_ModByteWr.Dout[1]_clock_0_0 ;
    wire \dffre_ModByteWr.Dout[6]_clock_0_0 ;
    wire \dffre_ModByteWr.Dout[5]_clock_0_0 ;
    wire \dffre_ModByteWr.Dout[3]_clock_0_0 ;
    wire \dffre_ModByteWr.Dout[4]_clock_0_0 ;
    wire \dffre_ModByteWr.Dout[7]_clock_0_0 ;
    wire \dffre_ModByteWr.Dout[0]_clock_0_0 ;
    wire \dffre_ModStSp.mod1.SpState_reg[1]_clock_0_0 ;
    wire \dffre_ModByteWr.next_state[1]_clock_0_0 ;
    wire \dffre_ModByteWr.state_reg[1]_clock_0_0 ;
    wire \dffre_ModByteWr.next_state[2]_clock_0_0 ;
    wire \dffre_ModByteWr.state_reg[2]_clock_0_0 ;
    wire \dffre_ModByteWr.RstByteRdy_clock_0_0 ;
    wire \dffre_ModByteWr.Ce_clock_0_0 ;
    wire \dffre_ModByteWr.We_clock_0_0 ;
    wire \dffre_ModByteWr.ACK_clock_0_0 ;
    wire \dffre_ModByteWr.Mod1.DOUT_clock_0_0 ;
    wire \dffre_ModSerial2Byte.Byte[0]_input_0_0 ;
    wire \dffnre_ModStSp.mod2.ModStart.StLatch.Q_clock_0_0 ;
    wire \dffre_ModStSp.mod1.ModStop.SpLatch.Q_clock_0_0 ;
    wire \$auto$clkbufmap.cc:266:execute$6726_input_0_0 ;
    wire \$auto$rs_design_edit.cc:880:execute$6841_input_0_0 ;
    wire \$auto$rs_design_edit.cc:880:execute$6842_input_0_0 ;
    wire \$auto$rs_design_edit.cc:880:execute$6843_input_0_0 ;
    wire \$auto$rs_design_edit.cc:880:execute$6844_input_0_0 ;
    wire \$auto$rs_design_edit.cc:880:execute$6845_input_0_0 ;
    wire \ModByteWr.ACK_input_0_0 ;
    wire \ModByteWr.Ce_input_0_0 ;
    wire \lut_$abc$6648$new_new_n171___input_0_4 ;
    wire \lut_$abc$2625$li04_li04_input_0_4 ;
    wire \lut_$abc$2625$li03_li03_input_0_4 ;
    wire \lut_$abc$2625$li00_li00_input_0_4 ;
    wire \lut_$abc$2625$li01_li01_input_0_4 ;
    wire \lut_$abc$6648$new_new_n174___input_0_4 ;
    wire \lut_$abc$2625$li02_li02_input_0_3 ;
    wire \ModByteWr.Current_addr[0]_input_0_0 ;
    wire \lut_$abc$6648$new_new_n171___input_0_5 ;
    wire \lut_$abc$2625$li04_li04_input_0_5 ;
    wire \lut_$abc$2625$li03_li03_input_0_3 ;
    wire \lut_$abc$2625$li01_li01_input_0_2 ;
    wire \lut_$abc$6648$new_new_n174___input_0_0 ;
    wire \lut_$abc$2625$li02_li02_input_0_4 ;
    wire \ModByteWr.Current_addr[1]_input_0_0 ;
    wire \lut_$abc$6648$new_new_n171___input_0_2 ;
    wire \lut_$abc$2625$li04_li04_input_0_2 ;
    wire \lut_$abc$2625$li03_li03_input_0_2 ;
    wire \lut_$abc$6648$new_new_n174___input_0_1 ;
    wire \lut_$abc$2625$li02_li02_input_0_2 ;
    wire \ModByteWr.Current_addr[2]_input_0_0 ;
    wire \lut_$abc$6648$new_new_n171___input_0_3 ;
    wire \lut_$abc$2625$li04_li04_input_0_0 ;
    wire \lut_$abc$2625$li03_li03_input_0_0 ;
    wire \lut_$abc$6648$new_new_n174___input_0_5 ;
    wire \ModByteWr.Current_addr[3]_input_0_0 ;
    wire \lut_$abc$6648$new_new_n171___input_0_1 ;
    wire \lut_$abc$2625$li04_li04_input_0_1 ;
    wire \lut_$abc$6648$new_new_n174___input_0_2 ;
    wire \ModByteWr.Current_addr[4]_input_0_0 ;
    wire \lut_$abc$6648$new_new_n171___input_0_0 ;
    wire \lut_$abc$6648$new_new_n174___input_0_3 ;
    wire \ModByteWr.Current_addr[5]_input_0_0 ;
    wire \lut_$abc$2625$li06_li06_input_0_2 ;
    wire \lut_$abc$6648$new_new_n178___input_0_1 ;
    wire \lut_$abc$2625$li07_li07_input_0_1 ;
    wire \lut_$abc$2625$li08_li08_input_0_1 ;
    wire \lut_$abc$6648$new_new_n182___input_0_2 ;
    wire \ModByteWr.Current_addr[6]_input_0_0 ;
    wire \lut_$abc$6648$new_new_n178___input_0_3 ;
    wire \lut_$abc$2625$li07_li07_input_0_2 ;
    wire \lut_$abc$2625$li08_li08_input_0_2 ;
    wire \lut_$abc$6648$new_new_n182___input_0_3 ;
    wire \ModByteWr.Current_addr[7]_input_0_0 ;
    wire \lut_$abc$6648$new_new_n178___input_0_0 ;
    wire \lut_$abc$2625$li08_li08_input_0_0 ;
    wire \lut_$abc$6648$new_new_n182___input_0_0 ;
    wire \ModByteWr.Current_addr[8]_input_0_0 ;
    wire \lut_$abc$2625$li11_li11_input_0_1 ;
    wire \lut_$abc$2625$li10_li10_input_0_1 ;
    wire \lut_$abc$2625$li09_li09_input_0_1 ;
    wire \lut_$abc$6648$new_new_n182___input_0_1 ;
    wire \ModByteWr.Current_addr[9]_input_0_0 ;
    wire \lut_$abc$2625$li11_li11_input_0_0 ;
    wire \lut_$abc$2625$li10_li10_input_0_0 ;
    wire \lut_$abc$6648$new_new_n182___input_0_4 ;
    wire \ModByteWr.Current_addr[10]_input_0_0 ;
    wire \lut_$abc$2625$li11_li11_input_0_5 ;
    wire \lut_$abc$6648$new_new_n182___input_0_5 ;
    wire \ModByteWr.Current_addr[11]_input_0_0 ;
    wire \lut_$abc$2625$li13_li13_input_0_3 ;
    wire \lut_$abc$2625$li12_li12_input_0_3 ;
    wire \lut_$abc$2625$li14_li14_input_0_5 ;
    wire \ModByteWr.Current_addr[12]_input_0_0 ;
    wire \lut_$abc$2625$li13_li13_input_0_2 ;
    wire \lut_$abc$2625$li14_li14_input_0_0 ;
    wire \ModByteWr.Current_addr[13]_input_0_0 ;
    wire \lut_$abc$2625$li14_li14_input_0_1 ;
    wire \ModByteWr.Current_addr[14]_input_0_0 ;
    wire \ModByteWr.Dout[0]_input_0_0 ;
    wire \ModByteWr.Dout[1]_input_0_0 ;
    wire \ModByteWr.Dout[2]_input_0_0 ;
    wire \ModByteWr.Dout[3]_input_0_0 ;
    wire \ModByteWr.Dout[4]_input_0_0 ;
    wire \ModByteWr.Dout[5]_input_0_0 ;
    wire \ModByteWr.Dout[6]_input_0_0 ;
    wire \ModByteWr.Dout[7]_input_0_0 ;
    wire \ModByteWr.We_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[3]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[5]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[4]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[2]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[1]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[4]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[3]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[0]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[1]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[5]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[6]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[10]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[8]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[11]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[9]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[6]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[7]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[11]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[10]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[9]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[7]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[8]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[13]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[13]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[14]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[12]_input_1_0 ;
    wire \dffre_ModByteWr.Next_addr[14]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[0]_input_1_0 ;
    wire \dffre_ModByteWr.Current_addr[12]_input_1_0 ;
    wire \dffre_ModByteWr.next_state[0]_input_1_0 ;
    wire \dffre_ModByteWr.next_state[0]_input_2_0 ;
    wire \dffre_ModByteWr.state_reg[0]_input_2_0 ;
    wire \dffre_ModStSp.mod1.SpState_reg[0]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[2]_input_1_0 ;
    wire \dffre_ModStSp.mod2.StState_reg[1]_input_2_0 ;
    wire \dffre_ModRW.state_reg[0]_input_2_0 ;
    wire \dffre_ModStSp.mod2.StState_reg[0]_input_2_0 ;
    wire \dffre_ModByteWr.Dout[2]_input_1_0 ;
    wire \dffre_ModByteWr.Dout[1]_input_1_0 ;
    wire \dffre_ModByteWr.Dout[6]_input_1_0 ;
    wire \dffre_ModByteWr.Dout[5]_input_1_0 ;
    wire \dffre_ModByteWr.Dout[3]_input_1_0 ;
    wire \dffre_ModByteWr.Dout[4]_input_1_0 ;
    wire \dffre_ModByteWr.Dout[7]_input_1_0 ;
    wire \dffre_ModByteWr.Dout[0]_input_1_0 ;
    wire \dffre_ModStSp.mod1.SpState_reg[1]_input_2_0 ;
    wire \dffre_ModByteWr.next_state[1]_input_1_0 ;
    wire \dffre_ModByteWr.next_state[1]_input_2_0 ;
    wire \dffre_ModByteWr.state_reg[1]_input_2_0 ;
    wire \dffre_ModByteWr.next_state[2]_input_1_0 ;
    wire \dffre_ModByteWr.next_state[2]_input_2_0 ;
    wire \dffre_ModByteWr.state_reg[2]_input_2_0 ;
    wire \dffre_ModByteWr.RstByteRdy_input_1_0 ;
    wire \dffre_ModByteWr.Ce_input_1_0 ;
    wire \dffre_ModByteWr.We_input_1_0 ;
    wire \dffre_ModSerial2Byte.Byte[8]_input_2_0 ;
    wire \dffre_$auto$clkbufmap.cc:266:execute$6726_input_2_0 ;
    wire \dffre_ModSerial2Byte.Byte[7]_input_2_0 ;
    wire \dffre_ModSerial2Byte.Byte[6]_input_2_0 ;
    wire \dffre_ModSerial2Byte.COUNT[3]_input_2_0 ;
    wire \dffre_ModSerial2Byte.COUNT[0]_input_2_0 ;
    wire \dffre_ModSerial2Byte.Byte[2]_input_2_0 ;
    wire \dffre_ModSerial2Byte.Byte[3]_input_2_0 ;
    wire \dffre_ModSerial2Byte.COUNT[2]_input_2_0 ;
    wire \dffre_ModSerial2Byte.COUNT[1]_input_2_0 ;
    wire \dffre_ModSerial2Byte.Byte[5]_input_2_0 ;
    wire \dffre_ModSerial2Byte.Byte[4]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:880:execute$6841_input_0_4 ;
    wire \dffre_ModSerial2Byte.Byte[1]_input_2_0 ;
    wire \dffre_ModSerial2Byte.Byte[0]_input_2_0 ;
    wire \dffre_ModByteWr.ACK_input_1_0 ;
    wire \lut_$auto$rs_design_edit.cc:880:execute$6845_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:880:execute$6844_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:880:execute$6843_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:880:execute$6842_input_0_1 ;
    wire \dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_2_0 ;
    wire \dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_2_0 ;
    wire \dffre_ModByteWr.Mod1.DOUT_input_0_0 ;
    wire \dffre_ModByteWr.Mod1.DOUT_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[0]_input_0_0 ;
    wire \dffre_ModByteWr.Next_addr[4]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[3]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[0]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[1]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[5]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[6]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[11]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[10]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[9]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[7]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[8]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[13]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[12]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[14]_input_2_0 ;
    wire \dffre_ModByteWr.Next_addr[2]_input_2_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_4 ;
    wire \dffre_ModByteWr.Next_addr[1]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_4 ;
    wire \dffre_ModByteWr.Next_addr[2]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_0 ;
    wire \dffre_ModByteWr.Next_addr[3]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_4 ;
    wire \dffre_ModByteWr.Next_addr[4]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_3 ;
    wire \dffre_ModByteWr.Next_addr[5]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_0 ;
    wire \dffre_ModByteWr.Next_addr[6]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_0 ;
    wire \dffre_ModByteWr.Next_addr[7]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_4 ;
    wire \dffre_ModByteWr.Next_addr[8]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_4 ;
    wire \dffre_ModByteWr.Next_addr[9]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_4 ;
    wire \dffre_ModByteWr.Next_addr[10]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_3 ;
    wire \dffre_ModByteWr.Next_addr[11]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_3 ;
    wire \dffre_ModByteWr.Next_addr[12]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_2 ;
    wire \dffre_ModByteWr.Next_addr[13]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_0 ;
    wire \dffre_ModByteWr.Next_addr[14]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_3 ;
    wire \dffre_ModByteWr.Current_addr[1]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[3]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[5]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[4]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[2]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[1]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[10]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[8]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[11]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[9]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[6]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[7]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[13]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[14]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[0]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[12]_input_2_0 ;
    wire \dffre_ModByteWr.Current_addr[2]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[3]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[4]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[5]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[6]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[7]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[8]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[9]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[10]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[11]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[12]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[13]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[14]_input_0_0 ;
    wire \dffre_ModByteWr.Current_addr[0]_input_0_0 ;
    wire \dffre_$auto$clkbufmap.cc:266:execute$6726_input_0_0 ;
    wire \lut_$abc$2764$li10_li10_input_0_2 ;
    wire \dffre_ModSerial2Byte.Byte[8]_input_1_0 ;
    wire \dffre_$auto$clkbufmap.cc:266:execute$6726_input_1_0 ;
    wire \dffre_ModSerial2Byte.Byte[7]_input_1_0 ;
    wire \dffre_ModSerial2Byte.Byte[6]_input_1_0 ;
    wire \dffre_ModSerial2Byte.COUNT[3]_input_1_0 ;
    wire \dffre_ModSerial2Byte.COUNT[0]_input_1_0 ;
    wire \dffre_ModSerial2Byte.Byte[2]_input_1_0 ;
    wire \dffre_ModSerial2Byte.Byte[3]_input_1_0 ;
    wire \dffre_ModSerial2Byte.COUNT[2]_input_1_0 ;
    wire \dffre_ModSerial2Byte.COUNT[1]_input_1_0 ;
    wire \dffre_ModSerial2Byte.Byte[5]_input_1_0 ;
    wire \dffre_ModSerial2Byte.Byte[4]_input_1_0 ;
    wire \dffre_ModSerial2Byte.Byte[1]_input_1_0 ;
    wire \dffre_ModSerial2Byte.Byte[0]_input_1_0 ;
    wire \dffre_ModSerial2Byte.Byte[1]_input_0_0 ;
    wire \dffre_ModByteWr.ACK_input_0_0 ;
    wire \lut_$abc$2847$li0_li0_input_0_2 ;
    wire \dffre_ModSerial2Byte.Byte[2]_input_0_0 ;
    wire \lut_$abc$2847$li1_li1_input_0_4 ;
    wire \dffre_ModSerial2Byte.Byte[3]_input_0_0 ;
    wire \lut_$abc$2847$li2_li2_input_0_3 ;
    wire \dffre_ModSerial2Byte.Byte[4]_input_0_0 ;
    wire \lut_$abc$2847$li3_li3_input_0_2 ;
    wire \dffre_ModSerial2Byte.Byte[5]_input_0_0 ;
    wire \lut_$abc$2847$li4_li4_input_0_1 ;
    wire \dffre_ModSerial2Byte.Byte[6]_input_0_0 ;
    wire \lut_$abc$2847$li5_li5_input_0_4 ;
    wire \dffre_ModSerial2Byte.Byte[7]_input_0_0 ;
    wire \lut_$abc$2847$li6_li6_input_0_3 ;
    wire \dffre_ModSerial2Byte.Byte[8]_input_0_0 ;
    wire \lut_$abc$2847$li7_li7_input_0_0 ;
    wire \dffre_ModSerial2Byte.COUNT[0]_input_0_0 ;
    wire \lut_$abc$2764$li13_li13_input_0_1 ;
    wire \lut_$abc$2764$li10_li10_input_0_1 ;
    wire \lut_$abc$2764$li12_li12_input_0_1 ;
    wire \lut_$abc$2764$li11_li11_input_0_1 ;
    wire \dffre_ModSerial2Byte.COUNT[1]_input_0_0 ;
    wire \lut_$abc$2764$li13_li13_input_0_3 ;
    wire \lut_$abc$2764$li12_li12_input_0_3 ;
    wire \lut_$abc$2764$li11_li11_input_0_3 ;
    wire \dffre_ModSerial2Byte.COUNT[2]_input_0_0 ;
    wire \lut_$abc$2764$li13_li13_input_0_0 ;
    wire \lut_$abc$2764$li12_li12_input_0_0 ;
    wire \dffre_ModSerial2Byte.COUNT[3]_input_0_0 ;
    wire \dffre_ModByteWr.state_reg[0]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_1 ;
    wire \lut_$abc$6648$new_new_n134___input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_1 ;
    wire \lut_$abc$2625$li00_li00_input_0_3 ;
    wire \lut_$abc$2625$li01_li01_input_0_3 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_2 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_2 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_3 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_3 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_1 ;
    wire \lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_1 ;
    wire \lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_1 ;
    wire \lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_1 ;
    wire \lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_1 ;
    wire \lut_$abc$2876$li0_li0_input_0_1 ;
    wire \lut_$abc$2625$li02_li02_input_0_1 ;
    wire \lut_$abc$2847$li2_li2_input_0_0 ;
    wire \lut_$abc$2847$li1_li1_input_0_0 ;
    wire \lut_$abc$2847$li6_li6_input_0_2 ;
    wire \lut_$abc$2847$li5_li5_input_0_2 ;
    wire \lut_$abc$2847$li3_li3_input_0_0 ;
    wire \lut_$abc$2847$li4_li4_input_0_0 ;
    wire \lut_$abc$2847$li7_li7_input_0_4 ;
    wire \lut_$abc$2847$li0_li0_input_0_4 ;
    wire \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_4 ;
    wire \lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_4 ;
    wire \lut_$abc$2876$li1_li1_input_0_2 ;
    wire \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_4 ;
    wire \lut_$abc$2939$li0_li0_input_0_3 ;
    wire \lut_$abc$2930$li0_li0_input_0_3 ;
    wire \dffre_ModByteWr.state_reg[0]_input_1_0 ;
    wire \dffre_ModStSp.mod1.SpState_reg[0]_input_1_0 ;
    wire \dffre_ModStSp.mod2.StState_reg[1]_input_1_0 ;
    wire \dffre_ModRW.state_reg[0]_input_1_0 ;
    wire \dffre_ModStSp.mod2.StState_reg[0]_input_1_0 ;
    wire \dffre_ModStSp.mod1.SpState_reg[1]_input_1_0 ;
    wire \dffre_ModByteWr.state_reg[1]_input_1_0 ;
    wire \dffre_ModByteWr.state_reg[2]_input_1_0 ;
    wire \dffre_ModByteWr.state_reg[1]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_2 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_2 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_2 ;
    wire \lut_$abc$6648$new_new_n134___input_0_2 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_2 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_2 ;
    wire \lut_$abc$2625$li00_li00_input_0_1 ;
    wire \lut_$abc$2625$li01_li01_input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_2 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_2 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_2 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_2 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_3 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_0 ;
    wire \lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_3 ;
    wire \lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_3 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_4 ;
    wire \lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_4 ;
    wire \lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_3 ;
    wire \lut_$abc$2876$li0_li0_input_0_3 ;
    wire \lut_$abc$2625$li02_li02_input_0_5 ;
    wire \lut_$abc$2847$li2_li2_input_0_1 ;
    wire \lut_$abc$2847$li1_li1_input_0_1 ;
    wire \lut_$abc$2847$li6_li6_input_0_1 ;
    wire \lut_$abc$2847$li5_li5_input_0_1 ;
    wire \lut_$abc$2847$li3_li3_input_0_3 ;
    wire \lut_$abc$2847$li4_li4_input_0_3 ;
    wire \lut_$abc$2847$li7_li7_input_0_3 ;
    wire \lut_$abc$2847$li0_li0_input_0_3 ;
    wire \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_3 ;
    wire \lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_3 ;
    wire \lut_$abc$2876$li1_li1_input_0_1 ;
    wire \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_1 ;
    wire \lut_$abc$2939$li0_li0_input_0_2 ;
    wire \lut_$abc$2930$li0_li0_input_0_0 ;
    wire \lut_$abc$2908$li0_li0_input_0_0 ;
    wire \dffre_ModByteWr.state_reg[2]_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_3 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_3 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_4 ;
    wire \lut_$abc$6648$new_new_n134___input_0_4 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_3 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_3 ;
    wire \lut_$abc$2625$li00_li00_input_0_0 ;
    wire \lut_$abc$2625$li01_li01_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_1 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_2 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_4 ;
    wire \lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_4 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_0 ;
    wire \lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_0 ;
    wire \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_0 ;
    wire \lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_0 ;
    wire \lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_2 ;
    wire \lut_$abc$2876$li0_li0_input_0_2 ;
    wire \lut_$abc$2625$li02_li02_input_0_0 ;
    wire \lut_$abc$2847$li2_li2_input_0_2 ;
    wire \lut_$abc$2847$li1_li1_input_0_2 ;
    wire \lut_$abc$2847$li6_li6_input_0_0 ;
    wire \lut_$abc$2847$li5_li5_input_0_0 ;
    wire \lut_$abc$2847$li3_li3_input_0_4 ;
    wire \lut_$abc$2847$li4_li4_input_0_4 ;
    wire \lut_$abc$2847$li7_li7_input_0_1 ;
    wire \lut_$abc$2847$li0_li0_input_0_1 ;
    wire \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_0 ;
    wire \lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_0 ;
    wire \lut_$abc$2876$li1_li1_input_0_3 ;
    wire \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_3 ;
    wire \lut_$abc$2939$li0_li0_input_0_4 ;
    wire \lut_$abc$2930$li0_li0_input_0_2 ;
    wire \lut_$abc$2908$li0_li0_input_0_2 ;
    wire \dffre_ModRW.state_reg[0]_input_0_0 ;
    wire \lut_$abc$2809$li3_li3_input_0_4 ;
    wire \lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_4 ;
    wire \dffre_ModStSp.mod1.SpState_reg[0]_input_0_0 ;
    wire \lut_$abc$2809$li4_li4_input_0_2 ;
    wire \lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_input_0_2 ;
    wire \lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_input_0_2 ;
    wire \lut_$abc$1775$li5_li5_input_0_4 ;
    wire \dffre_ModStSp.mod1.SpState_reg[1]_input_0_0 ;
    wire \lut_$abc$2809$li4_li4_input_0_4 ;
    wire \lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_input_0_4 ;
    wire \lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_input_0_4 ;
    wire \lut_$abc$1775$li5_li5_input_0_0 ;
    wire \dffre_ModStSp.mod2.StState_reg[0]_input_0_0 ;
    wire \lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_input_0_2 ;
    wire \lut_$abc$1775$li7_li7_input_0_1 ;
    wire \lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_input_0_1 ;
    wire \lut_$abc$2809$li6_li6_input_0_1 ;
    wire \dffre_ModStSp.mod2.StState_reg[1]_input_0_0 ;
    wire \lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_input_0_3 ;
    wire \lut_$abc$1775$li7_li7_input_0_3 ;
    wire \lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_input_0_3 ;
    wire \lut_$abc$2809$li6_li6_input_0_3 ;
    wire \dffre_ModByteWr.Dout[0]_input_0_0 ;
    wire \dffre_ModByteWr.Dout[2]_input_2_0 ;
    wire \dffre_ModByteWr.Dout[1]_input_2_0 ;
    wire \dffre_ModByteWr.Dout[6]_input_2_0 ;
    wire \dffre_ModByteWr.Dout[5]_input_2_0 ;
    wire \dffre_ModByteWr.Dout[3]_input_2_0 ;
    wire \dffre_ModByteWr.Dout[4]_input_2_0 ;
    wire \dffre_ModByteWr.Dout[7]_input_2_0 ;
    wire \dffre_ModByteWr.Dout[0]_input_2_0 ;
    wire \dffre_ModByteWr.Dout[1]_input_0_0 ;
    wire \dffre_ModByteWr.Dout[2]_input_0_0 ;
    wire \dffre_ModByteWr.Dout[3]_input_0_0 ;
    wire \dffre_ModByteWr.Dout[4]_input_0_0 ;
    wire \dffre_ModByteWr.Dout[5]_input_0_0 ;
    wire \dffre_ModByteWr.Dout[6]_input_0_0 ;
    wire \dffre_ModByteWr.Dout[7]_input_0_0 ;
    wire \dffre_ModByteWr.next_state[0]_input_0_0 ;
    wire \dffre_ModByteWr.next_state[1]_input_0_0 ;
    wire \dffre_ModByteWr.next_state[2]_input_0_0 ;
    wire \lut_$abc$2809$li3_li3_input_0_2 ;
    wire \lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_2 ;
    wire \lut_$abc$2809$li6_li6_input_0_0 ;
    wire \dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_1_0 ;
    wire \dffre_ModByteWr.We_input_0_0 ;
    wire \dffre_ModByteWr.Ce_input_2_0 ;
    wire \dffre_ModByteWr.We_input_2_0 ;
    wire \lut_$abc$2809$li4_li4_input_0_0 ;
    wire \lut_$abc$2809$li3_li3_input_0_0 ;
    wire \lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_0 ;
    wire \dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_1_0 ;
    wire \dffre_ModByteWr.Ce_input_0_0 ;
    wire \dffre_ModByteWr.RstByteRdy_input_0_0 ;
    wire \dffre_ModByteWr.RstByteRdy_input_2_0 ;
    wire \lut_$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_1 ;
    wire \lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_3 ;
    wire \lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_4 ;
    wire \lut_$abc$2876$li0_li0_input_0_4 ;
    wire \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_1 ;
    wire \lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_1 ;
    wire \lut_$abc$2876$li1_li1_input_0_4 ;
    wire \dffre_ModByteWr.Mod1.DOUT_input_1_0 ;
    wire \dffre_ModByteWr.ACK_input_2_0 ;
    wire \lut_ModStSp.mod1.RstStop_input_0_2 ;
    wire \lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_2 ;
    wire \lut_ModStSp.mod2.RstStart_input_0_0 ;
    wire \lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_input_0_0 ;
    wire \lut_ModStSp.mod1.RstStop_input_0_1 ;
    wire \lut_$abc$2625$li04_li04_input_0_3 ;
    wire \lut_$abc$2625$li03_li03_input_0_1 ;
    wire \lut_$abc$2625$li05_li05_input_0_3 ;
    wire \lut_$abc$2625$li06_li06_input_0_3 ;
    wire \lut_$abc$2625$li11_li11_input_0_2 ;
    wire \lut_$abc$2625$li10_li10_input_0_2 ;
    wire \lut_$abc$2625$li09_li09_input_0_2 ;
    wire \lut_$abc$2625$li07_li07_input_0_4 ;
    wire \lut_$abc$2625$li08_li08_input_0_4 ;
    wire \lut_$abc$2625$li13_li13_input_0_1 ;
    wire \lut_$abc$2625$li12_li12_input_0_1 ;
    wire \lut_$abc$2625$li14_li14_input_0_3 ;
    wire \lut_ModStSp.mod1.RstStop_input_0_0 ;
    wire \lut_ModStSp.mod2.RstStart_input_0_1 ;
    wire \lut_ModStSp.mod2.RstStart_input_0_4 ;
    wire \lut_$abc$2625$li05_li05_input_0_1 ;
    wire \lut_$abc$2625$li06_li06_input_0_0 ;
    wire \lut_$abc$2625$li11_li11_input_0_3 ;
    wire \lut_$abc$2625$li10_li10_input_0_3 ;
    wire \lut_$abc$2625$li09_li09_input_0_3 ;
    wire \lut_$abc$2625$li07_li07_input_0_3 ;
    wire \lut_$abc$2625$li08_li08_input_0_3 ;
    wire \lut_$abc$2625$li13_li13_input_0_4 ;
    wire \lut_$abc$2625$li12_li12_input_0_4 ;
    wire \lut_$abc$2625$li14_li14_input_0_4 ;
    wire \lut_$abc$2625$li11_li11_input_0_4 ;
    wire \lut_$abc$2625$li10_li10_input_0_4 ;
    wire \lut_$abc$2625$li09_li09_input_0_4 ;
    wire \lut_$abc$2625$li13_li13_input_0_0 ;
    wire \lut_$abc$2625$li12_li12_input_0_2 ;
    wire \lut_$abc$2625$li14_li14_input_0_2 ;

    //IO assignments
    assign \ModByteWr.ACK  = \ModByteWr.ACK_input_0_0 ;
    assign \ModByteWr.Ce  = \ModByteWr.Ce_input_0_0 ;
    assign \ModByteWr.Current_addr[0]  = \ModByteWr.Current_addr[0]_input_0_0 ;
    assign \ModByteWr.Current_addr[1]  = \ModByteWr.Current_addr[1]_input_0_0 ;
    assign \ModByteWr.Current_addr[2]  = \ModByteWr.Current_addr[2]_input_0_0 ;
    assign \ModByteWr.Current_addr[3]  = \ModByteWr.Current_addr[3]_input_0_0 ;
    assign \ModByteWr.Current_addr[4]  = \ModByteWr.Current_addr[4]_input_0_0 ;
    assign \ModByteWr.Current_addr[5]  = \ModByteWr.Current_addr[5]_input_0_0 ;
    assign \ModByteWr.Current_addr[6]  = \ModByteWr.Current_addr[6]_input_0_0 ;
    assign \ModByteWr.Current_addr[7]  = \ModByteWr.Current_addr[7]_input_0_0 ;
    assign \ModByteWr.Current_addr[8]  = \ModByteWr.Current_addr[8]_input_0_0 ;
    assign \ModByteWr.Current_addr[9]  = \ModByteWr.Current_addr[9]_input_0_0 ;
    assign \ModByteWr.Current_addr[10]  = \ModByteWr.Current_addr[10]_input_0_0 ;
    assign \ModByteWr.Current_addr[11]  = \ModByteWr.Current_addr[11]_input_0_0 ;
    assign \ModByteWr.Current_addr[12]  = \ModByteWr.Current_addr[12]_input_0_0 ;
    assign \ModByteWr.Current_addr[13]  = \ModByteWr.Current_addr[13]_input_0_0 ;
    assign \ModByteWr.Current_addr[14]  = \ModByteWr.Current_addr[14]_input_0_0 ;
    assign \ModByteWr.Dout[0]  = \ModByteWr.Dout[0]_input_0_0 ;
    assign \ModByteWr.Dout[1]  = \ModByteWr.Dout[1]_input_0_0 ;
    assign \ModByteWr.Dout[2]  = \ModByteWr.Dout[2]_input_0_0 ;
    assign \ModByteWr.Dout[3]  = \ModByteWr.Dout[3]_input_0_0 ;
    assign \ModByteWr.Dout[4]  = \ModByteWr.Dout[4]_input_0_0 ;
    assign \ModByteWr.Dout[5]  = \ModByteWr.Dout[5]_input_0_0 ;
    assign \ModByteWr.Dout[6]  = \ModByteWr.Dout[6]_input_0_0 ;
    assign \ModByteWr.Dout[7]  = \ModByteWr.Dout[7]_input_0_0 ;
    assign \ModByteWr.We  = \ModByteWr.We_input_0_0 ;
    assign \$auto$clkbufmap.cc:266:execute$6726  = \$auto$clkbufmap.cc:266:execute$6726_input_0_0 ;
    assign \$auto$rs_design_edit.cc:880:execute$6841  = \$auto$rs_design_edit.cc:880:execute$6841_input_0_0 ;
    assign \$auto$rs_design_edit.cc:880:execute$6842  = \$auto$rs_design_edit.cc:880:execute$6842_input_0_0 ;
    assign \$auto$rs_design_edit.cc:880:execute$6843  = \$auto$rs_design_edit.cc:880:execute$6843_input_0_0 ;
    assign \$auto$rs_design_edit.cc:880:execute$6844  = \$auto$rs_design_edit.cc:880:execute$6844_input_0_0 ;
    assign \$auto$rs_design_edit.cc:880:execute$6845  = \$auto$rs_design_edit.cc:880:execute$6845_input_0_0 ;
    assign \$auto$clkbufmap.cc:298:execute$6729_output_0_0  = \$auto$clkbufmap.cc:298:execute$6729 ;
    assign \$iopadmap$Rst_output_0_0  = \$iopadmap$Rst ;
    assign \ModByteWr.Clk_output_0_0  = \ModByteWr.Clk ;
    assign \ModSerial2Byte.ByteRdy_output_0_0  = \ModSerial2Byte.ByteRdy ;
    assign \ModStSp.mod1.ModStop.SpLatch.Clk_output_0_0  = \ModStSp.mod1.ModStop.SpLatch.Clk ;

    //Interconnect
    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModSerial2Byte.Byte[8]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_$auto$clkbufmap.cc:266:execute$6726_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_$auto$clkbufmap.cc:266:execute$6726_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModSerial2Byte.Byte[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModSerial2Byte.Byte[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModSerial2Byte.COUNT[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModSerial2Byte.COUNT[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModSerial2Byte.Byte[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModSerial2Byte.Byte[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModSerial2Byte.COUNT[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModSerial2Byte.COUNT[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModSerial2Byte.Byte[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModSerial2Byte.Byte[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModSerial2Byte.Byte[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModSerial2Byte.Byte[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$6729_output_0_0_to_dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$6729_output_0_0 ),
        .dataout(\dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$Rst_output_0_0_to_lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_input_0_4  (
        .datain(\$iopadmap$Rst_output_0_0 ),
        .dataout(\lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$Rst_output_0_0_to_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_2  (
        .datain(\$iopadmap$Rst_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$Rst_output_0_0_to_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_2  (
        .datain(\$iopadmap$Rst_output_0_0 ),
        .dataout(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$Rst_output_0_0_to_lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_0  (
        .datain(\$iopadmap$Rst_output_0_0 ),
        .dataout(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$Rst_output_0_0_to_lut_$abc$2876$li0_li0_input_0_0  (
        .datain(\$iopadmap$Rst_output_0_0 ),
        .dataout(\lut_$abc$2876$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$Rst_output_0_0_to_lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_input_0_2  (
        .datain(\$iopadmap$Rst_output_0_0 ),
        .dataout(\lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$Rst_output_0_0_to_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_1  (
        .datain(\$iopadmap$Rst_output_0_0 ),
        .dataout(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$Rst_output_0_0_to_lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_4  (
        .datain(\$iopadmap$Rst_output_0_0 ),
        .dataout(\lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$Rst_output_0_0_to_lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_2  (
        .datain(\$iopadmap$Rst_output_0_0 ),
        .dataout(\lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$Rst_output_0_0_to_lut_$abc$2939$li0_li0_input_0_0  (
        .datain(\$iopadmap$Rst_output_0_0 ),
        .dataout(\lut_$abc$2939$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[3]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[5]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[4]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[2]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[1]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[4]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[3]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[0]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[1]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[5]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[6]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[10]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[8]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[11]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[9]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[6]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[7]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[11]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[10]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[9]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[7]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[8]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[13]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[13]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[14]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[12]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[14]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[0]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Current_addr[12]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.next_state[0]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.next_state[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.state_reg[0]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.state_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModStSp.mod1.SpState_reg[0]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModStSp.mod1.SpState_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Next_addr[2]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModStSp.mod2.StState_reg[1]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModStSp.mod2.StState_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModRW.state_reg[0]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModRW.state_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModStSp.mod2.StState_reg[0]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModStSp.mod2.StState_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Dout[2]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Dout[1]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Dout[6]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Dout[5]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Dout[3]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Dout[4]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Dout[7]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Dout[0]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModStSp.mod1.SpState_reg[1]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModStSp.mod1.SpState_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.next_state[1]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.next_state[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.state_reg[1]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.state_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.next_state[2]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.next_state[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.state_reg[2]_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.state_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.RstByteRdy_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.RstByteRdy_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.Ce_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.Ce_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.We_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.We_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModByteWr.Clk_output_0_0_to_dffre_ModByteWr.ACK_clock_0_0  (
        .datain(\ModByteWr.Clk_output_0_0 ),
        .dataout(\dffre_ModByteWr.ACK_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModSerial2Byte.ByteRdy_output_0_0_to_dffre_ModByteWr.Mod1.DOUT_clock_0_0  (
        .datain(\ModSerial2Byte.ByteRdy_output_0_0 ),
        .dataout(\dffre_ModByteWr.Mod1.DOUT_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModStSp.mod1.ModStop.SpLatch.Clk_output_0_0_to_dffre_ModSerial2Byte.Byte[0]_input_0_0  (
        .datain(\ModStSp.mod1.ModStop.SpLatch.Clk_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_ModStSp.mod1.ModStop.SpLatch.Clk_output_0_0_to_dffnre_ModStSp.mod2.ModStart.StLatch.Q_clock_0_0  (
        .datain(\ModStSp.mod1.ModStop.SpLatch.Clk_output_0_0 ),
        .dataout(\dffnre_ModStSp.mod2.ModStart.StLatch.Q_clock_0_0 )
    );

    fpga_interconnect \routing_segment_ModStSp.mod1.ModStop.SpLatch.Clk_output_0_0_to_dffre_ModStSp.mod1.ModStop.SpLatch.Q_clock_0_0  (
        .datain(\ModStSp.mod1.ModStop.SpLatch.Clk_output_0_0 ),
        .dataout(\dffre_ModStSp.mod1.ModStop.SpLatch.Q_clock_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$clkbufmap.cc:266:execute$6726_output_0_0_to_$auto$clkbufmap.cc:266:execute$6726_input_0_0  (
        .datain(\dffre_$auto$clkbufmap.cc:266:execute$6726_output_0_0 ),
        .dataout(\$auto$clkbufmap.cc:266:execute$6726_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:880:execute$6841_output_0_0_to_$auto$rs_design_edit.cc:880:execute$6841_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:880:execute$6841_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:880:execute$6841_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:880:execute$6842_output_0_0_to_$auto$rs_design_edit.cc:880:execute$6842_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:880:execute$6842_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:880:execute$6842_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:880:execute$6843_output_0_0_to_$auto$rs_design_edit.cc:880:execute$6843_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:880:execute$6843_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:880:execute$6843_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:880:execute$6844_output_0_0_to_$auto$rs_design_edit.cc:880:execute$6844_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:880:execute$6844_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:880:execute$6844_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:880:execute$6845_output_0_0_to_$auto$rs_design_edit.cc:880:execute$6845_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:880:execute$6845_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:880:execute$6845_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.ACK_output_0_0_to_ModByteWr.ACK_input_0_0  (
        .datain(\dffre_ModByteWr.ACK_output_0_0 ),
        .dataout(\ModByteWr.ACK_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Ce_output_0_0_to_ModByteWr.Ce_input_0_0  (
        .datain(\dffre_ModByteWr.Ce_output_0_0 ),
        .dataout(\ModByteWr.Ce_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[0]_output_0_0_to_lut_$abc$6648$new_new_n171___input_0_4  (
        .datain(\dffre_ModByteWr.Current_addr[0]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n171___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[0]_output_0_0_to_lut_$abc$2625$li04_li04_input_0_4  (
        .datain(\dffre_ModByteWr.Current_addr[0]_output_0_0 ),
        .dataout(\lut_$abc$2625$li04_li04_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[0]_output_0_0_to_lut_$abc$2625$li03_li03_input_0_4  (
        .datain(\dffre_ModByteWr.Current_addr[0]_output_0_0 ),
        .dataout(\lut_$abc$2625$li03_li03_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[0]_output_0_0_to_lut_$abc$2625$li00_li00_input_0_4  (
        .datain(\dffre_ModByteWr.Current_addr[0]_output_0_0 ),
        .dataout(\lut_$abc$2625$li00_li00_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[0]_output_0_0_to_lut_$abc$2625$li01_li01_input_0_4  (
        .datain(\dffre_ModByteWr.Current_addr[0]_output_0_0 ),
        .dataout(\lut_$abc$2625$li01_li01_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[0]_output_0_0_to_lut_$abc$6648$new_new_n174___input_0_4  (
        .datain(\dffre_ModByteWr.Current_addr[0]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n174___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[0]_output_0_0_to_lut_$abc$2625$li02_li02_input_0_3  (
        .datain(\dffre_ModByteWr.Current_addr[0]_output_0_0 ),
        .dataout(\lut_$abc$2625$li02_li02_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[0]_output_0_0_to_ModByteWr.Current_addr[0]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[0]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[1]_output_0_0_to_lut_$abc$6648$new_new_n171___input_0_5  (
        .datain(\dffre_ModByteWr.Current_addr[1]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n171___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[1]_output_0_0_to_lut_$abc$2625$li04_li04_input_0_5  (
        .datain(\dffre_ModByteWr.Current_addr[1]_output_0_0 ),
        .dataout(\lut_$abc$2625$li04_li04_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[1]_output_0_0_to_lut_$abc$2625$li03_li03_input_0_3  (
        .datain(\dffre_ModByteWr.Current_addr[1]_output_0_0 ),
        .dataout(\lut_$abc$2625$li03_li03_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[1]_output_0_0_to_lut_$abc$2625$li01_li01_input_0_2  (
        .datain(\dffre_ModByteWr.Current_addr[1]_output_0_0 ),
        .dataout(\lut_$abc$2625$li01_li01_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[1]_output_0_0_to_lut_$abc$6648$new_new_n174___input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[1]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n174___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[1]_output_0_0_to_lut_$abc$2625$li02_li02_input_0_4  (
        .datain(\dffre_ModByteWr.Current_addr[1]_output_0_0 ),
        .dataout(\lut_$abc$2625$li02_li02_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[1]_output_0_0_to_ModByteWr.Current_addr[1]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[1]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[2]_output_0_0_to_lut_$abc$6648$new_new_n171___input_0_2  (
        .datain(\dffre_ModByteWr.Current_addr[2]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n171___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[2]_output_0_0_to_lut_$abc$2625$li04_li04_input_0_2  (
        .datain(\dffre_ModByteWr.Current_addr[2]_output_0_0 ),
        .dataout(\lut_$abc$2625$li04_li04_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[2]_output_0_0_to_lut_$abc$2625$li03_li03_input_0_2  (
        .datain(\dffre_ModByteWr.Current_addr[2]_output_0_0 ),
        .dataout(\lut_$abc$2625$li03_li03_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[2]_output_0_0_to_lut_$abc$6648$new_new_n174___input_0_1  (
        .datain(\dffre_ModByteWr.Current_addr[2]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n174___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[2]_output_0_0_to_lut_$abc$2625$li02_li02_input_0_2  (
        .datain(\dffre_ModByteWr.Current_addr[2]_output_0_0 ),
        .dataout(\lut_$abc$2625$li02_li02_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[2]_output_0_0_to_ModByteWr.Current_addr[2]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[2]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[3]_output_0_0_to_lut_$abc$6648$new_new_n171___input_0_3  (
        .datain(\dffre_ModByteWr.Current_addr[3]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n171___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[3]_output_0_0_to_lut_$abc$2625$li04_li04_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[3]_output_0_0 ),
        .dataout(\lut_$abc$2625$li04_li04_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[3]_output_0_0_to_lut_$abc$2625$li03_li03_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[3]_output_0_0 ),
        .dataout(\lut_$abc$2625$li03_li03_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[3]_output_0_0_to_lut_$abc$6648$new_new_n174___input_0_5  (
        .datain(\dffre_ModByteWr.Current_addr[3]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n174___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[3]_output_0_0_to_ModByteWr.Current_addr[3]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[3]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[4]_output_0_0_to_lut_$abc$6648$new_new_n171___input_0_1  (
        .datain(\dffre_ModByteWr.Current_addr[4]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n171___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[4]_output_0_0_to_lut_$abc$2625$li04_li04_input_0_1  (
        .datain(\dffre_ModByteWr.Current_addr[4]_output_0_0 ),
        .dataout(\lut_$abc$2625$li04_li04_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[4]_output_0_0_to_lut_$abc$6648$new_new_n174___input_0_2  (
        .datain(\dffre_ModByteWr.Current_addr[4]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n174___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[4]_output_0_0_to_ModByteWr.Current_addr[4]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[4]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[5]_output_0_0_to_lut_$abc$6648$new_new_n171___input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[5]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n171___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[5]_output_0_0_to_lut_$abc$6648$new_new_n174___input_0_3  (
        .datain(\dffre_ModByteWr.Current_addr[5]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n174___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[5]_output_0_0_to_ModByteWr.Current_addr[5]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[5]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[6]_output_0_0_to_lut_$abc$2625$li06_li06_input_0_2  (
        .datain(\dffre_ModByteWr.Current_addr[6]_output_0_0 ),
        .dataout(\lut_$abc$2625$li06_li06_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[6]_output_0_0_to_lut_$abc$6648$new_new_n178___input_0_1  (
        .datain(\dffre_ModByteWr.Current_addr[6]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n178___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[6]_output_0_0_to_lut_$abc$2625$li07_li07_input_0_1  (
        .datain(\dffre_ModByteWr.Current_addr[6]_output_0_0 ),
        .dataout(\lut_$abc$2625$li07_li07_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[6]_output_0_0_to_lut_$abc$2625$li08_li08_input_0_1  (
        .datain(\dffre_ModByteWr.Current_addr[6]_output_0_0 ),
        .dataout(\lut_$abc$2625$li08_li08_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[6]_output_0_0_to_lut_$abc$6648$new_new_n182___input_0_2  (
        .datain(\dffre_ModByteWr.Current_addr[6]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n182___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[6]_output_0_0_to_ModByteWr.Current_addr[6]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[6]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[7]_output_0_0_to_lut_$abc$6648$new_new_n178___input_0_3  (
        .datain(\dffre_ModByteWr.Current_addr[7]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n178___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[7]_output_0_0_to_lut_$abc$2625$li07_li07_input_0_2  (
        .datain(\dffre_ModByteWr.Current_addr[7]_output_0_0 ),
        .dataout(\lut_$abc$2625$li07_li07_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[7]_output_0_0_to_lut_$abc$2625$li08_li08_input_0_2  (
        .datain(\dffre_ModByteWr.Current_addr[7]_output_0_0 ),
        .dataout(\lut_$abc$2625$li08_li08_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[7]_output_0_0_to_lut_$abc$6648$new_new_n182___input_0_3  (
        .datain(\dffre_ModByteWr.Current_addr[7]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n182___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[7]_output_0_0_to_ModByteWr.Current_addr[7]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[7]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[8]_output_0_0_to_lut_$abc$6648$new_new_n178___input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[8]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n178___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[8]_output_0_0_to_lut_$abc$2625$li08_li08_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[8]_output_0_0 ),
        .dataout(\lut_$abc$2625$li08_li08_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[8]_output_0_0_to_lut_$abc$6648$new_new_n182___input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[8]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n182___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[8]_output_0_0_to_ModByteWr.Current_addr[8]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[8]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[9]_output_0_0_to_lut_$abc$2625$li11_li11_input_0_1  (
        .datain(\dffre_ModByteWr.Current_addr[9]_output_0_0 ),
        .dataout(\lut_$abc$2625$li11_li11_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[9]_output_0_0_to_lut_$abc$2625$li10_li10_input_0_1  (
        .datain(\dffre_ModByteWr.Current_addr[9]_output_0_0 ),
        .dataout(\lut_$abc$2625$li10_li10_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[9]_output_0_0_to_lut_$abc$2625$li09_li09_input_0_1  (
        .datain(\dffre_ModByteWr.Current_addr[9]_output_0_0 ),
        .dataout(\lut_$abc$2625$li09_li09_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[9]_output_0_0_to_lut_$abc$6648$new_new_n182___input_0_1  (
        .datain(\dffre_ModByteWr.Current_addr[9]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n182___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[9]_output_0_0_to_ModByteWr.Current_addr[9]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[9]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[10]_output_0_0_to_lut_$abc$2625$li11_li11_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[10]_output_0_0 ),
        .dataout(\lut_$abc$2625$li11_li11_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[10]_output_0_0_to_lut_$abc$2625$li10_li10_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[10]_output_0_0 ),
        .dataout(\lut_$abc$2625$li10_li10_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[10]_output_0_0_to_lut_$abc$6648$new_new_n182___input_0_4  (
        .datain(\dffre_ModByteWr.Current_addr[10]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n182___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[10]_output_0_0_to_ModByteWr.Current_addr[10]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[10]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[11]_output_0_0_to_lut_$abc$2625$li11_li11_input_0_5  (
        .datain(\dffre_ModByteWr.Current_addr[11]_output_0_0 ),
        .dataout(\lut_$abc$2625$li11_li11_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[11]_output_0_0_to_lut_$abc$6648$new_new_n182___input_0_5  (
        .datain(\dffre_ModByteWr.Current_addr[11]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n182___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[11]_output_0_0_to_ModByteWr.Current_addr[11]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[11]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[12]_output_0_0_to_lut_$abc$2625$li13_li13_input_0_3  (
        .datain(\dffre_ModByteWr.Current_addr[12]_output_0_0 ),
        .dataout(\lut_$abc$2625$li13_li13_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[12]_output_0_0_to_lut_$abc$2625$li12_li12_input_0_3  (
        .datain(\dffre_ModByteWr.Current_addr[12]_output_0_0 ),
        .dataout(\lut_$abc$2625$li12_li12_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[12]_output_0_0_to_lut_$abc$2625$li14_li14_input_0_5  (
        .datain(\dffre_ModByteWr.Current_addr[12]_output_0_0 ),
        .dataout(\lut_$abc$2625$li14_li14_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[12]_output_0_0_to_ModByteWr.Current_addr[12]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[12]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[13]_output_0_0_to_lut_$abc$2625$li13_li13_input_0_2  (
        .datain(\dffre_ModByteWr.Current_addr[13]_output_0_0 ),
        .dataout(\lut_$abc$2625$li13_li13_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[13]_output_0_0_to_lut_$abc$2625$li14_li14_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[13]_output_0_0 ),
        .dataout(\lut_$abc$2625$li14_li14_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[13]_output_0_0_to_ModByteWr.Current_addr[13]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[13]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[14]_output_0_0_to_lut_$abc$2625$li14_li14_input_0_1  (
        .datain(\dffre_ModByteWr.Current_addr[14]_output_0_0 ),
        .dataout(\lut_$abc$2625$li14_li14_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Current_addr[14]_output_0_0_to_ModByteWr.Current_addr[14]_input_0_0  (
        .datain(\dffre_ModByteWr.Current_addr[14]_output_0_0 ),
        .dataout(\ModByteWr.Current_addr[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Dout[0]_output_0_0_to_ModByteWr.Dout[0]_input_0_0  (
        .datain(\dffre_ModByteWr.Dout[0]_output_0_0 ),
        .dataout(\ModByteWr.Dout[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Dout[1]_output_0_0_to_ModByteWr.Dout[1]_input_0_0  (
        .datain(\dffre_ModByteWr.Dout[1]_output_0_0 ),
        .dataout(\ModByteWr.Dout[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Dout[2]_output_0_0_to_ModByteWr.Dout[2]_input_0_0  (
        .datain(\dffre_ModByteWr.Dout[2]_output_0_0 ),
        .dataout(\ModByteWr.Dout[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Dout[3]_output_0_0_to_ModByteWr.Dout[3]_input_0_0  (
        .datain(\dffre_ModByteWr.Dout[3]_output_0_0 ),
        .dataout(\ModByteWr.Dout[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Dout[4]_output_0_0_to_ModByteWr.Dout[4]_input_0_0  (
        .datain(\dffre_ModByteWr.Dout[4]_output_0_0 ),
        .dataout(\ModByteWr.Dout[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Dout[5]_output_0_0_to_ModByteWr.Dout[5]_input_0_0  (
        .datain(\dffre_ModByteWr.Dout[5]_output_0_0 ),
        .dataout(\ModByteWr.Dout[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Dout[6]_output_0_0_to_ModByteWr.Dout[6]_input_0_0  (
        .datain(\dffre_ModByteWr.Dout[6]_output_0_0 ),
        .dataout(\ModByteWr.Dout[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Dout[7]_output_0_0_to_ModByteWr.Dout[7]_input_0_0  (
        .datain(\dffre_ModByteWr.Dout[7]_output_0_0 ),
        .dataout(\ModByteWr.Dout[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.We_output_0_0_to_ModByteWr.We_input_0_0  (
        .datain(\dffre_ModByteWr.We_output_0_0 ),
        .dataout(\ModByteWr.We_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Current_addr[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.next_state[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.next_state[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.next_state[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.next_state[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.state_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.state_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModStSp.mod1.SpState_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModStSp.mod1.SpState_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Next_addr[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModStSp.mod2.StState_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModStSp.mod2.StState_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModRW.state_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModRW.state_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModStSp.mod2.StState_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModStSp.mod2.StState_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Dout[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Dout[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Dout[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Dout[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Dout[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Dout[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Dout[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Dout[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModStSp.mod1.SpState_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModStSp.mod1.SpState_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.next_state[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.next_state[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.next_state[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.next_state[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.state_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.state_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.next_state[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.next_state[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.next_state[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.next_state[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.state_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.state_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.RstByteRdy_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.RstByteRdy_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Ce_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Ce_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.We_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.We_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModSerial2Byte.Byte[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$clkbufmap.cc:266:execute$6726_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$clkbufmap.cc:266:execute$6726_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModSerial2Byte.Byte[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModSerial2Byte.Byte[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModSerial2Byte.COUNT[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModSerial2Byte.COUNT[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModSerial2Byte.Byte[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModSerial2Byte.Byte[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModSerial2Byte.COUNT[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModSerial2Byte.COUNT[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModSerial2Byte.Byte[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModSerial2Byte.Byte[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:880:execute$6841_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:880:execute$6841_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModSerial2Byte.Byte[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModSerial2Byte.Byte[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.ACK_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.ACK_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:880:execute$6845_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:880:execute$6845_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:880:execute$6844_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:880:execute$6844_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:880:execute$6843_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:880:execute$6843_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:880:execute$6842_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:880:execute$6842_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Mod1.DOUT_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Mod1.DOUT_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ModByteWr.Mod1.DOUT_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ModByteWr.Mod1.DOUT_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li00_li00_output_0_0_to_dffre_ModByteWr.Next_addr[0]_input_0_0  (
        .datain(\lut_$abc$2625$li00_li00_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[4]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[3]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[0]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[1]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[5]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[6]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[11]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[10]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[9]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[7]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[8]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[13]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[12]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[14]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0_to_dffre_ModByteWr.Next_addr[2]_input_2_0  (
        .datain(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_4  (
        .datain(\dffre_ModByteWr.Next_addr[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li01_li01_output_0_0_to_dffre_ModByteWr.Next_addr[1]_input_0_0  (
        .datain(\lut_$abc$2625$li01_li01_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_4  (
        .datain(\dffre_ModByteWr.Next_addr[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li02_li02_output_0_0_to_dffre_ModByteWr.Next_addr[2]_input_0_0  (
        .datain(\lut_$abc$2625$li02_li02_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_0  (
        .datain(\dffre_ModByteWr.Next_addr[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li03_li03_output_0_0_to_dffre_ModByteWr.Next_addr[3]_input_0_0  (
        .datain(\lut_$abc$2625$li03_li03_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[3]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_4  (
        .datain(\dffre_ModByteWr.Next_addr[3]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li04_li04_output_0_0_to_dffre_ModByteWr.Next_addr[4]_input_0_0  (
        .datain(\lut_$abc$2625$li04_li04_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[4]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_3  (
        .datain(\dffre_ModByteWr.Next_addr[4]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li05_li05_output_0_0_to_dffre_ModByteWr.Next_addr[5]_input_0_0  (
        .datain(\lut_$abc$2625$li05_li05_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[5]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_0  (
        .datain(\dffre_ModByteWr.Next_addr[5]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li06_li06_output_0_0_to_dffre_ModByteWr.Next_addr[6]_input_0_0  (
        .datain(\lut_$abc$2625$li06_li06_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[6]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_0  (
        .datain(\dffre_ModByteWr.Next_addr[6]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li07_li07_output_0_0_to_dffre_ModByteWr.Next_addr[7]_input_0_0  (
        .datain(\lut_$abc$2625$li07_li07_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[7]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_4  (
        .datain(\dffre_ModByteWr.Next_addr[7]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li08_li08_output_0_0_to_dffre_ModByteWr.Next_addr[8]_input_0_0  (
        .datain(\lut_$abc$2625$li08_li08_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[8]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_4  (
        .datain(\dffre_ModByteWr.Next_addr[8]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li09_li09_output_0_0_to_dffre_ModByteWr.Next_addr[9]_input_0_0  (
        .datain(\lut_$abc$2625$li09_li09_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[9]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_4  (
        .datain(\dffre_ModByteWr.Next_addr[9]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li10_li10_output_0_0_to_dffre_ModByteWr.Next_addr[10]_input_0_0  (
        .datain(\lut_$abc$2625$li10_li10_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[10]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_3  (
        .datain(\dffre_ModByteWr.Next_addr[10]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li11_li11_output_0_0_to_dffre_ModByteWr.Next_addr[11]_input_0_0  (
        .datain(\lut_$abc$2625$li11_li11_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[11]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_3  (
        .datain(\dffre_ModByteWr.Next_addr[11]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li12_li12_output_0_0_to_dffre_ModByteWr.Next_addr[12]_input_0_0  (
        .datain(\lut_$abc$2625$li12_li12_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[12]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_2  (
        .datain(\dffre_ModByteWr.Next_addr[12]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li13_li13_output_0_0_to_dffre_ModByteWr.Next_addr[13]_input_0_0  (
        .datain(\lut_$abc$2625$li13_li13_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[13]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_0  (
        .datain(\dffre_ModByteWr.Next_addr[13]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2625$li14_li14_output_0_0_to_dffre_ModByteWr.Next_addr[14]_input_0_0  (
        .datain(\lut_$abc$2625$li14_li14_output_0_0 ),
        .dataout(\dffre_ModByteWr.Next_addr[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Next_addr[14]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_3  (
        .datain(\dffre_ModByteWr.Next_addr[14]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_output_0_0_to_dffre_ModByteWr.Current_addr[1]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[3]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[5]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[4]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[2]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[1]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[10]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[8]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[11]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[9]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[6]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[7]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[13]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[14]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[0]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0_to_dffre_ModByteWr.Current_addr[12]_input_2_0  (
        .datain(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_output_0_0_to_dffre_ModByteWr.Current_addr[2]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_output_0_0_to_dffre_ModByteWr.Current_addr[3]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_output_0_0_to_dffre_ModByteWr.Current_addr[4]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_output_0_0_to_dffre_ModByteWr.Current_addr[5]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_output_0_0_to_dffre_ModByteWr.Current_addr[6]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_output_0_0_to_dffre_ModByteWr.Current_addr[7]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_output_0_0_to_dffre_ModByteWr.Current_addr[8]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_output_0_0_to_dffre_ModByteWr.Current_addr[9]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_output_0_0_to_dffre_ModByteWr.Current_addr[10]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_output_0_0_to_dffre_ModByteWr.Current_addr[11]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_output_0_0_to_dffre_ModByteWr.Current_addr[12]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_output_0_0_to_dffre_ModByteWr.Current_addr[13]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_output_0_0_to_dffre_ModByteWr.Current_addr[14]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_output_0_0_to_dffre_ModByteWr.Current_addr[0]_input_0_0  (
        .datain(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_output_0_0 ),
        .dataout(\dffre_ModByteWr.Current_addr[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.COUNT[3]_output_0_0_to_dffre_$auto$clkbufmap.cc:266:execute$6726_input_0_0  (
        .datain(\dffre_ModSerial2Byte.COUNT[3]_output_0_0 ),
        .dataout(\dffre_$auto$clkbufmap.cc:266:execute$6726_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.COUNT[3]_output_0_0_to_lut_$abc$2764$li10_li10_input_0_2  (
        .datain(\dffre_ModSerial2Byte.COUNT[3]_output_0_0 ),
        .dataout(\lut_$abc$2764$li10_li10_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModSerial2Byte.Byte[8]_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_$auto$clkbufmap.cc:266:execute$6726_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_$auto$clkbufmap.cc:266:execute$6726_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModSerial2Byte.Byte[7]_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModSerial2Byte.Byte[6]_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModSerial2Byte.COUNT[3]_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModSerial2Byte.COUNT[0]_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModSerial2Byte.Byte[2]_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModSerial2Byte.Byte[3]_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModSerial2Byte.COUNT[2]_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModSerial2Byte.COUNT[1]_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModSerial2Byte.Byte[5]_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModSerial2Byte.Byte[4]_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModSerial2Byte.Byte[1]_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModSerial2Byte.Byte[0]_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[0]_output_0_0_to_dffre_ModSerial2Byte.Byte[1]_input_0_0  (
        .datain(\dffre_ModSerial2Byte.Byte[0]_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[0]_output_0_0_to_dffre_ModByteWr.ACK_input_0_0  (
        .datain(\dffre_ModSerial2Byte.Byte[0]_output_0_0 ),
        .dataout(\dffre_ModByteWr.ACK_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[1]_output_0_0_to_lut_$abc$2847$li0_li0_input_0_2  (
        .datain(\dffre_ModSerial2Byte.Byte[1]_output_0_0 ),
        .dataout(\lut_$abc$2847$li0_li0_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[1]_output_0_0_to_dffre_ModSerial2Byte.Byte[2]_input_0_0  (
        .datain(\dffre_ModSerial2Byte.Byte[1]_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[2]_output_0_0_to_lut_$abc$2847$li1_li1_input_0_4  (
        .datain(\dffre_ModSerial2Byte.Byte[2]_output_0_0 ),
        .dataout(\lut_$abc$2847$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[2]_output_0_0_to_dffre_ModSerial2Byte.Byte[3]_input_0_0  (
        .datain(\dffre_ModSerial2Byte.Byte[2]_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[3]_output_0_0_to_lut_$abc$2847$li2_li2_input_0_3  (
        .datain(\dffre_ModSerial2Byte.Byte[3]_output_0_0 ),
        .dataout(\lut_$abc$2847$li2_li2_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[3]_output_0_0_to_dffre_ModSerial2Byte.Byte[4]_input_0_0  (
        .datain(\dffre_ModSerial2Byte.Byte[3]_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[4]_output_0_0_to_lut_$abc$2847$li3_li3_input_0_2  (
        .datain(\dffre_ModSerial2Byte.Byte[4]_output_0_0 ),
        .dataout(\lut_$abc$2847$li3_li3_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[4]_output_0_0_to_dffre_ModSerial2Byte.Byte[5]_input_0_0  (
        .datain(\dffre_ModSerial2Byte.Byte[4]_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[5]_output_0_0_to_lut_$abc$2847$li4_li4_input_0_1  (
        .datain(\dffre_ModSerial2Byte.Byte[5]_output_0_0 ),
        .dataout(\lut_$abc$2847$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[5]_output_0_0_to_dffre_ModSerial2Byte.Byte[6]_input_0_0  (
        .datain(\dffre_ModSerial2Byte.Byte[5]_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[6]_output_0_0_to_lut_$abc$2847$li5_li5_input_0_4  (
        .datain(\dffre_ModSerial2Byte.Byte[6]_output_0_0 ),
        .dataout(\lut_$abc$2847$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[6]_output_0_0_to_dffre_ModSerial2Byte.Byte[7]_input_0_0  (
        .datain(\dffre_ModSerial2Byte.Byte[6]_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[7]_output_0_0_to_lut_$abc$2847$li6_li6_input_0_3  (
        .datain(\dffre_ModSerial2Byte.Byte[7]_output_0_0 ),
        .dataout(\lut_$abc$2847$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[7]_output_0_0_to_dffre_ModSerial2Byte.Byte[8]_input_0_0  (
        .datain(\dffre_ModSerial2Byte.Byte[7]_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.Byte[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.Byte[8]_output_0_0_to_lut_$abc$2847$li7_li7_input_0_0  (
        .datain(\dffre_ModSerial2Byte.Byte[8]_output_0_0 ),
        .dataout(\lut_$abc$2847$li7_li7_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2764$li10_li10_output_0_0_to_dffre_ModSerial2Byte.COUNT[0]_input_0_0  (
        .datain(\lut_$abc$2764$li10_li10_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.COUNT[0]_output_0_0_to_lut_$abc$2764$li13_li13_input_0_1  (
        .datain(\dffre_ModSerial2Byte.COUNT[0]_output_0_0 ),
        .dataout(\lut_$abc$2764$li13_li13_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.COUNT[0]_output_0_0_to_lut_$abc$2764$li10_li10_input_0_1  (
        .datain(\dffre_ModSerial2Byte.COUNT[0]_output_0_0 ),
        .dataout(\lut_$abc$2764$li10_li10_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.COUNT[0]_output_0_0_to_lut_$abc$2764$li12_li12_input_0_1  (
        .datain(\dffre_ModSerial2Byte.COUNT[0]_output_0_0 ),
        .dataout(\lut_$abc$2764$li12_li12_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.COUNT[0]_output_0_0_to_lut_$abc$2764$li11_li11_input_0_1  (
        .datain(\dffre_ModSerial2Byte.COUNT[0]_output_0_0 ),
        .dataout(\lut_$abc$2764$li11_li11_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2764$li11_li11_output_0_0_to_dffre_ModSerial2Byte.COUNT[1]_input_0_0  (
        .datain(\lut_$abc$2764$li11_li11_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.COUNT[1]_output_0_0_to_lut_$abc$2764$li13_li13_input_0_3  (
        .datain(\dffre_ModSerial2Byte.COUNT[1]_output_0_0 ),
        .dataout(\lut_$abc$2764$li13_li13_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.COUNT[1]_output_0_0_to_lut_$abc$2764$li12_li12_input_0_3  (
        .datain(\dffre_ModSerial2Byte.COUNT[1]_output_0_0 ),
        .dataout(\lut_$abc$2764$li12_li12_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.COUNT[1]_output_0_0_to_lut_$abc$2764$li11_li11_input_0_3  (
        .datain(\dffre_ModSerial2Byte.COUNT[1]_output_0_0 ),
        .dataout(\lut_$abc$2764$li11_li11_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2764$li12_li12_output_0_0_to_dffre_ModSerial2Byte.COUNT[2]_input_0_0  (
        .datain(\lut_$abc$2764$li12_li12_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.COUNT[2]_output_0_0_to_lut_$abc$2764$li13_li13_input_0_0  (
        .datain(\dffre_ModSerial2Byte.COUNT[2]_output_0_0 ),
        .dataout(\lut_$abc$2764$li13_li13_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModSerial2Byte.COUNT[2]_output_0_0_to_lut_$abc$2764$li12_li12_input_0_0  (
        .datain(\dffre_ModSerial2Byte.COUNT[2]_output_0_0 ),
        .dataout(\lut_$abc$2764$li12_li12_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2764$li13_li13_output_0_0_to_dffre_ModSerial2Byte.COUNT[3]_input_0_0  (
        .datain(\lut_$abc$2764$li13_li13_output_0_0 ),
        .dataout(\dffre_ModSerial2Byte.COUNT[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.next_state[0]_output_0_0_to_dffre_ModByteWr.state_reg[0]_input_0_0  (
        .datain(\dffre_ModByteWr.next_state[0]_output_0_0 ),
        .dataout(\dffre_ModByteWr.state_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$6648$new_new_n134___input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n134___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2625$li00_li00_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2625$li00_li00_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2625$li01_li01_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2625$li01_li01_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2876$li0_li0_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2876$li0_li0_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2625$li02_li02_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2625$li02_li02_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2847$li2_li2_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2847$li2_li2_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2847$li1_li1_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2847$li1_li1_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2847$li6_li6_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2847$li6_li6_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2847$li5_li5_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2847$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2847$li3_li3_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2847$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2847$li4_li4_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2847$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2847$li7_li7_input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2847$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2847$li0_li0_input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2847$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2876$li1_li1_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2876$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2939$li0_li0_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2939$li0_li0_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[0]_output_0_0_to_lut_$abc$2930$li0_li0_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2930$li0_li0_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0_to_dffre_ModByteWr.state_reg[0]_input_1_0  (
        .datain(\lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 ),
        .dataout(\dffre_ModByteWr.state_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0_to_dffre_ModStSp.mod1.SpState_reg[0]_input_1_0  (
        .datain(\lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 ),
        .dataout(\dffre_ModStSp.mod1.SpState_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0_to_dffre_ModStSp.mod2.StState_reg[1]_input_1_0  (
        .datain(\lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 ),
        .dataout(\dffre_ModStSp.mod2.StState_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0_to_dffre_ModRW.state_reg[0]_input_1_0  (
        .datain(\lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 ),
        .dataout(\dffre_ModRW.state_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0_to_dffre_ModStSp.mod2.StState_reg[0]_input_1_0  (
        .datain(\lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 ),
        .dataout(\dffre_ModStSp.mod2.StState_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0_to_dffre_ModStSp.mod1.SpState_reg[1]_input_1_0  (
        .datain(\lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 ),
        .dataout(\dffre_ModStSp.mod1.SpState_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0_to_dffre_ModByteWr.state_reg[1]_input_1_0  (
        .datain(\lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 ),
        .dataout(\dffre_ModByteWr.state_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0_to_dffre_ModByteWr.state_reg[2]_input_1_0  (
        .datain(\lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 ),
        .dataout(\dffre_ModByteWr.state_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.next_state[1]_output_0_0_to_dffre_ModByteWr.state_reg[1]_input_0_0  (
        .datain(\dffre_ModByteWr.next_state[1]_output_0_0 ),
        .dataout(\dffre_ModByteWr.state_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$6648$new_new_n134___input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n134___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2625$li00_li00_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2625$li00_li00_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2625$li01_li01_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2625$li01_li01_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2876$li0_li0_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2876$li0_li0_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2625$li02_li02_input_0_5  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2625$li02_li02_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2847$li2_li2_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2847$li2_li2_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2847$li1_li1_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2847$li1_li1_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2847$li6_li6_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2847$li6_li6_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2847$li5_li5_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2847$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2847$li3_li3_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2847$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2847$li4_li4_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2847$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2847$li7_li7_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2847$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2847$li0_li0_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2847$li0_li0_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2876$li1_li1_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2876$li1_li1_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2939$li0_li0_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2939$li0_li0_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2930$li0_li0_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2930$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[1]_output_0_0_to_lut_$abc$2908$li0_li0_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2908$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.next_state[2]_output_0_0_to_dffre_ModByteWr.state_reg[2]_input_0_0  (
        .datain(\dffre_ModByteWr.next_state[2]_output_0_0 ),
        .dataout(\dffre_ModByteWr.state_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$6648$new_new_n134___input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$6648$new_new_n134___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2625$li00_li00_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2625$li00_li00_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2625$li01_li01_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2625$li01_li01_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2876$li0_li0_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2876$li0_li0_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2625$li02_li02_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2625$li02_li02_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2847$li2_li2_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2847$li2_li2_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2847$li1_li1_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2847$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2847$li6_li6_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2847$li6_li6_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2847$li5_li5_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2847$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2847$li3_li3_input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2847$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2847$li4_li4_input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2847$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2847$li7_li7_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2847$li7_li7_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2847$li0_li0_input_0_1  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2847$li0_li0_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_0  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2876$li1_li1_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2876$li1_li1_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_3  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2939$li0_li0_input_0_4  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2939$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2930$li0_li0_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2930$li0_li0_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.state_reg[2]_output_0_0_to_lut_$abc$2908$li0_li0_input_0_2  (
        .datain(\dffre_ModByteWr.state_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2908$li0_li0_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2809$li3_li3_output_0_0_to_dffre_ModRW.state_reg[0]_input_0_0  (
        .datain(\lut_$abc$2809$li3_li3_output_0_0 ),
        .dataout(\dffre_ModRW.state_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModRW.state_reg[0]_output_0_0_to_lut_$abc$2809$li3_li3_input_0_4  (
        .datain(\dffre_ModRW.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2809$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModRW.state_reg[0]_output_0_0_to_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_4  (
        .datain(\dffre_ModRW.state_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2809$li4_li4_output_0_0_to_dffre_ModStSp.mod1.SpState_reg[0]_input_0_0  (
        .datain(\lut_$abc$2809$li4_li4_output_0_0 ),
        .dataout(\dffre_ModStSp.mod1.SpState_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod1.SpState_reg[0]_output_0_0_to_lut_$abc$2809$li4_li4_input_0_2  (
        .datain(\dffre_ModStSp.mod1.SpState_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2809$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod1.SpState_reg[0]_output_0_0_to_lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_input_0_2  (
        .datain(\dffre_ModStSp.mod1.SpState_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod1.SpState_reg[0]_output_0_0_to_lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_input_0_2  (
        .datain(\dffre_ModStSp.mod1.SpState_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod1.SpState_reg[0]_output_0_0_to_lut_$abc$1775$li5_li5_input_0_4  (
        .datain(\dffre_ModStSp.mod1.SpState_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1775$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1775$li5_li5_output_0_0_to_dffre_ModStSp.mod1.SpState_reg[1]_input_0_0  (
        .datain(\lut_$abc$1775$li5_li5_output_0_0 ),
        .dataout(\dffre_ModStSp.mod1.SpState_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod1.SpState_reg[1]_output_0_0_to_lut_$abc$2809$li4_li4_input_0_4  (
        .datain(\dffre_ModStSp.mod1.SpState_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2809$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod1.SpState_reg[1]_output_0_0_to_lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_input_0_4  (
        .datain(\dffre_ModStSp.mod1.SpState_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod1.SpState_reg[1]_output_0_0_to_lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_input_0_4  (
        .datain(\dffre_ModStSp.mod1.SpState_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod1.SpState_reg[1]_output_0_0_to_lut_$abc$1775$li5_li5_input_0_0  (
        .datain(\dffre_ModStSp.mod1.SpState_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1775$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2809$li6_li6_output_0_0_to_dffre_ModStSp.mod2.StState_reg[0]_input_0_0  (
        .datain(\lut_$abc$2809$li6_li6_output_0_0 ),
        .dataout(\dffre_ModStSp.mod2.StState_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod2.StState_reg[0]_output_0_0_to_lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_input_0_2  (
        .datain(\dffre_ModStSp.mod2.StState_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod2.StState_reg[0]_output_0_0_to_lut_$abc$1775$li7_li7_input_0_1  (
        .datain(\dffre_ModStSp.mod2.StState_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1775$li7_li7_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod2.StState_reg[0]_output_0_0_to_lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_input_0_1  (
        .datain(\dffre_ModStSp.mod2.StState_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod2.StState_reg[0]_output_0_0_to_lut_$abc$2809$li6_li6_input_0_1  (
        .datain(\dffre_ModStSp.mod2.StState_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2809$li6_li6_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1775$li7_li7_output_0_0_to_dffre_ModStSp.mod2.StState_reg[1]_input_0_0  (
        .datain(\lut_$abc$1775$li7_li7_output_0_0 ),
        .dataout(\dffre_ModStSp.mod2.StState_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod2.StState_reg[1]_output_0_0_to_lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_input_0_3  (
        .datain(\dffre_ModStSp.mod2.StState_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod2.StState_reg[1]_output_0_0_to_lut_$abc$1775$li7_li7_input_0_3  (
        .datain(\dffre_ModStSp.mod2.StState_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1775$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod2.StState_reg[1]_output_0_0_to_lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_input_0_3  (
        .datain(\dffre_ModStSp.mod2.StState_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod2.StState_reg[1]_output_0_0_to_lut_$abc$2809$li6_li6_input_0_3  (
        .datain(\dffre_ModStSp.mod2.StState_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2809$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2847$li0_li0_output_0_0_to_dffre_ModByteWr.Dout[0]_input_0_0  (
        .datain(\lut_$abc$2847$li0_li0_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0_to_dffre_ModByteWr.Dout[2]_input_2_0  (
        .datain(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0_to_dffre_ModByteWr.Dout[1]_input_2_0  (
        .datain(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0_to_dffre_ModByteWr.Dout[6]_input_2_0  (
        .datain(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0_to_dffre_ModByteWr.Dout[5]_input_2_0  (
        .datain(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0_to_dffre_ModByteWr.Dout[3]_input_2_0  (
        .datain(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0_to_dffre_ModByteWr.Dout[4]_input_2_0  (
        .datain(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0_to_dffre_ModByteWr.Dout[7]_input_2_0  (
        .datain(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0_to_dffre_ModByteWr.Dout[0]_input_2_0  (
        .datain(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2847$li1_li1_output_0_0_to_dffre_ModByteWr.Dout[1]_input_0_0  (
        .datain(\lut_$abc$2847$li1_li1_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2847$li2_li2_output_0_0_to_dffre_ModByteWr.Dout[2]_input_0_0  (
        .datain(\lut_$abc$2847$li2_li2_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2847$li3_li3_output_0_0_to_dffre_ModByteWr.Dout[3]_input_0_0  (
        .datain(\lut_$abc$2847$li3_li3_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2847$li4_li4_output_0_0_to_dffre_ModByteWr.Dout[4]_input_0_0  (
        .datain(\lut_$abc$2847$li4_li4_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2847$li5_li5_output_0_0_to_dffre_ModByteWr.Dout[5]_input_0_0  (
        .datain(\lut_$abc$2847$li5_li5_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2847$li6_li6_output_0_0_to_dffre_ModByteWr.Dout[6]_input_0_0  (
        .datain(\lut_$abc$2847$li6_li6_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2847$li7_li7_output_0_0_to_dffre_ModByteWr.Dout[7]_input_0_0  (
        .datain(\lut_$abc$2847$li7_li7_output_0_0 ),
        .dataout(\dffre_ModByteWr.Dout[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2876$li0_li0_output_0_0_to_dffre_ModByteWr.next_state[0]_input_0_0  (
        .datain(\lut_$abc$2876$li0_li0_output_0_0 ),
        .dataout(\dffre_ModByteWr.next_state[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2876$li1_li1_output_0_0_to_dffre_ModByteWr.next_state[1]_input_0_0  (
        .datain(\lut_$abc$2876$li1_li1_output_0_0 ),
        .dataout(\dffre_ModByteWr.next_state[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_output_0_0_to_dffre_ModByteWr.next_state[2]_input_0_0  (
        .datain(\lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_output_0_0 ),
        .dataout(\dffre_ModByteWr.next_state[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_ModStSp.mod2.ModStart.StLatch.Q_output_0_0_to_lut_$abc$2809$li3_li3_input_0_2  (
        .datain(\dffnre_ModStSp.mod2.ModStart.StLatch.Q_output_0_0 ),
        .dataout(\lut_$abc$2809$li3_li3_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_ModStSp.mod2.ModStart.StLatch.Q_output_0_0_to_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_2  (
        .datain(\dffnre_ModStSp.mod2.ModStart.StLatch.Q_output_0_0 ),
        .dataout(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_ModStSp.mod2.ModStart.StLatch.Q_output_0_0_to_lut_$abc$2809$li6_li6_input_0_0  (
        .datain(\dffnre_ModStSp.mod2.ModStart.StLatch.Q_output_0_0 ),
        .dataout(\lut_$abc$2809$li6_li6_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_output_0_0_to_dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_output_0_0 ),
        .dataout(\dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2908$li0_li0_output_0_0_to_dffre_ModByteWr.We_input_0_0  (
        .datain(\lut_$abc$2908$li0_li0_output_0_0 ),
        .dataout(\dffre_ModByteWr.We_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_output_0_0_to_dffre_ModByteWr.Ce_input_2_0  (
        .datain(\lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_output_0_0 ),
        .dataout(\dffre_ModByteWr.Ce_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_output_0_0_to_dffre_ModByteWr.We_input_2_0  (
        .datain(\lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_output_0_0 ),
        .dataout(\dffre_ModByteWr.We_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod1.ModStop.SpLatch.Q_output_0_0_to_lut_$abc$2809$li4_li4_input_0_0  (
        .datain(\dffre_ModStSp.mod1.ModStop.SpLatch.Q_output_0_0 ),
        .dataout(\lut_$abc$2809$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod1.ModStop.SpLatch.Q_output_0_0_to_lut_$abc$2809$li3_li3_input_0_0  (
        .datain(\dffre_ModStSp.mod1.ModStop.SpLatch.Q_output_0_0 ),
        .dataout(\lut_$abc$2809$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModStSp.mod1.ModStop.SpLatch.Q_output_0_0_to_lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_0  (
        .datain(\dffre_ModStSp.mod1.ModStop.SpLatch.Q_output_0_0 ),
        .dataout(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2930$li0_li0_output_0_0_to_dffre_ModByteWr.Ce_input_0_0  (
        .datain(\lut_$abc$2930$li0_li0_output_0_0 ),
        .dataout(\dffre_ModByteWr.Ce_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2939$li0_li0_output_0_0_to_dffre_ModByteWr.RstByteRdy_input_0_0  (
        .datain(\lut_$abc$2939$li0_li0_output_0_0 ),
        .dataout(\dffre_ModByteWr.RstByteRdy_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_output_0_0_to_dffre_ModByteWr.RstByteRdy_input_2_0  (
        .datain(\lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_output_0_0 ),
        .dataout(\dffre_ModByteWr.RstByteRdy_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.RstByteRdy_output_0_0_to_lut_$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_1  (
        .datain(\dffre_ModByteWr.RstByteRdy_output_0_0 ),
        .dataout(\lut_$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Mod1.DOUT_output_0_0_to_lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_3  (
        .datain(\dffre_ModByteWr.Mod1.DOUT_output_0_0 ),
        .dataout(\lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Mod1.DOUT_output_0_0_to_lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_4  (
        .datain(\dffre_ModByteWr.Mod1.DOUT_output_0_0 ),
        .dataout(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Mod1.DOUT_output_0_0_to_lut_$abc$2876$li0_li0_input_0_4  (
        .datain(\dffre_ModByteWr.Mod1.DOUT_output_0_0 ),
        .dataout(\lut_$abc$2876$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Mod1.DOUT_output_0_0_to_lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_1  (
        .datain(\dffre_ModByteWr.Mod1.DOUT_output_0_0 ),
        .dataout(\lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Mod1.DOUT_output_0_0_to_lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_1  (
        .datain(\dffre_ModByteWr.Mod1.DOUT_output_0_0 ),
        .dataout(\lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ModByteWr.Mod1.DOUT_output_0_0_to_lut_$abc$2876$li1_li1_input_0_4  (
        .datain(\dffre_ModByteWr.Mod1.DOUT_output_0_0 ),
        .dataout(\lut_$abc$2876$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0_to_dffre_ModByteWr.Mod1.DOUT_input_1_0  (
        .datain(\lut_$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 ),
        .dataout(\dffre_ModByteWr.Mod1.DOUT_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_output_0_0_to_dffre_ModByteWr.ACK_input_2_0  (
        .datain(\lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_output_0_0 ),
        .dataout(\dffre_ModByteWr.ACK_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_ModStSp.mod1.RstStop_output_0_0_to_lut_ModStSp.mod1.RstStop_input_0_2  (
        .datain(\lut_ModStSp.mod1.RstStop_output_0_0 ),
        .dataout(\lut_ModStSp.mod1.RstStop_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_ModStSp.mod1.RstStop_output_0_0_to_lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_2  (
        .datain(\lut_ModStSp.mod1.RstStop_output_0_0 ),
        .dataout(\lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_ModStSp.mod2.RstStart_output_0_0_to_lut_ModStSp.mod2.RstStart_input_0_0  (
        .datain(\lut_ModStSp.mod2.RstStart_output_0_0 ),
        .dataout(\lut_ModStSp.mod2.RstStart_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_ModStSp.mod2.RstStart_output_0_0_to_lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_input_0_0  (
        .datain(\lut_ModStSp.mod2.RstStart_output_0_0 ),
        .dataout(\lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_output_0_0_to_lut_ModStSp.mod1.RstStop_input_0_1  (
        .datain(\lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_output_0_0 ),
        .dataout(\lut_ModStSp.mod1.RstStop_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n134___output_0_0_to_lut_$abc$2625$li04_li04_input_0_3  (
        .datain(\lut_$abc$6648$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2625$li04_li04_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n134___output_0_0_to_lut_$abc$2625$li03_li03_input_0_1  (
        .datain(\lut_$abc$6648$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2625$li03_li03_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n134___output_0_0_to_lut_$abc$2625$li05_li05_input_0_3  (
        .datain(\lut_$abc$6648$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2625$li05_li05_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n134___output_0_0_to_lut_$abc$2625$li06_li06_input_0_3  (
        .datain(\lut_$abc$6648$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2625$li06_li06_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n134___output_0_0_to_lut_$abc$2625$li11_li11_input_0_2  (
        .datain(\lut_$abc$6648$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2625$li11_li11_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n134___output_0_0_to_lut_$abc$2625$li10_li10_input_0_2  (
        .datain(\lut_$abc$6648$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2625$li10_li10_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n134___output_0_0_to_lut_$abc$2625$li09_li09_input_0_2  (
        .datain(\lut_$abc$6648$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2625$li09_li09_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n134___output_0_0_to_lut_$abc$2625$li07_li07_input_0_4  (
        .datain(\lut_$abc$6648$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2625$li07_li07_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n134___output_0_0_to_lut_$abc$2625$li08_li08_input_0_4  (
        .datain(\lut_$abc$6648$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2625$li08_li08_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n134___output_0_0_to_lut_$abc$2625$li13_li13_input_0_1  (
        .datain(\lut_$abc$6648$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2625$li13_li13_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n134___output_0_0_to_lut_$abc$2625$li12_li12_input_0_1  (
        .datain(\lut_$abc$6648$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2625$li12_li12_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n134___output_0_0_to_lut_$abc$2625$li14_li14_input_0_3  (
        .datain(\lut_$abc$6648$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2625$li14_li14_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_output_0_0_to_lut_ModStSp.mod1.RstStop_input_0_0  (
        .datain(\lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_output_0_0 ),
        .dataout(\lut_ModStSp.mod1.RstStop_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_output_0_0_to_lut_ModStSp.mod2.RstStart_input_0_1  (
        .datain(\lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_output_0_0 ),
        .dataout(\lut_ModStSp.mod2.RstStart_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_output_0_0_to_lut_ModStSp.mod2.RstStart_input_0_4  (
        .datain(\lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_output_0_0 ),
        .dataout(\lut_ModStSp.mod2.RstStart_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n171___output_0_0_to_lut_$abc$2625$li05_li05_input_0_1  (
        .datain(\lut_$abc$6648$new_new_n171___output_0_0 ),
        .dataout(\lut_$abc$2625$li05_li05_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n174___output_0_0_to_lut_$abc$2625$li06_li06_input_0_0  (
        .datain(\lut_$abc$6648$new_new_n174___output_0_0 ),
        .dataout(\lut_$abc$2625$li06_li06_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n174___output_0_0_to_lut_$abc$2625$li11_li11_input_0_3  (
        .datain(\lut_$abc$6648$new_new_n174___output_0_0 ),
        .dataout(\lut_$abc$2625$li11_li11_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n174___output_0_0_to_lut_$abc$2625$li10_li10_input_0_3  (
        .datain(\lut_$abc$6648$new_new_n174___output_0_0 ),
        .dataout(\lut_$abc$2625$li10_li10_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n174___output_0_0_to_lut_$abc$2625$li09_li09_input_0_3  (
        .datain(\lut_$abc$6648$new_new_n174___output_0_0 ),
        .dataout(\lut_$abc$2625$li09_li09_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n174___output_0_0_to_lut_$abc$2625$li07_li07_input_0_3  (
        .datain(\lut_$abc$6648$new_new_n174___output_0_0 ),
        .dataout(\lut_$abc$2625$li07_li07_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n174___output_0_0_to_lut_$abc$2625$li08_li08_input_0_3  (
        .datain(\lut_$abc$6648$new_new_n174___output_0_0 ),
        .dataout(\lut_$abc$2625$li08_li08_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n174___output_0_0_to_lut_$abc$2625$li13_li13_input_0_4  (
        .datain(\lut_$abc$6648$new_new_n174___output_0_0 ),
        .dataout(\lut_$abc$2625$li13_li13_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n174___output_0_0_to_lut_$abc$2625$li12_li12_input_0_4  (
        .datain(\lut_$abc$6648$new_new_n174___output_0_0 ),
        .dataout(\lut_$abc$2625$li12_li12_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n174___output_0_0_to_lut_$abc$2625$li14_li14_input_0_4  (
        .datain(\lut_$abc$6648$new_new_n174___output_0_0 ),
        .dataout(\lut_$abc$2625$li14_li14_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n178___output_0_0_to_lut_$abc$2625$li11_li11_input_0_4  (
        .datain(\lut_$abc$6648$new_new_n178___output_0_0 ),
        .dataout(\lut_$abc$2625$li11_li11_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n178___output_0_0_to_lut_$abc$2625$li10_li10_input_0_4  (
        .datain(\lut_$abc$6648$new_new_n178___output_0_0 ),
        .dataout(\lut_$abc$2625$li10_li10_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n178___output_0_0_to_lut_$abc$2625$li09_li09_input_0_4  (
        .datain(\lut_$abc$6648$new_new_n178___output_0_0 ),
        .dataout(\lut_$abc$2625$li09_li09_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n182___output_0_0_to_lut_$abc$2625$li13_li13_input_0_0  (
        .datain(\lut_$abc$6648$new_new_n182___output_0_0 ),
        .dataout(\lut_$abc$2625$li13_li13_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n182___output_0_0_to_lut_$abc$2625$li12_li12_input_0_2  (
        .datain(\lut_$abc$6648$new_new_n182___output_0_0 ),
        .dataout(\lut_$abc$2625$li12_li12_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6648$new_new_n182___output_0_0_to_lut_$abc$2625$li14_li14_input_0_2  (
        .datain(\lut_$abc$6648$new_new_n182___output_0_0 ),
        .dataout(\lut_$abc$2625$li14_li14_input_0_2 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]  (
        .in({
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_4 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_3 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_2 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[3]  (
        .C(\dffre_ModByteWr.Current_addr[3]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[3]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[3]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[3]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]  (
        .in({
            1'b0,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_3 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_2 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_1 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_0 
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[5]  (
        .C(\dffre_ModByteWr.Current_addr[5]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[5]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[5]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[5]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[5]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001010101010101010101010101010101010101010101010101010101010101)
    ) \lut_$abc$6648$new_new_n171__  (
        .in({
            \lut_$abc$6648$new_new_n171___input_0_5 ,
            \lut_$abc$6648$new_new_n171___input_0_4 ,
            \lut_$abc$6648$new_new_n171___input_0_3 ,
            \lut_$abc$6648$new_new_n171___input_0_2 ,
            \lut_$abc$6648$new_new_n171___input_0_1 ,
            \lut_$abc$6648$new_new_n171___input_0_0 
         }),
        .out(\lut_$abc$6648$new_new_n171___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000010000000000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]  (
        .in({
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_4 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_3 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_2 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[4]  (
        .C(\dffre_ModByteWr.Current_addr[4]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[4]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[4]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[4]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut_$abc$6648$new_new_n134__  (
        .in({
            \lut_$abc$6648$new_new_n134___input_0_4 ,
            1'b0,
            \lut_$abc$6648$new_new_n134___input_0_2 ,
            \lut_$abc$6648$new_new_n134___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$6648$new_new_n134___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]  (
        .in({
            1'b0,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_3 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_2 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_1 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_0 
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[2]  (
        .C(\dffre_ModByteWr.Current_addr[2]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[2]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[2]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[2]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]  (
        .in({
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_4 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_3 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_2 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[1]  (
        .C(\dffre_ModByteWr.Current_addr[1]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[1]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[1]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[1]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110110000000000110011000000000011001100000000001100110000000000)
    ) \lut_$abc$2625$li04_li04  (
        .in({
            \lut_$abc$2625$li04_li04_input_0_5 ,
            \lut_$abc$2625$li04_li04_input_0_4 ,
            \lut_$abc$2625$li04_li04_input_0_3 ,
            \lut_$abc$2625$li04_li04_input_0_2 ,
            \lut_$abc$2625$li04_li04_input_0_1 ,
            \lut_$abc$2625$li04_li04_input_0_0 
         }),
        .out(\lut_$abc$2625$li04_li04_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[4]  (
        .C(\dffre_ModByteWr.Next_addr[4]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[4]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[4]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[4]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01001000100010001000100010001000)
    ) \lut_$abc$2625$li03_li03  (
        .in({
            \lut_$abc$2625$li03_li03_input_0_4 ,
            \lut_$abc$2625$li03_li03_input_0_3 ,
            \lut_$abc$2625$li03_li03_input_0_2 ,
            \lut_$abc$2625$li03_li03_input_0_1 ,
            \lut_$abc$2625$li03_li03_input_0_0 
         }),
        .out(\lut_$abc$2625$li03_li03_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[3]  (
        .C(\dffre_ModByteWr.Next_addr[3]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[3]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[3]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[3]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001000000000)
    ) \lut_$abc$2625$li00_li00  (
        .in({
            \lut_$abc$2625$li00_li00_input_0_4 ,
            \lut_$abc$2625$li00_li00_input_0_3 ,
            1'b0,
            \lut_$abc$2625$li00_li00_input_0_1 ,
            \lut_$abc$2625$li00_li00_input_0_0 
         }),
        .out(\lut_$abc$2625$li00_li00_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[0]  (
        .C(\dffre_ModByteWr.Next_addr[0]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[0]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[0]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[0]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000000010000000000000)
    ) \lut_$abc$2625$li01_li01  (
        .in({
            \lut_$abc$2625$li01_li01_input_0_4 ,
            \lut_$abc$2625$li01_li01_input_0_3 ,
            \lut_$abc$2625$li01_li01_input_0_2 ,
            \lut_$abc$2625$li01_li01_input_0_1 ,
            \lut_$abc$2625$li01_li01_input_0_0 
         }),
        .out(\lut_$abc$2625$li01_li01_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[1]  (
        .C(\dffre_ModByteWr.Next_addr[1]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[1]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[1]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[1]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$2625$li05_li05  (
        .in({
            1'b0,
            \lut_$abc$2625$li05_li05_input_0_3 ,
            1'b0,
            \lut_$abc$2625$li05_li05_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$2625$li05_li05_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[5]  (
        .C(\dffre_ModByteWr.Next_addr[5]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[5]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[5]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[5]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001001000000000)
    ) \lut_$abc$2625$li06_li06  (
        .in({
            1'b0,
            \lut_$abc$2625$li06_li06_input_0_3 ,
            \lut_$abc$2625$li06_li06_input_0_2 ,
            1'b0,
            \lut_$abc$2625$li06_li06_input_0_0 
         }),
        .out(\lut_$abc$2625$li06_li06_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[6]  (
        .C(\dffre_ModByteWr.Next_addr[6]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[6]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[6]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[6]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001000000000000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]  (
        .in({
            1'b0,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_3 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_2 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_1 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_0 
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[10]  (
        .C(\dffre_ModByteWr.Current_addr[10]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[10]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[10]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[10]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]  (
        .in({
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_4 ,
            1'b0,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_2 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_1 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_0 
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[8]  (
        .C(\dffre_ModByteWr.Current_addr[8]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[8]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[8]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[8]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100000000000)
    ) \lut_$abc$6648$new_new_n178__  (
        .in({
            1'b0,
            \lut_$abc$6648$new_new_n178___input_0_3 ,
            1'b0,
            \lut_$abc$6648$new_new_n178___input_0_1 ,
            \lut_$abc$6648$new_new_n178___input_0_0 
         }),
        .out(\lut_$abc$6648$new_new_n178___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001000000000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]  (
        .in({
            1'b0,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_3 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_2 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_1 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_0 
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[11]  (
        .C(\dffre_ModByteWr.Current_addr[11]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[11]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[11]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[11]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]  (
        .in({
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_4 ,
            1'b0,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_2 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_1 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_0 
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[9]  (
        .C(\dffre_ModByteWr.Current_addr[9]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[9]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[9]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[9]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001000000000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]  (
        .in({
            1'b0,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_3 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_2 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_1 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_0 
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[6]  (
        .C(\dffre_ModByteWr.Current_addr[6]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[6]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[6]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[6]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000000000000000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]  (
        .in({
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_4 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_3 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_2 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[7]  (
        .C(\dffre_ModByteWr.Current_addr[7]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[7]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[7]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[7]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111000011110000111100001111000010000000000000000000000000000000)
    ) \lut_$abc$2625$li11_li11  (
        .in({
            \lut_$abc$2625$li11_li11_input_0_5 ,
            \lut_$abc$2625$li11_li11_input_0_4 ,
            \lut_$abc$2625$li11_li11_input_0_3 ,
            \lut_$abc$2625$li11_li11_input_0_2 ,
            \lut_$abc$2625$li11_li11_input_0_1 ,
            \lut_$abc$2625$li11_li11_input_0_0 
         }),
        .out(\lut_$abc$2625$li11_li11_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[11]  (
        .C(\dffre_ModByteWr.Next_addr[11]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[11]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[11]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[11]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01100000101000001010000010100000)
    ) \lut_$abc$2625$li10_li10  (
        .in({
            \lut_$abc$2625$li10_li10_input_0_4 ,
            \lut_$abc$2625$li10_li10_input_0_3 ,
            \lut_$abc$2625$li10_li10_input_0_2 ,
            \lut_$abc$2625$li10_li10_input_0_1 ,
            \lut_$abc$2625$li10_li10_input_0_0 
         }),
        .out(\lut_$abc$2625$li10_li10_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[10]  (
        .C(\dffre_ModByteWr.Next_addr[10]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[10]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[10]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[10]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000010000000100000001000000)
    ) \lut_$abc$2625$li09_li09  (
        .in({
            \lut_$abc$2625$li09_li09_input_0_4 ,
            \lut_$abc$2625$li09_li09_input_0_3 ,
            \lut_$abc$2625$li09_li09_input_0_2 ,
            \lut_$abc$2625$li09_li09_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$2625$li09_li09_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[9]  (
        .C(\dffre_ModByteWr.Next_addr[9]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[9]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[9]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[9]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010100010100000000000000000000)
    ) \lut_$abc$2625$li07_li07  (
        .in({
            \lut_$abc$2625$li07_li07_input_0_4 ,
            \lut_$abc$2625$li07_li07_input_0_3 ,
            \lut_$abc$2625$li07_li07_input_0_2 ,
            \lut_$abc$2625$li07_li07_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$2625$li07_li07_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[7]  (
        .C(\dffre_ModByteWr.Next_addr[7]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[7]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[7]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[7]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101010101010100000000000000000)
    ) \lut_$abc$2625$li08_li08  (
        .in({
            \lut_$abc$2625$li08_li08_input_0_4 ,
            \lut_$abc$2625$li08_li08_input_0_3 ,
            \lut_$abc$2625$li08_li08_input_0_2 ,
            \lut_$abc$2625$li08_li08_input_0_1 ,
            \lut_$abc$2625$li08_li08_input_0_0 
         }),
        .out(\lut_$abc$2625$li08_li08_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[8]  (
        .C(\dffre_ModByteWr.Next_addr[8]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[8]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[8]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[8]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$6648$new_new_n182__  (
        .in({
            \lut_$abc$6648$new_new_n182___input_0_5 ,
            \lut_$abc$6648$new_new_n182___input_0_4 ,
            \lut_$abc$6648$new_new_n182___input_0_3 ,
            \lut_$abc$6648$new_new_n182___input_0_2 ,
            \lut_$abc$6648$new_new_n182___input_0_1 ,
            \lut_$abc$6648$new_new_n182___input_0_0 
         }),
        .out(\lut_$abc$6648$new_new_n182___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01001000110000001100000011000000)
    ) \lut_$abc$2625$li13_li13  (
        .in({
            \lut_$abc$2625$li13_li13_input_0_4 ,
            \lut_$abc$2625$li13_li13_input_0_3 ,
            \lut_$abc$2625$li13_li13_input_0_2 ,
            \lut_$abc$2625$li13_li13_input_0_1 ,
            \lut_$abc$2625$li13_li13_input_0_0 
         }),
        .out(\lut_$abc$2625$li13_li13_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[13]  (
        .C(\dffre_ModByteWr.Next_addr[13]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[13]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[13]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[13]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]  (
        .in({
            1'b0,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_3 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_2 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_1 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_0 
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[13]  (
        .C(\dffre_ModByteWr.Current_addr[13]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[13]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[13]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[13]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]  (
        .in({
            \lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000010000000000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]  (
        .in({
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_4 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_3 ,
            1'b0,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_1 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_0 
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[14]  (
        .C(\dffre_ModByteWr.Current_addr[14]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[14]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[14]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[14]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001010100)
    ) \lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458  (
        .in({
            \lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_4 ,
            1'b0,
            \lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_2 ,
            \lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_1 ,
            \lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_0 
         }),
        .out(\lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100010000000100010000000000)
    ) \lut_$abc$2625$li12_li12  (
        .in({
            \lut_$abc$2625$li12_li12_input_0_4 ,
            \lut_$abc$2625$li12_li12_input_0_3 ,
            \lut_$abc$2625$li12_li12_input_0_2 ,
            \lut_$abc$2625$li12_li12_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$2625$li12_li12_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[12]  (
        .C(\dffre_ModByteWr.Next_addr[12]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[12]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[12]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[12]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[12]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110110000000000110011000000000011001100000000001100110000000000)
    ) \lut_$abc$2625$li14_li14  (
        .in({
            \lut_$abc$2625$li14_li14_input_0_5 ,
            \lut_$abc$2625$li14_li14_input_0_4 ,
            \lut_$abc$2625$li14_li14_input_0_3 ,
            \lut_$abc$2625$li14_li14_input_0_2 ,
            \lut_$abc$2625$li14_li14_input_0_1 ,
            \lut_$abc$2625$li14_li14_input_0_0 
         }),
        .out(\lut_$abc$2625$li14_li14_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[14]  (
        .C(\dffre_ModByteWr.Next_addr[14]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[14]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[14]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[14]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[14]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$6648$new_new_n174__  (
        .in({
            \lut_$abc$6648$new_new_n174___input_0_5 ,
            \lut_$abc$6648$new_new_n174___input_0_4 ,
            \lut_$abc$6648$new_new_n174___input_0_3 ,
            \lut_$abc$6648$new_new_n174___input_0_2 ,
            \lut_$abc$6648$new_new_n174___input_0_1 ,
            \lut_$abc$6648$new_new_n174___input_0_0 
         }),
        .out(\lut_$abc$6648$new_new_n174___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]  (
        .in({
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_4 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_3 ,
            1'b0,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_1 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_0 
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[0]  (
        .C(\dffre_ModByteWr.Current_addr[0]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[0]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[0]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[0]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010011000)
    ) \lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444  (
        .in({
            1'b0,
            \lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_3 ,
            \lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_2 ,
            \lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_1 ,
            \lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_0 
         }),
        .out(\lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000000)
    ) \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]  (
        .in({
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_4 ,
            1'b0,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_2 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_1 ,
            \lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_0 
         }),
        .out(\lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Current_addr[12]  (
        .C(\dffre_ModByteWr.Current_addr[12]_clock_0_0 ),
        .D(\dffre_ModByteWr.Current_addr[12]_input_0_0 ),
        .E(\dffre_ModByteWr.Current_addr[12]_input_2_0 ),
        .R(\dffre_ModByteWr.Current_addr[12]_input_1_0 ),
        .Q(\dffre_ModByteWr.Current_addr[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101000001010000011100000011)
    ) \lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451  (
        .in({
            \lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_4 ,
            \lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_3 ,
            1'b0,
            \lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_1 ,
            \lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_0 
         }),
        .out(\lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000011100000000000000010)
    ) \lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467  (
        .in({
            \lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_4 ,
            \lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_3 ,
            \lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_2 ,
            \lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_1 ,
            \lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_0 
         }),
        .out(\lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11110011111100011111001111111101)
    ) \lut_$abc$2876$li0_li0  (
        .in({
            \lut_$abc$2876$li0_li0_input_0_4 ,
            \lut_$abc$2876$li0_li0_input_0_3 ,
            \lut_$abc$2876$li0_li0_input_0_2 ,
            \lut_$abc$2876$li0_li0_input_0_1 ,
            \lut_$abc$2876$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$2876$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.next_state[0]  (
        .C(\dffre_ModByteWr.next_state[0]_clock_0_0 ),
        .D(\dffre_ModByteWr.next_state[0]_input_0_0 ),
        .E(\dffre_ModByteWr.next_state[0]_input_2_0 ),
        .R(\dffre_ModByteWr.next_state[0]_input_1_0 ),
        .Q(\dffre_ModByteWr.next_state[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010100000000000001100)
    ) \lut_ModStSp.mod2.RstStart  (
        .in({
            \lut_ModStSp.mod2.RstStart_input_0_4 ,
            1'b0,
            1'b0,
            \lut_ModStSp.mod2.RstStart_input_0_1 ,
            \lut_ModStSp.mod2.RstStart_input_0_0 
         }),
        .out(\lut_ModStSp.mod2.RstStart_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]  (
        .in({
            1'b0,
            \lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_input_0_3 ,
            \lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.state_reg[0]  (
        .C(\dffre_ModByteWr.state_reg[0]_clock_0_0 ),
        .D(\dffre_ModByteWr.state_reg[0]_input_0_0 ),
        .E(\dffre_ModByteWr.state_reg[0]_input_2_0 ),
        .R(\dffre_ModByteWr.state_reg[0]_input_1_0 ),
        .Q(\dffre_ModByteWr.state_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_input_0_2 ,
            1'b0,
            \lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_input_0_0 
         }),
        .out(\lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$2809$li4_li4  (
        .in({
            \lut_$abc$2809$li4_li4_input_0_4 ,
            1'b0,
            \lut_$abc$2809$li4_li4_input_0_2 ,
            1'b0,
            \lut_$abc$2809$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$2809$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModStSp.mod1.SpState_reg[0]  (
        .C(\dffre_ModStSp.mod1.SpState_reg[0]_clock_0_0 ),
        .D(\dffre_ModStSp.mod1.SpState_reg[0]_input_0_0 ),
        .E(\dffre_ModStSp.mod1.SpState_reg[0]_input_2_0 ),
        .R(\dffre_ModStSp.mod1.SpState_reg[0]_input_1_0 ),
        .Q(\dffre_ModStSp.mod1.SpState_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]  (
        .in({
            \lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_input_0_4 ,
            1'b0,
            \lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000001000100000001000000010000000)
    ) \lut_$abc$2625$li02_li02  (
        .in({
            \lut_$abc$2625$li02_li02_input_0_5 ,
            \lut_$abc$2625$li02_li02_input_0_4 ,
            \lut_$abc$2625$li02_li02_input_0_3 ,
            \lut_$abc$2625$li02_li02_input_0_2 ,
            \lut_$abc$2625$li02_li02_input_0_1 ,
            \lut_$abc$2625$li02_li02_input_0_0 
         }),
        .out(\lut_$abc$2625$li02_li02_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Next_addr[2]  (
        .C(\dffre_ModByteWr.Next_addr[2]_clock_0_0 ),
        .D(\dffre_ModByteWr.Next_addr[2]_input_0_0 ),
        .E(\dffre_ModByteWr.Next_addr[2]_input_2_0 ),
        .R(\dffre_ModByteWr.Next_addr[2]_input_1_0 ),
        .Q(\dffre_ModByteWr.Next_addr[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1775$li7_li7  (
        .in({
            1'b0,
            \lut_$abc$1775$li7_li7_input_0_3 ,
            1'b0,
            \lut_$abc$1775$li7_li7_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1775$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModStSp.mod2.StState_reg[1]  (
        .C(\dffre_ModStSp.mod2.StState_reg[1]_clock_0_0 ),
        .D(\dffre_ModStSp.mod2.StState_reg[1]_input_0_0 ),
        .E(\dffre_ModStSp.mod2.StState_reg[1]_input_2_0 ),
        .R(\dffre_ModStSp.mod2.StState_reg[1]_input_1_0 ),
        .Q(\dffre_ModStSp.mod2.StState_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000010000000000)
    ) \lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392  (
        .in({
            1'b0,
            \lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_input_0_3 ,
            1'b0,
            \lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100010000000000110000)
    ) \lut_$abc$2809$li3_li3  (
        .in({
            \lut_$abc$2809$li3_li3_input_0_4 ,
            1'b0,
            \lut_$abc$2809$li3_li3_input_0_2 ,
            1'b0,
            \lut_$abc$2809$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$2809$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModRW.state_reg[0]  (
        .C(\dffre_ModRW.state_reg[0]_clock_0_0 ),
        .D(\dffre_ModRW.state_reg[0]_input_0_0 ),
        .E(\dffre_ModRW.state_reg[0]_input_2_0 ),
        .R(\dffre_ModRW.state_reg[0]_input_1_0 ),
        .Q(\dffre_ModRW.state_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y  (
        .in({
            \lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_4 ,
            1'b0,
            \lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_2 ,
            \lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_1 ,
            \lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_0 
         }),
        .out(\lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$2809$li6_li6  (
        .in({
            1'b0,
            \lut_$abc$2809$li6_li6_input_0_3 ,
            1'b0,
            \lut_$abc$2809$li6_li6_input_0_1 ,
            \lut_$abc$2809$li6_li6_input_0_0 
         }),
        .out(\lut_$abc$2809$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModStSp.mod2.StState_reg[0]  (
        .C(\dffre_ModStSp.mod2.StState_reg[0]_clock_0_0 ),
        .D(\dffre_ModStSp.mod2.StState_reg[0]_input_0_0 ),
        .E(\dffre_ModStSp.mod2.StState_reg[0]_input_2_0 ),
        .R(\dffre_ModStSp.mod2.StState_reg[0]_input_1_0 ),
        .Q(\dffre_ModStSp.mod2.StState_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369  (
        .in({
            \lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_input_0_4 ,
            1'b0,
            \lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001000000000)
    ) \lut_$abc$2847$li2_li2  (
        .in({
            1'b0,
            \lut_$abc$2847$li2_li2_input_0_3 ,
            \lut_$abc$2847$li2_li2_input_0_2 ,
            \lut_$abc$2847$li2_li2_input_0_1 ,
            \lut_$abc$2847$li2_li2_input_0_0 
         }),
        .out(\lut_$abc$2847$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Dout[2]  (
        .C(\dffre_ModByteWr.Dout[2]_clock_0_0 ),
        .D(\dffre_ModByteWr.Dout[2]_input_0_0 ),
        .E(\dffre_ModByteWr.Dout[2]_input_2_0 ),
        .R(\dffre_ModByteWr.Dout[2]_input_1_0 ),
        .Q(\dffre_ModByteWr.Dout[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut_$abc$2847$li1_li1  (
        .in({
            \lut_$abc$2847$li1_li1_input_0_4 ,
            1'b0,
            \lut_$abc$2847$li1_li1_input_0_2 ,
            \lut_$abc$2847$li1_li1_input_0_1 ,
            \lut_$abc$2847$li1_li1_input_0_0 
         }),
        .out(\lut_$abc$2847$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Dout[1]  (
        .C(\dffre_ModByteWr.Dout[1]_clock_0_0 ),
        .D(\dffre_ModByteWr.Dout[1]_input_0_0 ),
        .E(\dffre_ModByteWr.Dout[1]_input_2_0 ),
        .R(\dffre_ModByteWr.Dout[1]_input_1_0 ),
        .Q(\dffre_ModByteWr.Dout[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001000000000000)
    ) \lut_$abc$2847$li6_li6  (
        .in({
            1'b0,
            \lut_$abc$2847$li6_li6_input_0_3 ,
            \lut_$abc$2847$li6_li6_input_0_2 ,
            \lut_$abc$2847$li6_li6_input_0_1 ,
            \lut_$abc$2847$li6_li6_input_0_0 
         }),
        .out(\lut_$abc$2847$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Dout[6]  (
        .C(\dffre_ModByteWr.Dout[6]_clock_0_0 ),
        .D(\dffre_ModByteWr.Dout[6]_input_0_0 ),
        .E(\dffre_ModByteWr.Dout[6]_input_2_0 ),
        .R(\dffre_ModByteWr.Dout[6]_input_1_0 ),
        .Q(\dffre_ModByteWr.Dout[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_$abc$2847$li5_li5  (
        .in({
            \lut_$abc$2847$li5_li5_input_0_4 ,
            1'b0,
            \lut_$abc$2847$li5_li5_input_0_2 ,
            \lut_$abc$2847$li5_li5_input_0_1 ,
            \lut_$abc$2847$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$2847$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Dout[5]  (
        .C(\dffre_ModByteWr.Dout[5]_clock_0_0 ),
        .D(\dffre_ModByteWr.Dout[5]_input_0_0 ),
        .E(\dffre_ModByteWr.Dout[5]_input_2_0 ),
        .R(\dffre_ModByteWr.Dout[5]_input_1_0 ),
        .Q(\dffre_ModByteWr.Dout[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut_$abc$2847$li3_li3  (
        .in({
            \lut_$abc$2847$li3_li3_input_0_4 ,
            \lut_$abc$2847$li3_li3_input_0_3 ,
            \lut_$abc$2847$li3_li3_input_0_2 ,
            1'b0,
            \lut_$abc$2847$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$2847$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Dout[3]  (
        .C(\dffre_ModByteWr.Dout[3]_clock_0_0 ),
        .D(\dffre_ModByteWr.Dout[3]_input_0_0 ),
        .E(\dffre_ModByteWr.Dout[3]_input_2_0 ),
        .R(\dffre_ModByteWr.Dout[3]_input_1_0 ),
        .Q(\dffre_ModByteWr.Dout[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001000)
    ) \lut_$abc$2847$li4_li4  (
        .in({
            \lut_$abc$2847$li4_li4_input_0_4 ,
            \lut_$abc$2847$li4_li4_input_0_3 ,
            1'b0,
            \lut_$abc$2847$li4_li4_input_0_1 ,
            \lut_$abc$2847$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$2847$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Dout[4]  (
        .C(\dffre_ModByteWr.Dout[4]_clock_0_0 ),
        .D(\dffre_ModByteWr.Dout[4]_input_0_0 ),
        .E(\dffre_ModByteWr.Dout[4]_input_2_0 ),
        .R(\dffre_ModByteWr.Dout[4]_input_1_0 ),
        .Q(\dffre_ModByteWr.Dout[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000011100100)
    ) \lut_ModStSp.mod1.RstStop  (
        .in({
            1'b0,
            1'b0,
            \lut_ModStSp.mod1.RstStop_input_0_2 ,
            \lut_ModStSp.mod1.RstStop_input_0_1 ,
            \lut_ModStSp.mod1.RstStop_input_0_0 
         }),
        .out(\lut_ModStSp.mod1.RstStop_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y  (
        .in({
            \lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_4 ,
            1'b0,
            \lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut_$abc$2847$li7_li7  (
        .in({
            \lut_$abc$2847$li7_li7_input_0_4 ,
            \lut_$abc$2847$li7_li7_input_0_3 ,
            1'b0,
            \lut_$abc$2847$li7_li7_input_0_1 ,
            \lut_$abc$2847$li7_li7_input_0_0 
         }),
        .out(\lut_$abc$2847$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Dout[7]  (
        .C(\dffre_ModByteWr.Dout[7]_clock_0_0 ),
        .D(\dffre_ModByteWr.Dout[7]_input_0_0 ),
        .E(\dffre_ModByteWr.Dout[7]_input_2_0 ),
        .R(\dffre_ModByteWr.Dout[7]_input_1_0 ),
        .Q(\dffre_ModByteWr.Dout[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_$abc$2847$li0_li0  (
        .in({
            \lut_$abc$2847$li0_li0_input_0_4 ,
            \lut_$abc$2847$li0_li0_input_0_3 ,
            \lut_$abc$2847$li0_li0_input_0_2 ,
            \lut_$abc$2847$li0_li0_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$2847$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Dout[0]  (
        .C(\dffre_ModByteWr.Dout[0]_clock_0_0 ),
        .D(\dffre_ModByteWr.Dout[0]_input_0_0 ),
        .E(\dffre_ModByteWr.Dout[0]_input_2_0 ),
        .R(\dffre_ModByteWr.Dout[0]_input_1_0 ),
        .Q(\dffre_ModByteWr.Dout[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]  (
        .in({
            \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_4 ,
            \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_3 ,
            1'b0,
            \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_1 ,
            \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_0 
         }),
        .out(\lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010101111011100101010111111010)
    ) \lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488  (
        .in({
            \lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_4 ,
            \lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_3 ,
            \lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_2 ,
            \lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_1 ,
            \lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_0 
         }),
        .out(\lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$1775$li5_li5  (
        .in({
            \lut_$abc$1775$li5_li5_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1775$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$1775$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModStSp.mod1.SpState_reg[1]  (
        .C(\dffre_ModStSp.mod1.SpState_reg[1]_clock_0_0 ),
        .D(\dffre_ModStSp.mod1.SpState_reg[1]_input_0_0 ),
        .E(\dffre_ModStSp.mod1.SpState_reg[1]_input_2_0 ),
        .R(\dffre_ModStSp.mod1.SpState_reg[1]_input_1_0 ),
        .Q(\dffre_ModStSp.mod1.SpState_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000000000100)
    ) \lut_$abc$2876$li1_li1  (
        .in({
            \lut_$abc$2876$li1_li1_input_0_4 ,
            \lut_$abc$2876$li1_li1_input_0_3 ,
            \lut_$abc$2876$li1_li1_input_0_2 ,
            \lut_$abc$2876$li1_li1_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$2876$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.next_state[1]  (
        .C(\dffre_ModByteWr.next_state[1]_clock_0_0 ),
        .D(\dffre_ModByteWr.next_state[1]_input_0_0 ),
        .E(\dffre_ModByteWr.next_state[1]_input_2_0 ),
        .R(\dffre_ModByteWr.next_state[1]_input_1_0 ),
        .Q(\dffre_ModByteWr.next_state[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.state_reg[1]  (
        .C(\dffre_ModByteWr.state_reg[1]_clock_0_0 ),
        .D(\dffre_ModByteWr.state_reg[1]_input_0_0 ),
        .E(\dffre_ModByteWr.state_reg[1]_input_2_0 ),
        .R(\dffre_ModByteWr.state_reg[1]_input_1_0 ),
        .Q(\dffre_ModByteWr.state_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000100000000)
    ) \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]  (
        .in({
            \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_4 ,
            \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_3 ,
            1'b0,
            \lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.next_state[2]  (
        .C(\dffre_ModByteWr.next_state[2]_clock_0_0 ),
        .D(\dffre_ModByteWr.next_state[2]_input_0_0 ),
        .E(\dffre_ModByteWr.next_state[2]_input_2_0 ),
        .R(\dffre_ModByteWr.next_state[2]_input_1_0 ),
        .Q(\dffre_ModByteWr.next_state[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.state_reg[2]  (
        .C(\dffre_ModByteWr.state_reg[2]_clock_0_0 ),
        .D(\dffre_ModByteWr.state_reg[2]_input_0_0 ),
        .E(\dffre_ModByteWr.state_reg[2]_input_2_0 ),
        .R(\dffre_ModByteWr.state_reg[2]_input_1_0 ),
        .Q(\dffre_ModByteWr.state_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100010001000000000000000110010)
    ) \lut_$abc$2939$li0_li0  (
        .in({
            \lut_$abc$2939$li0_li0_input_0_4 ,
            \lut_$abc$2939$li0_li0_input_0_3 ,
            \lut_$abc$2939$li0_li0_input_0_2 ,
            1'b0,
            \lut_$abc$2939$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$2939$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.RstByteRdy  (
        .C(\dffre_ModByteWr.RstByteRdy_clock_0_0 ),
        .D(\dffre_ModByteWr.RstByteRdy_input_0_0 ),
        .E(\dffre_ModByteWr.RstByteRdy_input_2_0 ),
        .R(\dffre_ModByteWr.RstByteRdy_input_1_0 ),
        .Q(\dffre_ModByteWr.RstByteRdy_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000010000000100001)
    ) \lut_$abc$2930$li0_li0  (
        .in({
            1'b0,
            \lut_$abc$2930$li0_li0_input_0_3 ,
            \lut_$abc$2930$li0_li0_input_0_2 ,
            1'b0,
            \lut_$abc$2930$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$2930$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Ce  (
        .C(\dffre_ModByteWr.Ce_clock_0_0 ),
        .D(\dffre_ModByteWr.Ce_input_0_0 ),
        .E(\dffre_ModByteWr.Ce_input_2_0 ),
        .R(\dffre_ModByteWr.Ce_input_1_0 ),
        .Q(\dffre_ModByteWr.Ce_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000110001)
    ) \lut_$abc$2908$li0_li0  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$2908$li0_li0_input_0_2 ,
            1'b0,
            \lut_$abc$2908$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$2908$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.We  (
        .C(\dffre_ModByteWr.We_clock_0_0 ),
        .D(\dffre_ModByteWr.We_input_0_0 ),
        .E(\dffre_ModByteWr.We_input_2_0 ),
        .R(\dffre_ModByteWr.We_input_1_0 ),
        .Q(\dffre_ModByteWr.We_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModSerial2Byte.Byte[8]  (
        .C(\dffre_ModSerial2Byte.Byte[8]_clock_0_0 ),
        .D(\dffre_ModSerial2Byte.Byte[8]_input_0_0 ),
        .E(\dffre_ModSerial2Byte.Byte[8]_input_2_0 ),
        .R(\dffre_ModSerial2Byte.Byte[8]_input_1_0 ),
        .Q(\dffre_ModSerial2Byte.Byte[8]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$clkbufmap.cc:266:execute$6726  (
        .C(\dffre_$auto$clkbufmap.cc:266:execute$6726_clock_0_0 ),
        .D(\dffre_$auto$clkbufmap.cc:266:execute$6726_input_0_0 ),
        .E(\dffre_$auto$clkbufmap.cc:266:execute$6726_input_2_0 ),
        .R(\dffre_$auto$clkbufmap.cc:266:execute$6726_input_1_0 ),
        .Q(\dffre_$auto$clkbufmap.cc:266:execute$6726_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModSerial2Byte.Byte[7]  (
        .C(\dffre_ModSerial2Byte.Byte[7]_clock_0_0 ),
        .D(\dffre_ModSerial2Byte.Byte[7]_input_0_0 ),
        .E(\dffre_ModSerial2Byte.Byte[7]_input_2_0 ),
        .R(\dffre_ModSerial2Byte.Byte[7]_input_1_0 ),
        .Q(\dffre_ModSerial2Byte.Byte[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModSerial2Byte.Byte[6]  (
        .C(\dffre_ModSerial2Byte.Byte[6]_clock_0_0 ),
        .D(\dffre_ModSerial2Byte.Byte[6]_input_0_0 ),
        .E(\dffre_ModSerial2Byte.Byte[6]_input_2_0 ),
        .R(\dffre_ModSerial2Byte.Byte[6]_input_1_0 ),
        .Q(\dffre_ModSerial2Byte.Byte[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100000000000)
    ) \lut_$abc$2764$li13_li13  (
        .in({
            1'b0,
            \lut_$abc$2764$li13_li13_input_0_3 ,
            1'b0,
            \lut_$abc$2764$li13_li13_input_0_1 ,
            \lut_$abc$2764$li13_li13_input_0_0 
         }),
        .out(\lut_$abc$2764$li13_li13_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModSerial2Byte.COUNT[3]  (
        .C(\dffre_ModSerial2Byte.COUNT[3]_clock_0_0 ),
        .D(\dffre_ModSerial2Byte.COUNT[3]_input_0_0 ),
        .E(\dffre_ModSerial2Byte.COUNT[3]_input_2_0 ),
        .R(\dffre_ModSerial2Byte.COUNT[3]_input_1_0 ),
        .Q(\dffre_ModSerial2Byte.COUNT[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$2764$li10_li10  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$2764$li10_li10_input_0_2 ,
            \lut_$abc$2764$li10_li10_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$2764$li10_li10_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModSerial2Byte.COUNT[0]  (
        .C(\dffre_ModSerial2Byte.COUNT[0]_clock_0_0 ),
        .D(\dffre_ModSerial2Byte.COUNT[0]_input_0_0 ),
        .E(\dffre_ModSerial2Byte.COUNT[0]_input_2_0 ),
        .R(\dffre_ModSerial2Byte.COUNT[0]_input_1_0 ),
        .Q(\dffre_ModSerial2Byte.COUNT[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModSerial2Byte.Byte[2]  (
        .C(\dffre_ModSerial2Byte.Byte[2]_clock_0_0 ),
        .D(\dffre_ModSerial2Byte.Byte[2]_input_0_0 ),
        .E(\dffre_ModSerial2Byte.Byte[2]_input_2_0 ),
        .R(\dffre_ModSerial2Byte.Byte[2]_input_1_0 ),
        .Q(\dffre_ModSerial2Byte.Byte[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModSerial2Byte.Byte[3]  (
        .C(\dffre_ModSerial2Byte.Byte[3]_clock_0_0 ),
        .D(\dffre_ModSerial2Byte.Byte[3]_input_0_0 ),
        .E(\dffre_ModSerial2Byte.Byte[3]_input_2_0 ),
        .R(\dffre_ModSerial2Byte.Byte[3]_input_1_0 ),
        .Q(\dffre_ModSerial2Byte.Byte[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000011000001010)
    ) \lut_$abc$2764$li12_li12  (
        .in({
            1'b0,
            \lut_$abc$2764$li12_li12_input_0_3 ,
            1'b0,
            \lut_$abc$2764$li12_li12_input_0_1 ,
            \lut_$abc$2764$li12_li12_input_0_0 
         }),
        .out(\lut_$abc$2764$li12_li12_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModSerial2Byte.COUNT[2]  (
        .C(\dffre_ModSerial2Byte.COUNT[2]_clock_0_0 ),
        .D(\dffre_ModSerial2Byte.COUNT[2]_input_0_0 ),
        .E(\dffre_ModSerial2Byte.COUNT[2]_input_2_0 ),
        .R(\dffre_ModSerial2Byte.COUNT[2]_input_1_0 ),
        .Q(\dffre_ModSerial2Byte.COUNT[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$abc$2764$li11_li11  (
        .in({
            1'b0,
            \lut_$abc$2764$li11_li11_input_0_3 ,
            1'b0,
            \lut_$abc$2764$li11_li11_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$2764$li11_li11_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModSerial2Byte.COUNT[1]  (
        .C(\dffre_ModSerial2Byte.COUNT[1]_clock_0_0 ),
        .D(\dffre_ModSerial2Byte.COUNT[1]_input_0_0 ),
        .E(\dffre_ModSerial2Byte.COUNT[1]_input_2_0 ),
        .R(\dffre_ModSerial2Byte.COUNT[1]_input_1_0 ),
        .Q(\dffre_ModSerial2Byte.COUNT[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModSerial2Byte.Byte[5]  (
        .C(\dffre_ModSerial2Byte.Byte[5]_clock_0_0 ),
        .D(\dffre_ModSerial2Byte.Byte[5]_input_0_0 ),
        .E(\dffre_ModSerial2Byte.Byte[5]_input_2_0 ),
        .R(\dffre_ModSerial2Byte.Byte[5]_input_1_0 ),
        .Q(\dffre_ModSerial2Byte.Byte[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModSerial2Byte.Byte[4]  (
        .C(\dffre_ModSerial2Byte.Byte[4]_clock_0_0 ),
        .D(\dffre_ModSerial2Byte.Byte[4]_input_0_0 ),
        .E(\dffre_ModSerial2Byte.Byte[4]_input_2_0 ),
        .R(\dffre_ModSerial2Byte.Byte[4]_input_1_0 ),
        .Q(\dffre_ModSerial2Byte.Byte[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:880:execute$6841  (
        .in({
            \lut_$auto$rs_design_edit.cc:880:execute$6841_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:880:execute$6841_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModSerial2Byte.Byte[1]  (
        .C(\dffre_ModSerial2Byte.Byte[1]_clock_0_0 ),
        .D(\dffre_ModSerial2Byte.Byte[1]_input_0_0 ),
        .E(\dffre_ModSerial2Byte.Byte[1]_input_2_0 ),
        .R(\dffre_ModSerial2Byte.Byte[1]_input_1_0 ),
        .Q(\dffre_ModSerial2Byte.Byte[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModSerial2Byte.Byte[0]  (
        .C(\dffre_ModSerial2Byte.Byte[0]_clock_0_0 ),
        .D(\dffre_ModSerial2Byte.Byte[0]_input_0_0 ),
        .E(\dffre_ModSerial2Byte.Byte[0]_input_2_0 ),
        .R(\dffre_ModSerial2Byte.Byte[0]_input_1_0 ),
        .Q(\dffre_ModSerial2Byte.Byte[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.ACK  (
        .C(\dffre_ModByteWr.ACK_clock_0_0 ),
        .D(\dffre_ModByteWr.ACK_input_0_0 ),
        .E(\dffre_ModByteWr.ACK_input_2_0 ),
        .R(\dffre_ModByteWr.ACK_input_1_0 ),
        .Q(\dffre_ModByteWr.ACK_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:880:execute$6845  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:880:execute$6845_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:880:execute$6845_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:880:execute$6844  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:880:execute$6844_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:880:execute$6844_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:880:execute$6843  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:880:execute$6843_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:880:execute$6843_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:880:execute$6842  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:880:execute$6842_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:880:execute$6842_output_0_0 )
    );

    DFFNRE #(
    ) \dffnre_ModStSp.mod2.ModStart.StLatch.Q  (
        .C(\dffnre_ModStSp.mod2.ModStart.StLatch.Q_clock_0_0 ),
        .D(\dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_0_0 ),
        .E(\dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_2_0 ),
        .R(\dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_1_0 ),
        .Q(\dffnre_ModStSp.mod2.ModStart.StLatch.Q_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModStSp.mod1.ModStop.SpLatch.Q  (
        .C(\dffre_ModStSp.mod1.ModStop.SpLatch.Q_clock_0_0 ),
        .D(\dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_0_0 ),
        .E(\dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_2_0 ),
        .R(\dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_1_0 ),
        .Q(\dffre_ModStSp.mod1.ModStop.SpLatch.Q_output_0_0 )
    );

    DFFRE #(
    ) \dffre_ModByteWr.Mod1.DOUT  (
        .C(\dffre_ModByteWr.Mod1.DOUT_clock_0_0 ),
        .D(\dffre_ModByteWr.Mod1.DOUT_input_0_0 ),
        .E(\dffre_ModByteWr.Mod1.DOUT_input_2_0 ),
        .R(\dffre_ModByteWr.Mod1.DOUT_input_1_0 ),
        .Q(\dffre_ModByteWr.Mod1.DOUT_output_0_0 )
    );


endmodule
