<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>t4fw_interface.h source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/t4fw_interface.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="fw_bye_cmd,fw_caps_config_cmd,fw_caps_config_nic,fw_cmd_hdr,fw_cmd_opcodes,fw_debug,fw_debug_assert,fw_debug_cmd,fw_debug_prt,fw_eq_eth_cmd,fw_eth_tx_pkt_wr,fw_eth_tx_pkts_wr,fw_hdr,fw_hello_cmd,fw_initialize_cmd,fw_iq_cmd,fw_iq_type,fw_memtype,fw_memtype_cf,fw_params_cmd,fw_params_mnem,fw_params_param,fw_params_param_dev,fw_params_param_dmaq,fw_params_param_pfvf,fw_port,fw_port_action,fw_port_app_priority,fw_port_cap,fw_port_cmd,fw_port_dcb,fw_port_dcb_control,fw_port_dcb_pfc,fw_port_dcb_pgid,fw_port_dcb_pgrate,fw_port_dcb_priorate,fw_port_diags,fw_port_info,fw_port_l1cfg,fw_port_l2cfg,fw_port_link_dn_rc,fw_port_mdi,fw_port_mod_sub_type,fw_port_module_type,fw_port_stat_rx_index,fw_port_stats,fw_port_stats_all,fw_port_stats_cmd,fw_port_stats_ctl,fw_port_stats_tx_index,fw_port_type,fw_reset_cmd,fw_retval,fw_rss_ind_tbl_cmd,fw_rss_vi_config,fw_rss_vi_config_basicvirtual,fw_rss_vi_config_cmd,fw_rss_vi_config_manual,fw_vi_cmd,fw_vi_enable_cmd,fw_vi_func,fw_vi_mac,fw_vi_mac_cmd,fw_vi_mac_exact,fw_vi_mac_hash,fw_vi_mac_smac,fw_vi_rxmode_cmd,fw_vi_stats,fw_vi_stats_cmd,fw_vi_stats_ctl,fw_vi_stats_pf,fw_vi_stats_pf_index,fw_vi_stats_vf,fw_wr_hdr,fw_wr_opcodes "/>
<link rel="stylesheet" href="../../../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/t4fw_interface.h'; var root_path = '../../../../../../../../..'; var data_path = '../../../../../../../../../../data';</script>
<script src='../../../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>vpp_1804</a>/<a href='../../../../../../..'>build-root</a>/<a href='../../../../../..'>build-vpp_debug-native</a>/<a href='../../../../..'>dpdk</a>/<a href='../../../..'>dpdk-stable-18.02.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>cxgbe</a>/<a href='./'>base</a>/<a href='t4fw_interface.h.html'>t4fw_interface.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*-</i></td></tr>
<tr><th id="2">2</th><td><i> *   BSD LICENSE</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *   Copyright(c) 2014-2017 Chelsio Communications.</i></td></tr>
<tr><th id="5">5</th><td><i> *   All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> *   Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> *   modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> *   are met:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> *     * Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *       notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> *     * Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *       notice, this list of conditions and the following disclaimer in</i></td></tr>
<tr><th id="15">15</th><td><i> *       the documentation and/or other materials provided with the</i></td></tr>
<tr><th id="16">16</th><td><i> *       distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *     * Neither the name of Chelsio Communications nor the names of its</i></td></tr>
<tr><th id="18">18</th><td><i> *       contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="19">19</th><td><i> *       from this software without specific prior written permission.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> *   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</i></td></tr>
<tr><th id="22">22</th><td><i> *   "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</i></td></tr>
<tr><th id="23">23</th><td><i> *   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</i></td></tr>
<tr><th id="24">24</th><td><i> *   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</i></td></tr>
<tr><th id="25">25</th><td><i> *   OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</i></td></tr>
<tr><th id="26">26</th><td><i> *   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</i></td></tr>
<tr><th id="27">27</th><td><i> *   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="28">28</th><td><i> *   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="29">29</th><td><i> *   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="30">30</th><td><i> *   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</i></td></tr>
<tr><th id="31">31</th><td><i> *   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_T4FW_INTERFACE_H_">_T4FW_INTERFACE_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_T4FW_INTERFACE_H_" data-ref="_M/_T4FW_INTERFACE_H_">_T4FW_INTERFACE_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/******************************************************************************</i></td></tr>
<tr><th id="38">38</th><td><i> *   R E T U R N   V A L U E S</i></td></tr>
<tr><th id="39">39</th><td><i> ********************************/</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>enum</b> <dfn class="type def" id="fw_retval" title='fw_retval' data-ref="fw_retval">fw_retval</dfn> {</td></tr>
<tr><th id="42">42</th><td>	<dfn class="enum" id="FW_SUCCESS" title='FW_SUCCESS' data-ref="FW_SUCCESS">FW_SUCCESS</dfn>		= <var>0</var>,	<i>/* completed successfully */</i></td></tr>
<tr><th id="43">43</th><td>	<dfn class="enum" id="FW_EPERM" title='FW_EPERM' data-ref="FW_EPERM">FW_EPERM</dfn>		= <var>1</var>,	<i>/* operation not permitted */</i></td></tr>
<tr><th id="44">44</th><td>	<dfn class="enum" id="FW_ENOENT" title='FW_ENOENT' data-ref="FW_ENOENT">FW_ENOENT</dfn>		= <var>2</var>,	<i>/* no such file or directory */</i></td></tr>
<tr><th id="45">45</th><td>	<dfn class="enum" id="FW_EIO" title='FW_EIO' data-ref="FW_EIO">FW_EIO</dfn>			= <var>5</var>,	<i>/* input/output error; hw bad */</i></td></tr>
<tr><th id="46">46</th><td>	<dfn class="enum" id="FW_ENOEXEC" title='FW_ENOEXEC' data-ref="FW_ENOEXEC">FW_ENOEXEC</dfn>		= <var>8</var>,	<i>/* exec format error; inv microcode */</i></td></tr>
<tr><th id="47">47</th><td>	<dfn class="enum" id="FW_EAGAIN" title='FW_EAGAIN' data-ref="FW_EAGAIN">FW_EAGAIN</dfn>		= <var>11</var>,	<i>/* try again */</i></td></tr>
<tr><th id="48">48</th><td>	<dfn class="enum" id="FW_ENOMEM" title='FW_ENOMEM' data-ref="FW_ENOMEM">FW_ENOMEM</dfn>		= <var>12</var>,	<i>/* out of memory */</i></td></tr>
<tr><th id="49">49</th><td>	<dfn class="enum" id="FW_EFAULT" title='FW_EFAULT' data-ref="FW_EFAULT">FW_EFAULT</dfn>		= <var>14</var>,	<i>/* bad address; fw bad */</i></td></tr>
<tr><th id="50">50</th><td>	<dfn class="enum" id="FW_EBUSY" title='FW_EBUSY' data-ref="FW_EBUSY">FW_EBUSY</dfn>		= <var>16</var>,	<i>/* resource busy */</i></td></tr>
<tr><th id="51">51</th><td>	<dfn class="enum" id="FW_EEXIST" title='FW_EEXIST' data-ref="FW_EEXIST">FW_EEXIST</dfn>		= <var>17</var>,	<i>/* file exists */</i></td></tr>
<tr><th id="52">52</th><td>	<dfn class="enum" id="FW_ENODEV" title='FW_ENODEV' data-ref="FW_ENODEV">FW_ENODEV</dfn>		= <var>19</var>,	<i>/* no such device */</i></td></tr>
<tr><th id="53">53</th><td>	<dfn class="enum" id="FW_EINVAL" title='FW_EINVAL' data-ref="FW_EINVAL">FW_EINVAL</dfn>		= <var>22</var>,	<i>/* invalid argument */</i></td></tr>
<tr><th id="54">54</th><td>	<dfn class="enum" id="FW_ENOSPC" title='FW_ENOSPC' data-ref="FW_ENOSPC">FW_ENOSPC</dfn>		= <var>28</var>,	<i>/* no space left on device */</i></td></tr>
<tr><th id="55">55</th><td>	<dfn class="enum" id="FW_ENOSYS" title='FW_ENOSYS' data-ref="FW_ENOSYS">FW_ENOSYS</dfn>		= <var>38</var>,	<i>/* functionality not implemented */</i></td></tr>
<tr><th id="56">56</th><td>	<dfn class="enum" id="FW_ENODATA" title='FW_ENODATA' data-ref="FW_ENODATA">FW_ENODATA</dfn>		= <var>61</var>,	<i>/* no data available */</i></td></tr>
<tr><th id="57">57</th><td>	<dfn class="enum" id="FW_EPROTO" title='FW_EPROTO' data-ref="FW_EPROTO">FW_EPROTO</dfn>		= <var>71</var>,	<i>/* protocol error */</i></td></tr>
<tr><th id="58">58</th><td>	<dfn class="enum" id="FW_EADDRINUSE" title='FW_EADDRINUSE' data-ref="FW_EADDRINUSE">FW_EADDRINUSE</dfn>		= <var>98</var>,	<i>/* address already in use */</i></td></tr>
<tr><th id="59">59</th><td>	<dfn class="enum" id="FW_EADDRNOTAVAIL" title='FW_EADDRNOTAVAIL' data-ref="FW_EADDRNOTAVAIL">FW_EADDRNOTAVAIL</dfn>	= <var>99</var>,	<i>/* cannot assigned requested address */</i></td></tr>
<tr><th id="60">60</th><td>	<dfn class="enum" id="FW_ENETDOWN" title='FW_ENETDOWN' data-ref="FW_ENETDOWN">FW_ENETDOWN</dfn>		= <var>100</var>,	<i>/* network is down */</i></td></tr>
<tr><th id="61">61</th><td>	<dfn class="enum" id="FW_ENETUNREACH" title='FW_ENETUNREACH' data-ref="FW_ENETUNREACH">FW_ENETUNREACH</dfn>		= <var>101</var>,	<i>/* network is unreachable */</i></td></tr>
<tr><th id="62">62</th><td>	<dfn class="enum" id="FW_ENOBUFS" title='FW_ENOBUFS' data-ref="FW_ENOBUFS">FW_ENOBUFS</dfn>		= <var>105</var>,	<i>/* no buffer space available */</i></td></tr>
<tr><th id="63">63</th><td>	<dfn class="enum" id="FW_ETIMEDOUT" title='FW_ETIMEDOUT' data-ref="FW_ETIMEDOUT">FW_ETIMEDOUT</dfn>		= <var>110</var>,	<i>/* timeout */</i></td></tr>
<tr><th id="64">64</th><td>	<dfn class="enum" id="FW_EINPROGRESS" title='FW_EINPROGRESS' data-ref="FW_EINPROGRESS">FW_EINPROGRESS</dfn>		= <var>115</var>,	<i>/* fw internal */</i></td></tr>
<tr><th id="65">65</th><td>};</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/******************************************************************************</i></td></tr>
<tr><th id="68">68</th><td><i> *   M E M O R Y   T Y P E s</i></td></tr>
<tr><th id="69">69</th><td><i> ******************************/</i></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><b>enum</b> <dfn class="type def" id="fw_memtype" title='fw_memtype' data-ref="fw_memtype">fw_memtype</dfn> {</td></tr>
<tr><th id="72">72</th><td>	<dfn class="enum" id="FW_MEMTYPE_EDC0" title='FW_MEMTYPE_EDC0' data-ref="FW_MEMTYPE_EDC0">FW_MEMTYPE_EDC0</dfn>		= <var>0x0</var>,</td></tr>
<tr><th id="73">73</th><td>	<dfn class="enum" id="FW_MEMTYPE_EDC1" title='FW_MEMTYPE_EDC1' data-ref="FW_MEMTYPE_EDC1">FW_MEMTYPE_EDC1</dfn>		= <var>0x1</var>,</td></tr>
<tr><th id="74">74</th><td>	<dfn class="enum" id="FW_MEMTYPE_EXTMEM" title='FW_MEMTYPE_EXTMEM' data-ref="FW_MEMTYPE_EXTMEM">FW_MEMTYPE_EXTMEM</dfn>	= <var>0x2</var>,</td></tr>
<tr><th id="75">75</th><td>	<dfn class="enum" id="FW_MEMTYPE_FLASH" title='FW_MEMTYPE_FLASH' data-ref="FW_MEMTYPE_FLASH">FW_MEMTYPE_FLASH</dfn>	= <var>0x4</var>,</td></tr>
<tr><th id="76">76</th><td>	<dfn class="enum" id="FW_MEMTYPE_INTERNAL" title='FW_MEMTYPE_INTERNAL' data-ref="FW_MEMTYPE_INTERNAL">FW_MEMTYPE_INTERNAL</dfn>	= <var>0x5</var>,</td></tr>
<tr><th id="77">77</th><td>	<dfn class="enum" id="FW_MEMTYPE_EXTMEM1" title='FW_MEMTYPE_EXTMEM1' data-ref="FW_MEMTYPE_EXTMEM1">FW_MEMTYPE_EXTMEM1</dfn>	= <var>0x6</var>,</td></tr>
<tr><th id="78">78</th><td>};</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/******************************************************************************</i></td></tr>
<tr><th id="81">81</th><td><i> *   W O R K   R E Q U E S T s</i></td></tr>
<tr><th id="82">82</th><td><i> ********************************/</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><b>enum</b> <dfn class="type def" id="fw_wr_opcodes" title='fw_wr_opcodes' data-ref="fw_wr_opcodes">fw_wr_opcodes</dfn> {</td></tr>
<tr><th id="85">85</th><td>	<dfn class="enum" id="FW_ETH_TX_PKT_WR" title='FW_ETH_TX_PKT_WR' data-ref="FW_ETH_TX_PKT_WR">FW_ETH_TX_PKT_WR</dfn>	= <var>0x08</var>,</td></tr>
<tr><th id="86">86</th><td>	<dfn class="enum" id="FW_ETH_TX_PKTS_WR" title='FW_ETH_TX_PKTS_WR' data-ref="FW_ETH_TX_PKTS_WR">FW_ETH_TX_PKTS_WR</dfn>	= <var>0x09</var>,</td></tr>
<tr><th id="87">87</th><td>	<dfn class="enum" id="FW_ETH_TX_PKTS2_WR" title='FW_ETH_TX_PKTS2_WR' data-ref="FW_ETH_TX_PKTS2_WR">FW_ETH_TX_PKTS2_WR</dfn>      = <var>0x78</var>,</td></tr>
<tr><th id="88">88</th><td>};</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/*</i></td></tr>
<tr><th id="91">91</th><td><i> * Generic work request header flit0</i></td></tr>
<tr><th id="92">92</th><td><i> */</i></td></tr>
<tr><th id="93">93</th><td><b>struct</b> <dfn class="type def" id="fw_wr_hdr" title='fw_wr_hdr' data-ref="fw_wr_hdr">fw_wr_hdr</dfn> {</td></tr>
<tr><th id="94">94</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_wr_hdr::hi" title='fw_wr_hdr::hi' data-ref="fw_wr_hdr::hi">hi</dfn>;</td></tr>
<tr><th id="95">95</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_wr_hdr::lo" title='fw_wr_hdr::lo' data-ref="fw_wr_hdr::lo">lo</dfn>;</td></tr>
<tr><th id="96">96</th><td>};</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/* work request opcode (hi)</i></td></tr>
<tr><th id="99">99</th><td><i> */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/S_FW_WR_OP" data-ref="_M/S_FW_WR_OP">S_FW_WR_OP</dfn>		24</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/M_FW_WR_OP" data-ref="_M/M_FW_WR_OP">M_FW_WR_OP</dfn>		0xff</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/V_FW_WR_OP" data-ref="_M/V_FW_WR_OP">V_FW_WR_OP</dfn>(x)		((x) &lt;&lt; S_FW_WR_OP)</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/G_FW_WR_OP" data-ref="_M/G_FW_WR_OP">G_FW_WR_OP</dfn>(x)		(((x) &gt;&gt; S_FW_WR_OP) &amp; M_FW_WR_OP)</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/* work request immediate data length (hi)</i></td></tr>
<tr><th id="106">106</th><td><i> */</i></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/S_FW_WR_IMMDLEN" data-ref="_M/S_FW_WR_IMMDLEN">S_FW_WR_IMMDLEN</dfn>	0</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/M_FW_WR_IMMDLEN" data-ref="_M/M_FW_WR_IMMDLEN">M_FW_WR_IMMDLEN</dfn>	0xff</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/V_FW_WR_IMMDLEN" data-ref="_M/V_FW_WR_IMMDLEN">V_FW_WR_IMMDLEN</dfn>(x)	((x) &lt;&lt; S_FW_WR_IMMDLEN)</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/G_FW_WR_IMMDLEN" data-ref="_M/G_FW_WR_IMMDLEN">G_FW_WR_IMMDLEN</dfn>(x)	\</u></td></tr>
<tr><th id="111">111</th><td><u>	(((x) &gt;&gt; S_FW_WR_IMMDLEN) &amp; M_FW_WR_IMMDLEN)</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/* egress queue status update to egress queue status entry (lo)</i></td></tr>
<tr><th id="114">114</th><td><i> */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/S_FW_WR_EQUEQ" data-ref="_M/S_FW_WR_EQUEQ">S_FW_WR_EQUEQ</dfn>		30</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/M_FW_WR_EQUEQ" data-ref="_M/M_FW_WR_EQUEQ">M_FW_WR_EQUEQ</dfn>		0x1</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/V_FW_WR_EQUEQ" data-ref="_M/V_FW_WR_EQUEQ">V_FW_WR_EQUEQ</dfn>(x)	((x) &lt;&lt; S_FW_WR_EQUEQ)</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/G_FW_WR_EQUEQ" data-ref="_M/G_FW_WR_EQUEQ">G_FW_WR_EQUEQ</dfn>(x)	(((x) &gt;&gt; S_FW_WR_EQUEQ) &amp; M_FW_WR_EQUEQ)</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/F_FW_WR_EQUEQ" data-ref="_M/F_FW_WR_EQUEQ">F_FW_WR_EQUEQ</dfn>		V_FW_WR_EQUEQ(1U)</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i>/* length in units of 16-bytes (lo)</i></td></tr>
<tr><th id="122">122</th><td><i> */</i></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/S_FW_WR_LEN16" data-ref="_M/S_FW_WR_LEN16">S_FW_WR_LEN16</dfn>		0</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/M_FW_WR_LEN16" data-ref="_M/M_FW_WR_LEN16">M_FW_WR_LEN16</dfn>		0xff</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/V_FW_WR_LEN16" data-ref="_M/V_FW_WR_LEN16">V_FW_WR_LEN16</dfn>(x)	((x) &lt;&lt; S_FW_WR_LEN16)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/G_FW_WR_LEN16" data-ref="_M/G_FW_WR_LEN16">G_FW_WR_LEN16</dfn>(x)	(((x) &gt;&gt; S_FW_WR_LEN16) &amp; M_FW_WR_LEN16)</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><b>struct</b> <dfn class="type def" id="fw_eth_tx_pkt_wr" title='fw_eth_tx_pkt_wr' data-ref="fw_eth_tx_pkt_wr">fw_eth_tx_pkt_wr</dfn> {</td></tr>
<tr><th id="129">129</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_eth_tx_pkt_wr::op_immdlen" title='fw_eth_tx_pkt_wr::op_immdlen' data-ref="fw_eth_tx_pkt_wr::op_immdlen">op_immdlen</dfn>;</td></tr>
<tr><th id="130">130</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_eth_tx_pkt_wr::equiq_to_len16" title='fw_eth_tx_pkt_wr::equiq_to_len16' data-ref="fw_eth_tx_pkt_wr::equiq_to_len16">equiq_to_len16</dfn>;</td></tr>
<tr><th id="131">131</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_eth_tx_pkt_wr::r3" title='fw_eth_tx_pkt_wr::r3' data-ref="fw_eth_tx_pkt_wr::r3">r3</dfn>;</td></tr>
<tr><th id="132">132</th><td>};</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/S_FW_ETH_TX_PKT_WR_IMMDLEN" data-ref="_M/S_FW_ETH_TX_PKT_WR_IMMDLEN">S_FW_ETH_TX_PKT_WR_IMMDLEN</dfn>	0</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/M_FW_ETH_TX_PKT_WR_IMMDLEN" data-ref="_M/M_FW_ETH_TX_PKT_WR_IMMDLEN">M_FW_ETH_TX_PKT_WR_IMMDLEN</dfn>	0x1ff</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/V_FW_ETH_TX_PKT_WR_IMMDLEN" data-ref="_M/V_FW_ETH_TX_PKT_WR_IMMDLEN">V_FW_ETH_TX_PKT_WR_IMMDLEN</dfn>(x)	((x) &lt;&lt; S_FW_ETH_TX_PKT_WR_IMMDLEN)</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/G_FW_ETH_TX_PKT_WR_IMMDLEN" data-ref="_M/G_FW_ETH_TX_PKT_WR_IMMDLEN">G_FW_ETH_TX_PKT_WR_IMMDLEN</dfn>(x)	\</u></td></tr>
<tr><th id="138">138</th><td><u>	(((x) &gt;&gt; S_FW_ETH_TX_PKT_WR_IMMDLEN) &amp; M_FW_ETH_TX_PKT_WR_IMMDLEN)</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><b>struct</b> <dfn class="type def" id="fw_eth_tx_pkts_wr" title='fw_eth_tx_pkts_wr' data-ref="fw_eth_tx_pkts_wr">fw_eth_tx_pkts_wr</dfn> {</td></tr>
<tr><th id="141">141</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_eth_tx_pkts_wr::op_pkd" title='fw_eth_tx_pkts_wr::op_pkd' data-ref="fw_eth_tx_pkts_wr::op_pkd">op_pkd</dfn>;</td></tr>
<tr><th id="142">142</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_eth_tx_pkts_wr::equiq_to_len16" title='fw_eth_tx_pkts_wr::equiq_to_len16' data-ref="fw_eth_tx_pkts_wr::equiq_to_len16">equiq_to_len16</dfn>;</td></tr>
<tr><th id="143">143</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_eth_tx_pkts_wr::r3" title='fw_eth_tx_pkts_wr::r3' data-ref="fw_eth_tx_pkts_wr::r3">r3</dfn>;</td></tr>
<tr><th id="144">144</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_eth_tx_pkts_wr::plen" title='fw_eth_tx_pkts_wr::plen' data-ref="fw_eth_tx_pkts_wr::plen">plen</dfn>;</td></tr>
<tr><th id="145">145</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_eth_tx_pkts_wr::npkt" title='fw_eth_tx_pkts_wr::npkt' data-ref="fw_eth_tx_pkts_wr::npkt">npkt</dfn>;</td></tr>
<tr><th id="146">146</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_eth_tx_pkts_wr::type" title='fw_eth_tx_pkts_wr::type' data-ref="fw_eth_tx_pkts_wr::type">type</dfn>;</td></tr>
<tr><th id="147">147</th><td>};</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/******************************************************************************</i></td></tr>
<tr><th id="150">150</th><td><i> *  C O M M A N D s</i></td></tr>
<tr><th id="151">151</th><td><i> *********************/</i></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i>/*</i></td></tr>
<tr><th id="154">154</th><td><i> * The maximum length of time, in miliseconds, that we expect any firmware</i></td></tr>
<tr><th id="155">155</th><td><i> * command to take to execute and return a reply to the host.  The RESET</i></td></tr>
<tr><th id="156">156</th><td><i> * and INITIALIZE commands can take a fair amount of time to execute but</i></td></tr>
<tr><th id="157">157</th><td><i> * most execute in far less time than this maximum.  This constant is used</i></td></tr>
<tr><th id="158">158</th><td><i> * by host software to determine how long to wait for a firmware command</i></td></tr>
<tr><th id="159">159</th><td><i> * reply before declaring the firmware as dead/unreachable ...</i></td></tr>
<tr><th id="160">160</th><td><i> */</i></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/FW_CMD_MAX_TIMEOUT" data-ref="_M/FW_CMD_MAX_TIMEOUT">FW_CMD_MAX_TIMEOUT</dfn>	10000</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/*</i></td></tr>
<tr><th id="164">164</th><td><i> * If a host driver does a HELLO and discovers that there's already a MASTER</i></td></tr>
<tr><th id="165">165</th><td><i> * selected, we may have to wait for that MASTER to finish issuing RESET,</i></td></tr>
<tr><th id="166">166</th><td><i> * configuration and INITIALIZE commands.  Also, there's a possibility that</i></td></tr>
<tr><th id="167">167</th><td><i> * our own HELLO may get lost if it happens right as the MASTER is issuign a</i></td></tr>
<tr><th id="168">168</th><td><i> * RESET command, so we need to be willing to make a few retries of our HELLO.</i></td></tr>
<tr><th id="169">169</th><td><i> */</i></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/FW_CMD_HELLO_TIMEOUT" data-ref="_M/FW_CMD_HELLO_TIMEOUT">FW_CMD_HELLO_TIMEOUT</dfn>	(3 * FW_CMD_MAX_TIMEOUT)</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/FW_CMD_HELLO_RETRIES" data-ref="_M/FW_CMD_HELLO_RETRIES">FW_CMD_HELLO_RETRIES</dfn>	3</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><b>enum</b> <dfn class="type def" id="fw_cmd_opcodes" title='fw_cmd_opcodes' data-ref="fw_cmd_opcodes">fw_cmd_opcodes</dfn> {</td></tr>
<tr><th id="174">174</th><td>	<dfn class="enum" id="FW_RESET_CMD" title='FW_RESET_CMD' data-ref="FW_RESET_CMD">FW_RESET_CMD</dfn>                   = <var>0x03</var>,</td></tr>
<tr><th id="175">175</th><td>	<dfn class="enum" id="FW_HELLO_CMD" title='FW_HELLO_CMD' data-ref="FW_HELLO_CMD">FW_HELLO_CMD</dfn>                   = <var>0x04</var>,</td></tr>
<tr><th id="176">176</th><td>	<dfn class="enum" id="FW_BYE_CMD" title='FW_BYE_CMD' data-ref="FW_BYE_CMD">FW_BYE_CMD</dfn>                     = <var>0x05</var>,</td></tr>
<tr><th id="177">177</th><td>	<dfn class="enum" id="FW_INITIALIZE_CMD" title='FW_INITIALIZE_CMD' data-ref="FW_INITIALIZE_CMD">FW_INITIALIZE_CMD</dfn>              = <var>0x06</var>,</td></tr>
<tr><th id="178">178</th><td>	<dfn class="enum" id="FW_CAPS_CONFIG_CMD" title='FW_CAPS_CONFIG_CMD' data-ref="FW_CAPS_CONFIG_CMD">FW_CAPS_CONFIG_CMD</dfn>             = <var>0x07</var>,</td></tr>
<tr><th id="179">179</th><td>	<dfn class="enum" id="FW_PARAMS_CMD" title='FW_PARAMS_CMD' data-ref="FW_PARAMS_CMD">FW_PARAMS_CMD</dfn>                  = <var>0x08</var>,</td></tr>
<tr><th id="180">180</th><td>	<dfn class="enum" id="FW_IQ_CMD" title='FW_IQ_CMD' data-ref="FW_IQ_CMD">FW_IQ_CMD</dfn>                      = <var>0x10</var>,</td></tr>
<tr><th id="181">181</th><td>	<dfn class="enum" id="FW_EQ_ETH_CMD" title='FW_EQ_ETH_CMD' data-ref="FW_EQ_ETH_CMD">FW_EQ_ETH_CMD</dfn>                  = <var>0x12</var>,</td></tr>
<tr><th id="182">182</th><td>	<dfn class="enum" id="FW_VI_CMD" title='FW_VI_CMD' data-ref="FW_VI_CMD">FW_VI_CMD</dfn>                      = <var>0x14</var>,</td></tr>
<tr><th id="183">183</th><td>	<dfn class="enum" id="FW_VI_MAC_CMD" title='FW_VI_MAC_CMD' data-ref="FW_VI_MAC_CMD">FW_VI_MAC_CMD</dfn>                  = <var>0x15</var>,</td></tr>
<tr><th id="184">184</th><td>	<dfn class="enum" id="FW_VI_RXMODE_CMD" title='FW_VI_RXMODE_CMD' data-ref="FW_VI_RXMODE_CMD">FW_VI_RXMODE_CMD</dfn>               = <var>0x16</var>,</td></tr>
<tr><th id="185">185</th><td>	<dfn class="enum" id="FW_VI_ENABLE_CMD" title='FW_VI_ENABLE_CMD' data-ref="FW_VI_ENABLE_CMD">FW_VI_ENABLE_CMD</dfn>               = <var>0x17</var>,</td></tr>
<tr><th id="186">186</th><td>	<dfn class="enum" id="FW_PORT_CMD" title='FW_PORT_CMD' data-ref="FW_PORT_CMD">FW_PORT_CMD</dfn>                    = <var>0x1b</var>,</td></tr>
<tr><th id="187">187</th><td>	<dfn class="enum" id="FW_RSS_IND_TBL_CMD" title='FW_RSS_IND_TBL_CMD' data-ref="FW_RSS_IND_TBL_CMD">FW_RSS_IND_TBL_CMD</dfn>             = <var>0x20</var>,</td></tr>
<tr><th id="188">188</th><td>	<dfn class="enum" id="FW_RSS_VI_CONFIG_CMD" title='FW_RSS_VI_CONFIG_CMD' data-ref="FW_RSS_VI_CONFIG_CMD">FW_RSS_VI_CONFIG_CMD</dfn>           = <var>0x23</var>,</td></tr>
<tr><th id="189">189</th><td>	<dfn class="enum" id="FW_DEBUG_CMD" title='FW_DEBUG_CMD' data-ref="FW_DEBUG_CMD">FW_DEBUG_CMD</dfn>                   = <var>0x81</var>,</td></tr>
<tr><th id="190">190</th><td>};</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i>/*</i></td></tr>
<tr><th id="193">193</th><td><i> * Generic command header flit0</i></td></tr>
<tr><th id="194">194</th><td><i> */</i></td></tr>
<tr><th id="195">195</th><td><b>struct</b> <dfn class="type def" id="fw_cmd_hdr" title='fw_cmd_hdr' data-ref="fw_cmd_hdr">fw_cmd_hdr</dfn> {</td></tr>
<tr><th id="196">196</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_cmd_hdr::hi" title='fw_cmd_hdr::hi' data-ref="fw_cmd_hdr::hi">hi</dfn>;</td></tr>
<tr><th id="197">197</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_cmd_hdr::lo" title='fw_cmd_hdr::lo' data-ref="fw_cmd_hdr::lo">lo</dfn>;</td></tr>
<tr><th id="198">198</th><td>};</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/S_FW_CMD_OP" data-ref="_M/S_FW_CMD_OP">S_FW_CMD_OP</dfn>		24</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/M_FW_CMD_OP" data-ref="_M/M_FW_CMD_OP">M_FW_CMD_OP</dfn>		0xff</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/V_FW_CMD_OP" data-ref="_M/V_FW_CMD_OP">V_FW_CMD_OP</dfn>(x)		((x) &lt;&lt; S_FW_CMD_OP)</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/G_FW_CMD_OP" data-ref="_M/G_FW_CMD_OP">G_FW_CMD_OP</dfn>(x)		(((x) &gt;&gt; S_FW_CMD_OP) &amp; M_FW_CMD_OP)</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/S_FW_CMD_REQUEST" data-ref="_M/S_FW_CMD_REQUEST">S_FW_CMD_REQUEST</dfn>	23</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/M_FW_CMD_REQUEST" data-ref="_M/M_FW_CMD_REQUEST">M_FW_CMD_REQUEST</dfn>	0x1</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/V_FW_CMD_REQUEST" data-ref="_M/V_FW_CMD_REQUEST">V_FW_CMD_REQUEST</dfn>(x)	((x) &lt;&lt; S_FW_CMD_REQUEST)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/G_FW_CMD_REQUEST" data-ref="_M/G_FW_CMD_REQUEST">G_FW_CMD_REQUEST</dfn>(x)	(((x) &gt;&gt; S_FW_CMD_REQUEST) &amp; M_FW_CMD_REQUEST)</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/F_FW_CMD_REQUEST" data-ref="_M/F_FW_CMD_REQUEST">F_FW_CMD_REQUEST</dfn>	V_FW_CMD_REQUEST(1U)</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/S_FW_CMD_READ" data-ref="_M/S_FW_CMD_READ">S_FW_CMD_READ</dfn>		22</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/M_FW_CMD_READ" data-ref="_M/M_FW_CMD_READ">M_FW_CMD_READ</dfn>		0x1</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/V_FW_CMD_READ" data-ref="_M/V_FW_CMD_READ">V_FW_CMD_READ</dfn>(x)	((x) &lt;&lt; S_FW_CMD_READ)</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/G_FW_CMD_READ" data-ref="_M/G_FW_CMD_READ">G_FW_CMD_READ</dfn>(x)	(((x) &gt;&gt; S_FW_CMD_READ) &amp; M_FW_CMD_READ)</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/F_FW_CMD_READ" data-ref="_M/F_FW_CMD_READ">F_FW_CMD_READ</dfn>		V_FW_CMD_READ(1U)</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/S_FW_CMD_WRITE" data-ref="_M/S_FW_CMD_WRITE">S_FW_CMD_WRITE</dfn>		21</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/M_FW_CMD_WRITE" data-ref="_M/M_FW_CMD_WRITE">M_FW_CMD_WRITE</dfn>		0x1</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/V_FW_CMD_WRITE" data-ref="_M/V_FW_CMD_WRITE">V_FW_CMD_WRITE</dfn>(x)	((x) &lt;&lt; S_FW_CMD_WRITE)</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/G_FW_CMD_WRITE" data-ref="_M/G_FW_CMD_WRITE">G_FW_CMD_WRITE</dfn>(x)	(((x) &gt;&gt; S_FW_CMD_WRITE) &amp; M_FW_CMD_WRITE)</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/F_FW_CMD_WRITE" data-ref="_M/F_FW_CMD_WRITE">F_FW_CMD_WRITE</dfn>		V_FW_CMD_WRITE(1U)</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/S_FW_CMD_EXEC" data-ref="_M/S_FW_CMD_EXEC">S_FW_CMD_EXEC</dfn>		20</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/M_FW_CMD_EXEC" data-ref="_M/M_FW_CMD_EXEC">M_FW_CMD_EXEC</dfn>		0x1</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/V_FW_CMD_EXEC" data-ref="_M/V_FW_CMD_EXEC">V_FW_CMD_EXEC</dfn>(x)	((x) &lt;&lt; S_FW_CMD_EXEC)</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/G_FW_CMD_EXEC" data-ref="_M/G_FW_CMD_EXEC">G_FW_CMD_EXEC</dfn>(x)	(((x) &gt;&gt; S_FW_CMD_EXEC) &amp; M_FW_CMD_EXEC)</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/F_FW_CMD_EXEC" data-ref="_M/F_FW_CMD_EXEC">F_FW_CMD_EXEC</dfn>		V_FW_CMD_EXEC(1U)</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/S_FW_CMD_RETVAL" data-ref="_M/S_FW_CMD_RETVAL">S_FW_CMD_RETVAL</dfn>		8</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/M_FW_CMD_RETVAL" data-ref="_M/M_FW_CMD_RETVAL">M_FW_CMD_RETVAL</dfn>		0xff</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/V_FW_CMD_RETVAL" data-ref="_M/V_FW_CMD_RETVAL">V_FW_CMD_RETVAL</dfn>(x)	((x) &lt;&lt; S_FW_CMD_RETVAL)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/G_FW_CMD_RETVAL" data-ref="_M/G_FW_CMD_RETVAL">G_FW_CMD_RETVAL</dfn>(x)	(((x) &gt;&gt; S_FW_CMD_RETVAL) &amp; M_FW_CMD_RETVAL)</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/S_FW_CMD_LEN16" data-ref="_M/S_FW_CMD_LEN16">S_FW_CMD_LEN16</dfn>		0</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/M_FW_CMD_LEN16" data-ref="_M/M_FW_CMD_LEN16">M_FW_CMD_LEN16</dfn>		0xff</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/V_FW_CMD_LEN16" data-ref="_M/V_FW_CMD_LEN16">V_FW_CMD_LEN16</dfn>(x)	((x) &lt;&lt; S_FW_CMD_LEN16)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/G_FW_CMD_LEN16" data-ref="_M/G_FW_CMD_LEN16">G_FW_CMD_LEN16</dfn>(x)	(((x) &gt;&gt; S_FW_CMD_LEN16) &amp; M_FW_CMD_LEN16)</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/FW_LEN16" data-ref="_M/FW_LEN16">FW_LEN16</dfn>(fw_struct) V_FW_CMD_LEN16(sizeof(fw_struct) / 16)</u></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><b>struct</b> <dfn class="type def" id="fw_reset_cmd" title='fw_reset_cmd' data-ref="fw_reset_cmd">fw_reset_cmd</dfn> {</td></tr>
<tr><th id="242">242</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_reset_cmd::op_to_write" title='fw_reset_cmd::op_to_write' data-ref="fw_reset_cmd::op_to_write">op_to_write</dfn>;</td></tr>
<tr><th id="243">243</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_reset_cmd::retval_len16" title='fw_reset_cmd::retval_len16' data-ref="fw_reset_cmd::retval_len16">retval_len16</dfn>;</td></tr>
<tr><th id="244">244</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_reset_cmd::val" title='fw_reset_cmd::val' data-ref="fw_reset_cmd::val">val</dfn>;</td></tr>
<tr><th id="245">245</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_reset_cmd::halt_pkd" title='fw_reset_cmd::halt_pkd' data-ref="fw_reset_cmd::halt_pkd">halt_pkd</dfn>;</td></tr>
<tr><th id="246">246</th><td>};</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/S_FW_RESET_CMD_HALT" data-ref="_M/S_FW_RESET_CMD_HALT">S_FW_RESET_CMD_HALT</dfn>	31</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/M_FW_RESET_CMD_HALT" data-ref="_M/M_FW_RESET_CMD_HALT">M_FW_RESET_CMD_HALT</dfn>	0x1</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/V_FW_RESET_CMD_HALT" data-ref="_M/V_FW_RESET_CMD_HALT">V_FW_RESET_CMD_HALT</dfn>(x)	((x) &lt;&lt; S_FW_RESET_CMD_HALT)</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/G_FW_RESET_CMD_HALT" data-ref="_M/G_FW_RESET_CMD_HALT">G_FW_RESET_CMD_HALT</dfn>(x)	\</u></td></tr>
<tr><th id="252">252</th><td><u>	(((x) &gt;&gt; S_FW_RESET_CMD_HALT) &amp; M_FW_RESET_CMD_HALT)</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/F_FW_RESET_CMD_HALT" data-ref="_M/F_FW_RESET_CMD_HALT">F_FW_RESET_CMD_HALT</dfn>	V_FW_RESET_CMD_HALT(1U)</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><b>enum</b> {</td></tr>
<tr><th id="256">256</th><td>	<dfn class="enum" id="FW_HELLO_CMD_STAGE_OS" title='FW_HELLO_CMD_STAGE_OS' data-ref="FW_HELLO_CMD_STAGE_OS">FW_HELLO_CMD_STAGE_OS</dfn>		= <var>0</var>,</td></tr>
<tr><th id="257">257</th><td>};</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><b>struct</b> <dfn class="type def" id="fw_hello_cmd" title='fw_hello_cmd' data-ref="fw_hello_cmd">fw_hello_cmd</dfn> {</td></tr>
<tr><th id="260">260</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_hello_cmd::op_to_write" title='fw_hello_cmd::op_to_write' data-ref="fw_hello_cmd::op_to_write">op_to_write</dfn>;</td></tr>
<tr><th id="261">261</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_hello_cmd::retval_len16" title='fw_hello_cmd::retval_len16' data-ref="fw_hello_cmd::retval_len16">retval_len16</dfn>;</td></tr>
<tr><th id="262">262</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_hello_cmd::err_to_clearinit" title='fw_hello_cmd::err_to_clearinit' data-ref="fw_hello_cmd::err_to_clearinit">err_to_clearinit</dfn>;</td></tr>
<tr><th id="263">263</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_hello_cmd::fwrev" title='fw_hello_cmd::fwrev' data-ref="fw_hello_cmd::fwrev">fwrev</dfn>;</td></tr>
<tr><th id="264">264</th><td>};</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/S_FW_HELLO_CMD_ERR" data-ref="_M/S_FW_HELLO_CMD_ERR">S_FW_HELLO_CMD_ERR</dfn>	31</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/M_FW_HELLO_CMD_ERR" data-ref="_M/M_FW_HELLO_CMD_ERR">M_FW_HELLO_CMD_ERR</dfn>	0x1</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/V_FW_HELLO_CMD_ERR" data-ref="_M/V_FW_HELLO_CMD_ERR">V_FW_HELLO_CMD_ERR</dfn>(x)	((x) &lt;&lt; S_FW_HELLO_CMD_ERR)</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/G_FW_HELLO_CMD_ERR" data-ref="_M/G_FW_HELLO_CMD_ERR">G_FW_HELLO_CMD_ERR</dfn>(x)	\</u></td></tr>
<tr><th id="270">270</th><td><u>	(((x) &gt;&gt; S_FW_HELLO_CMD_ERR) &amp; M_FW_HELLO_CMD_ERR)</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/F_FW_HELLO_CMD_ERR" data-ref="_M/F_FW_HELLO_CMD_ERR">F_FW_HELLO_CMD_ERR</dfn>	V_FW_HELLO_CMD_ERR(1U)</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/S_FW_HELLO_CMD_INIT" data-ref="_M/S_FW_HELLO_CMD_INIT">S_FW_HELLO_CMD_INIT</dfn>	30</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/M_FW_HELLO_CMD_INIT" data-ref="_M/M_FW_HELLO_CMD_INIT">M_FW_HELLO_CMD_INIT</dfn>	0x1</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/V_FW_HELLO_CMD_INIT" data-ref="_M/V_FW_HELLO_CMD_INIT">V_FW_HELLO_CMD_INIT</dfn>(x)	((x) &lt;&lt; S_FW_HELLO_CMD_INIT)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/G_FW_HELLO_CMD_INIT" data-ref="_M/G_FW_HELLO_CMD_INIT">G_FW_HELLO_CMD_INIT</dfn>(x)	\</u></td></tr>
<tr><th id="277">277</th><td><u>	(((x) &gt;&gt; S_FW_HELLO_CMD_INIT) &amp; M_FW_HELLO_CMD_INIT)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/F_FW_HELLO_CMD_INIT" data-ref="_M/F_FW_HELLO_CMD_INIT">F_FW_HELLO_CMD_INIT</dfn>	V_FW_HELLO_CMD_INIT(1U)</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/S_FW_HELLO_CMD_MASTERDIS" data-ref="_M/S_FW_HELLO_CMD_MASTERDIS">S_FW_HELLO_CMD_MASTERDIS</dfn>	29</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/M_FW_HELLO_CMD_MASTERDIS" data-ref="_M/M_FW_HELLO_CMD_MASTERDIS">M_FW_HELLO_CMD_MASTERDIS</dfn>	0x1</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/V_FW_HELLO_CMD_MASTERDIS" data-ref="_M/V_FW_HELLO_CMD_MASTERDIS">V_FW_HELLO_CMD_MASTERDIS</dfn>(x)	((x) &lt;&lt; S_FW_HELLO_CMD_MASTERDIS)</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/G_FW_HELLO_CMD_MASTERDIS" data-ref="_M/G_FW_HELLO_CMD_MASTERDIS">G_FW_HELLO_CMD_MASTERDIS</dfn>(x)	\</u></td></tr>
<tr><th id="284">284</th><td><u>	(((x) &gt;&gt; S_FW_HELLO_CMD_MASTERDIS) &amp; M_FW_HELLO_CMD_MASTERDIS)</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/F_FW_HELLO_CMD_MASTERDIS" data-ref="_M/F_FW_HELLO_CMD_MASTERDIS">F_FW_HELLO_CMD_MASTERDIS</dfn>	V_FW_HELLO_CMD_MASTERDIS(1U)</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/S_FW_HELLO_CMD_MASTERFORCE" data-ref="_M/S_FW_HELLO_CMD_MASTERFORCE">S_FW_HELLO_CMD_MASTERFORCE</dfn>	28</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/M_FW_HELLO_CMD_MASTERFORCE" data-ref="_M/M_FW_HELLO_CMD_MASTERFORCE">M_FW_HELLO_CMD_MASTERFORCE</dfn>	0x1</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/V_FW_HELLO_CMD_MASTERFORCE" data-ref="_M/V_FW_HELLO_CMD_MASTERFORCE">V_FW_HELLO_CMD_MASTERFORCE</dfn>(x)	((x) &lt;&lt; S_FW_HELLO_CMD_MASTERFORCE)</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/G_FW_HELLO_CMD_MASTERFORCE" data-ref="_M/G_FW_HELLO_CMD_MASTERFORCE">G_FW_HELLO_CMD_MASTERFORCE</dfn>(x)	\</u></td></tr>
<tr><th id="291">291</th><td><u>	(((x) &gt;&gt; S_FW_HELLO_CMD_MASTERFORCE) &amp; M_FW_HELLO_CMD_MASTERFORCE)</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/F_FW_HELLO_CMD_MASTERFORCE" data-ref="_M/F_FW_HELLO_CMD_MASTERFORCE">F_FW_HELLO_CMD_MASTERFORCE</dfn>	V_FW_HELLO_CMD_MASTERFORCE(1U)</u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/S_FW_HELLO_CMD_MBMASTER" data-ref="_M/S_FW_HELLO_CMD_MBMASTER">S_FW_HELLO_CMD_MBMASTER</dfn>		24</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/M_FW_HELLO_CMD_MBMASTER" data-ref="_M/M_FW_HELLO_CMD_MBMASTER">M_FW_HELLO_CMD_MBMASTER</dfn>		0xf</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/V_FW_HELLO_CMD_MBMASTER" data-ref="_M/V_FW_HELLO_CMD_MBMASTER">V_FW_HELLO_CMD_MBMASTER</dfn>(x)	((x) &lt;&lt; S_FW_HELLO_CMD_MBMASTER)</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/G_FW_HELLO_CMD_MBMASTER" data-ref="_M/G_FW_HELLO_CMD_MBMASTER">G_FW_HELLO_CMD_MBMASTER</dfn>(x)	\</u></td></tr>
<tr><th id="298">298</th><td><u>	(((x) &gt;&gt; S_FW_HELLO_CMD_MBMASTER) &amp; M_FW_HELLO_CMD_MBMASTER)</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/S_FW_HELLO_CMD_MBASYNCNOT" data-ref="_M/S_FW_HELLO_CMD_MBASYNCNOT">S_FW_HELLO_CMD_MBASYNCNOT</dfn>	20</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/M_FW_HELLO_CMD_MBASYNCNOT" data-ref="_M/M_FW_HELLO_CMD_MBASYNCNOT">M_FW_HELLO_CMD_MBASYNCNOT</dfn>	0x7</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/V_FW_HELLO_CMD_MBASYNCNOT" data-ref="_M/V_FW_HELLO_CMD_MBASYNCNOT">V_FW_HELLO_CMD_MBASYNCNOT</dfn>(x)	((x) &lt;&lt; S_FW_HELLO_CMD_MBASYNCNOT)</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/G_FW_HELLO_CMD_MBASYNCNOT" data-ref="_M/G_FW_HELLO_CMD_MBASYNCNOT">G_FW_HELLO_CMD_MBASYNCNOT</dfn>(x)	\</u></td></tr>
<tr><th id="304">304</th><td><u>	(((x) &gt;&gt; S_FW_HELLO_CMD_MBASYNCNOT) &amp; M_FW_HELLO_CMD_MBASYNCNOT)</u></td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/S_FW_HELLO_CMD_STAGE" data-ref="_M/S_FW_HELLO_CMD_STAGE">S_FW_HELLO_CMD_STAGE</dfn>	17</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/M_FW_HELLO_CMD_STAGE" data-ref="_M/M_FW_HELLO_CMD_STAGE">M_FW_HELLO_CMD_STAGE</dfn>	0x7</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/V_FW_HELLO_CMD_STAGE" data-ref="_M/V_FW_HELLO_CMD_STAGE">V_FW_HELLO_CMD_STAGE</dfn>(x)	((x) &lt;&lt; S_FW_HELLO_CMD_STAGE)</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/G_FW_HELLO_CMD_STAGE" data-ref="_M/G_FW_HELLO_CMD_STAGE">G_FW_HELLO_CMD_STAGE</dfn>(x)	\</u></td></tr>
<tr><th id="310">310</th><td><u>	(((x) &gt;&gt; S_FW_HELLO_CMD_STAGE) &amp; M_FW_HELLO_CMD_STAGE)</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/S_FW_HELLO_CMD_CLEARINIT" data-ref="_M/S_FW_HELLO_CMD_CLEARINIT">S_FW_HELLO_CMD_CLEARINIT</dfn>	16</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/M_FW_HELLO_CMD_CLEARINIT" data-ref="_M/M_FW_HELLO_CMD_CLEARINIT">M_FW_HELLO_CMD_CLEARINIT</dfn>	0x1</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/V_FW_HELLO_CMD_CLEARINIT" data-ref="_M/V_FW_HELLO_CMD_CLEARINIT">V_FW_HELLO_CMD_CLEARINIT</dfn>(x)	((x) &lt;&lt; S_FW_HELLO_CMD_CLEARINIT)</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/G_FW_HELLO_CMD_CLEARINIT" data-ref="_M/G_FW_HELLO_CMD_CLEARINIT">G_FW_HELLO_CMD_CLEARINIT</dfn>(x)	\</u></td></tr>
<tr><th id="316">316</th><td><u>	(((x) &gt;&gt; S_FW_HELLO_CMD_CLEARINIT) &amp; M_FW_HELLO_CMD_CLEARINIT)</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/F_FW_HELLO_CMD_CLEARINIT" data-ref="_M/F_FW_HELLO_CMD_CLEARINIT">F_FW_HELLO_CMD_CLEARINIT</dfn>	V_FW_HELLO_CMD_CLEARINIT(1U)</u></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><b>struct</b> <dfn class="type def" id="fw_bye_cmd" title='fw_bye_cmd' data-ref="fw_bye_cmd">fw_bye_cmd</dfn> {</td></tr>
<tr><th id="320">320</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_bye_cmd::op_to_write" title='fw_bye_cmd::op_to_write' data-ref="fw_bye_cmd::op_to_write">op_to_write</dfn>;</td></tr>
<tr><th id="321">321</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_bye_cmd::retval_len16" title='fw_bye_cmd::retval_len16' data-ref="fw_bye_cmd::retval_len16">retval_len16</dfn>;</td></tr>
<tr><th id="322">322</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_bye_cmd::r3" title='fw_bye_cmd::r3' data-ref="fw_bye_cmd::r3">r3</dfn>;</td></tr>
<tr><th id="323">323</th><td>};</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><b>struct</b> <dfn class="type def" id="fw_initialize_cmd" title='fw_initialize_cmd' data-ref="fw_initialize_cmd">fw_initialize_cmd</dfn> {</td></tr>
<tr><th id="326">326</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_initialize_cmd::op_to_write" title='fw_initialize_cmd::op_to_write' data-ref="fw_initialize_cmd::op_to_write">op_to_write</dfn>;</td></tr>
<tr><th id="327">327</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_initialize_cmd::retval_len16" title='fw_initialize_cmd::retval_len16' data-ref="fw_initialize_cmd::retval_len16">retval_len16</dfn>;</td></tr>
<tr><th id="328">328</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_initialize_cmd::r3" title='fw_initialize_cmd::r3' data-ref="fw_initialize_cmd::r3">r3</dfn>;</td></tr>
<tr><th id="329">329</th><td>};</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><b>enum</b> <dfn class="type def" id="fw_caps_config_nic" title='fw_caps_config_nic' data-ref="fw_caps_config_nic">fw_caps_config_nic</dfn> {</td></tr>
<tr><th id="332">332</th><td>	<dfn class="enum" id="FW_CAPS_CONFIG_NIC_HASHFILTER" title='FW_CAPS_CONFIG_NIC_HASHFILTER' data-ref="FW_CAPS_CONFIG_NIC_HASHFILTER">FW_CAPS_CONFIG_NIC_HASHFILTER</dfn>	= <var>0x00000020</var>,</td></tr>
<tr><th id="333">333</th><td>	<dfn class="enum" id="FW_CAPS_CONFIG_NIC_ETHOFLD" title='FW_CAPS_CONFIG_NIC_ETHOFLD' data-ref="FW_CAPS_CONFIG_NIC_ETHOFLD">FW_CAPS_CONFIG_NIC_ETHOFLD</dfn>	= <var>0x00000040</var>,</td></tr>
<tr><th id="334">334</th><td>};</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><b>enum</b> <dfn class="type def" id="fw_memtype_cf" title='fw_memtype_cf' data-ref="fw_memtype_cf">fw_memtype_cf</dfn> {</td></tr>
<tr><th id="337">337</th><td>	<dfn class="enum" id="FW_MEMTYPE_CF_FLASH" title='FW_MEMTYPE_CF_FLASH' data-ref="FW_MEMTYPE_CF_FLASH">FW_MEMTYPE_CF_FLASH</dfn>		= <a class="enum" href="#FW_MEMTYPE_FLASH" title='FW_MEMTYPE_FLASH' data-ref="FW_MEMTYPE_FLASH">FW_MEMTYPE_FLASH</a>,</td></tr>
<tr><th id="338">338</th><td>};</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><b>struct</b> <dfn class="type def" id="fw_caps_config_cmd" title='fw_caps_config_cmd' data-ref="fw_caps_config_cmd">fw_caps_config_cmd</dfn> {</td></tr>
<tr><th id="341">341</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_caps_config_cmd::op_to_write" title='fw_caps_config_cmd::op_to_write' data-ref="fw_caps_config_cmd::op_to_write">op_to_write</dfn>;</td></tr>
<tr><th id="342">342</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_caps_config_cmd::cfvalid_to_len16" title='fw_caps_config_cmd::cfvalid_to_len16' data-ref="fw_caps_config_cmd::cfvalid_to_len16">cfvalid_to_len16</dfn>;</td></tr>
<tr><th id="343">343</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_caps_config_cmd::r2" title='fw_caps_config_cmd::r2' data-ref="fw_caps_config_cmd::r2">r2</dfn>;</td></tr>
<tr><th id="344">344</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_caps_config_cmd::hwmbitmap" title='fw_caps_config_cmd::hwmbitmap' data-ref="fw_caps_config_cmd::hwmbitmap">hwmbitmap</dfn>;</td></tr>
<tr><th id="345">345</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_caps_config_cmd::nbmcaps" title='fw_caps_config_cmd::nbmcaps' data-ref="fw_caps_config_cmd::nbmcaps">nbmcaps</dfn>;</td></tr>
<tr><th id="346">346</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_caps_config_cmd::linkcaps" title='fw_caps_config_cmd::linkcaps' data-ref="fw_caps_config_cmd::linkcaps">linkcaps</dfn>;</td></tr>
<tr><th id="347">347</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_caps_config_cmd::switchcaps" title='fw_caps_config_cmd::switchcaps' data-ref="fw_caps_config_cmd::switchcaps">switchcaps</dfn>;</td></tr>
<tr><th id="348">348</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_caps_config_cmd::r3" title='fw_caps_config_cmd::r3' data-ref="fw_caps_config_cmd::r3">r3</dfn>;</td></tr>
<tr><th id="349">349</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_caps_config_cmd::niccaps" title='fw_caps_config_cmd::niccaps' data-ref="fw_caps_config_cmd::niccaps">niccaps</dfn>;</td></tr>
<tr><th id="350">350</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_caps_config_cmd::toecaps" title='fw_caps_config_cmd::toecaps' data-ref="fw_caps_config_cmd::toecaps">toecaps</dfn>;</td></tr>
<tr><th id="351">351</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_caps_config_cmd::rdmacaps" title='fw_caps_config_cmd::rdmacaps' data-ref="fw_caps_config_cmd::rdmacaps">rdmacaps</dfn>;</td></tr>
<tr><th id="352">352</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_caps_config_cmd::r4" title='fw_caps_config_cmd::r4' data-ref="fw_caps_config_cmd::r4">r4</dfn>;</td></tr>
<tr><th id="353">353</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_caps_config_cmd::iscsicaps" title='fw_caps_config_cmd::iscsicaps' data-ref="fw_caps_config_cmd::iscsicaps">iscsicaps</dfn>;</td></tr>
<tr><th id="354">354</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_caps_config_cmd::fcoecaps" title='fw_caps_config_cmd::fcoecaps' data-ref="fw_caps_config_cmd::fcoecaps">fcoecaps</dfn>;</td></tr>
<tr><th id="355">355</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_caps_config_cmd::cfcsum" title='fw_caps_config_cmd::cfcsum' data-ref="fw_caps_config_cmd::cfcsum">cfcsum</dfn>;</td></tr>
<tr><th id="356">356</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_caps_config_cmd::finiver" title='fw_caps_config_cmd::finiver' data-ref="fw_caps_config_cmd::finiver">finiver</dfn>;</td></tr>
<tr><th id="357">357</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_caps_config_cmd::finicsum" title='fw_caps_config_cmd::finicsum' data-ref="fw_caps_config_cmd::finicsum">finicsum</dfn>;</td></tr>
<tr><th id="358">358</th><td>};</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/S_FW_CAPS_CONFIG_CMD_CFVALID" data-ref="_M/S_FW_CAPS_CONFIG_CMD_CFVALID">S_FW_CAPS_CONFIG_CMD_CFVALID</dfn>	27</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/M_FW_CAPS_CONFIG_CMD_CFVALID" data-ref="_M/M_FW_CAPS_CONFIG_CMD_CFVALID">M_FW_CAPS_CONFIG_CMD_CFVALID</dfn>	0x1</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/V_FW_CAPS_CONFIG_CMD_CFVALID" data-ref="_M/V_FW_CAPS_CONFIG_CMD_CFVALID">V_FW_CAPS_CONFIG_CMD_CFVALID</dfn>(x)	((x) &lt;&lt; S_FW_CAPS_CONFIG_CMD_CFVALID)</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/G_FW_CAPS_CONFIG_CMD_CFVALID" data-ref="_M/G_FW_CAPS_CONFIG_CMD_CFVALID">G_FW_CAPS_CONFIG_CMD_CFVALID</dfn>(x)	\</u></td></tr>
<tr><th id="364">364</th><td><u>	(((x) &gt;&gt; S_FW_CAPS_CONFIG_CMD_CFVALID) &amp; M_FW_CAPS_CONFIG_CMD_CFVALID)</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/F_FW_CAPS_CONFIG_CMD_CFVALID" data-ref="_M/F_FW_CAPS_CONFIG_CMD_CFVALID">F_FW_CAPS_CONFIG_CMD_CFVALID</dfn>	V_FW_CAPS_CONFIG_CMD_CFVALID(1U)</u></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/S_FW_CAPS_CONFIG_CMD_MEMTYPE_CF" data-ref="_M/S_FW_CAPS_CONFIG_CMD_MEMTYPE_CF">S_FW_CAPS_CONFIG_CMD_MEMTYPE_CF</dfn>		24</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/M_FW_CAPS_CONFIG_CMD_MEMTYPE_CF" data-ref="_M/M_FW_CAPS_CONFIG_CMD_MEMTYPE_CF">M_FW_CAPS_CONFIG_CMD_MEMTYPE_CF</dfn>		0x7</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/V_FW_CAPS_CONFIG_CMD_MEMTYPE_CF" data-ref="_M/V_FW_CAPS_CONFIG_CMD_MEMTYPE_CF">V_FW_CAPS_CONFIG_CMD_MEMTYPE_CF</dfn>(x)	\</u></td></tr>
<tr><th id="370">370</th><td><u>	((x) &lt;&lt; S_FW_CAPS_CONFIG_CMD_MEMTYPE_CF)</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/G_FW_CAPS_CONFIG_CMD_MEMTYPE_CF" data-ref="_M/G_FW_CAPS_CONFIG_CMD_MEMTYPE_CF">G_FW_CAPS_CONFIG_CMD_MEMTYPE_CF</dfn>(x)	\</u></td></tr>
<tr><th id="372">372</th><td><u>	(((x) &gt;&gt; S_FW_CAPS_CONFIG_CMD_MEMTYPE_CF) &amp; \</u></td></tr>
<tr><th id="373">373</th><td><u>	 M_FW_CAPS_CONFIG_CMD_MEMTYPE_CF)</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/S_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF" data-ref="_M/S_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF">S_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF</dfn>	16</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/M_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF" data-ref="_M/M_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF">M_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF</dfn>	0xff</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/V_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF" data-ref="_M/V_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF">V_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF</dfn>(x)	\</u></td></tr>
<tr><th id="378">378</th><td><u>	((x) &lt;&lt; S_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF)</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/G_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF" data-ref="_M/G_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF">G_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF</dfn>(x)	\</u></td></tr>
<tr><th id="380">380</th><td><u>	(((x) &gt;&gt; S_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF) &amp; \</u></td></tr>
<tr><th id="381">381</th><td><u>	 M_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF)</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><i>/*</i></td></tr>
<tr><th id="384">384</th><td><i> * params command mnemonics</i></td></tr>
<tr><th id="385">385</th><td><i> */</i></td></tr>
<tr><th id="386">386</th><td><b>enum</b> <dfn class="type def" id="fw_params_mnem" title='fw_params_mnem' data-ref="fw_params_mnem">fw_params_mnem</dfn> {</td></tr>
<tr><th id="387">387</th><td>	<dfn class="enum" id="FW_PARAMS_MNEM_DEV" title='FW_PARAMS_MNEM_DEV' data-ref="FW_PARAMS_MNEM_DEV">FW_PARAMS_MNEM_DEV</dfn>		= <var>1</var>,	<i>/* device params */</i></td></tr>
<tr><th id="388">388</th><td>	<dfn class="enum" id="FW_PARAMS_MNEM_PFVF" title='FW_PARAMS_MNEM_PFVF' data-ref="FW_PARAMS_MNEM_PFVF">FW_PARAMS_MNEM_PFVF</dfn>		= <var>2</var>,	<i>/* function params */</i></td></tr>
<tr><th id="389">389</th><td>	<dfn class="enum" id="FW_PARAMS_MNEM_DMAQ" title='FW_PARAMS_MNEM_DMAQ' data-ref="FW_PARAMS_MNEM_DMAQ">FW_PARAMS_MNEM_DMAQ</dfn>		= <var>4</var>,	<i>/* dma queue params */</i></td></tr>
<tr><th id="390">390</th><td>};</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><i>/*</i></td></tr>
<tr><th id="393">393</th><td><i> * device parameters</i></td></tr>
<tr><th id="394">394</th><td><i> */</i></td></tr>
<tr><th id="395">395</th><td><b>enum</b> <dfn class="type def" id="fw_params_param_dev" title='fw_params_param_dev' data-ref="fw_params_param_dev">fw_params_param_dev</dfn> {</td></tr>
<tr><th id="396">396</th><td>	<dfn class="enum" id="FW_PARAMS_PARAM_DEV_CCLK" title='FW_PARAMS_PARAM_DEV_CCLK' data-ref="FW_PARAMS_PARAM_DEV_CCLK">FW_PARAMS_PARAM_DEV_CCLK</dfn>	= <var>0x00</var>, <i>/* chip core clock in khz */</i></td></tr>
<tr><th id="397">397</th><td>	<dfn class="enum" id="FW_PARAMS_PARAM_DEV_PORTVEC" title='FW_PARAMS_PARAM_DEV_PORTVEC' data-ref="FW_PARAMS_PARAM_DEV_PORTVEC">FW_PARAMS_PARAM_DEV_PORTVEC</dfn>	= <var>0x01</var>, <i>/* the port vector */</i></td></tr>
<tr><th id="398">398</th><td>	<dfn class="enum" id="FW_PARAMS_PARAM_DEV_ULPTX_MEMWRITE_DSGL" title='FW_PARAMS_PARAM_DEV_ULPTX_MEMWRITE_DSGL' data-ref="FW_PARAMS_PARAM_DEV_ULPTX_MEMWRITE_DSGL">FW_PARAMS_PARAM_DEV_ULPTX_MEMWRITE_DSGL</dfn> = <var>0x17</var>,</td></tr>
<tr><th id="399">399</th><td>};</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><i>/*</i></td></tr>
<tr><th id="402">402</th><td><i> * physical and virtual function parameters</i></td></tr>
<tr><th id="403">403</th><td><i> */</i></td></tr>
<tr><th id="404">404</th><td><b>enum</b> <dfn class="type def" id="fw_params_param_pfvf" title='fw_params_param_pfvf' data-ref="fw_params_param_pfvf">fw_params_param_pfvf</dfn> {</td></tr>
<tr><th id="405">405</th><td>	<dfn class="enum" id="FW_PARAMS_PARAM_PFVF_CPLFW4MSG_ENCAP" title='FW_PARAMS_PARAM_PFVF_CPLFW4MSG_ENCAP' data-ref="FW_PARAMS_PARAM_PFVF_CPLFW4MSG_ENCAP">FW_PARAMS_PARAM_PFVF_CPLFW4MSG_ENCAP</dfn> = <var>0x31</var></td></tr>
<tr><th id="406">406</th><td>};</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><i>/*</i></td></tr>
<tr><th id="409">409</th><td><i> * dma queue parameters</i></td></tr>
<tr><th id="410">410</th><td><i> */</i></td></tr>
<tr><th id="411">411</th><td><b>enum</b> <dfn class="type def" id="fw_params_param_dmaq" title='fw_params_param_dmaq' data-ref="fw_params_param_dmaq">fw_params_param_dmaq</dfn> {</td></tr>
<tr><th id="412">412</th><td>	<dfn class="enum" id="FW_PARAMS_PARAM_DMAQ_IQ_INTCNTTHRESH" title='FW_PARAMS_PARAM_DMAQ_IQ_INTCNTTHRESH' data-ref="FW_PARAMS_PARAM_DMAQ_IQ_INTCNTTHRESH">FW_PARAMS_PARAM_DMAQ_IQ_INTCNTTHRESH</dfn> = <var>0x01</var>,</td></tr>
<tr><th id="413">413</th><td>	<dfn class="enum" id="FW_PARAMS_PARAM_DMAQ_CONM_CTXT" title='FW_PARAMS_PARAM_DMAQ_CONM_CTXT' data-ref="FW_PARAMS_PARAM_DMAQ_CONM_CTXT">FW_PARAMS_PARAM_DMAQ_CONM_CTXT</dfn> = <var>0x20</var>,</td></tr>
<tr><th id="414">414</th><td>};</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/S_FW_PARAMS_MNEM" data-ref="_M/S_FW_PARAMS_MNEM">S_FW_PARAMS_MNEM</dfn>	24</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/M_FW_PARAMS_MNEM" data-ref="_M/M_FW_PARAMS_MNEM">M_FW_PARAMS_MNEM</dfn>	0xff</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/V_FW_PARAMS_MNEM" data-ref="_M/V_FW_PARAMS_MNEM">V_FW_PARAMS_MNEM</dfn>(x)	((x) &lt;&lt; S_FW_PARAMS_MNEM)</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/G_FW_PARAMS_MNEM" data-ref="_M/G_FW_PARAMS_MNEM">G_FW_PARAMS_MNEM</dfn>(x)	\</u></td></tr>
<tr><th id="420">420</th><td><u>	(((x) &gt;&gt; S_FW_PARAMS_MNEM) &amp; M_FW_PARAMS_MNEM)</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/S_FW_PARAMS_PARAM_X" data-ref="_M/S_FW_PARAMS_PARAM_X">S_FW_PARAMS_PARAM_X</dfn>	16</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/M_FW_PARAMS_PARAM_X" data-ref="_M/M_FW_PARAMS_PARAM_X">M_FW_PARAMS_PARAM_X</dfn>	0xff</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/V_FW_PARAMS_PARAM_X" data-ref="_M/V_FW_PARAMS_PARAM_X">V_FW_PARAMS_PARAM_X</dfn>(x) ((x) &lt;&lt; S_FW_PARAMS_PARAM_X)</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/G_FW_PARAMS_PARAM_X" data-ref="_M/G_FW_PARAMS_PARAM_X">G_FW_PARAMS_PARAM_X</dfn>(x) \</u></td></tr>
<tr><th id="426">426</th><td><u>	(((x) &gt;&gt; S_FW_PARAMS_PARAM_X) &amp; M_FW_PARAMS_PARAM_X)</u></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/S_FW_PARAMS_PARAM_Y" data-ref="_M/S_FW_PARAMS_PARAM_Y">S_FW_PARAMS_PARAM_Y</dfn>	8</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/M_FW_PARAMS_PARAM_Y" data-ref="_M/M_FW_PARAMS_PARAM_Y">M_FW_PARAMS_PARAM_Y</dfn>	0xff</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/V_FW_PARAMS_PARAM_Y" data-ref="_M/V_FW_PARAMS_PARAM_Y">V_FW_PARAMS_PARAM_Y</dfn>(x) ((x) &lt;&lt; S_FW_PARAMS_PARAM_Y)</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/G_FW_PARAMS_PARAM_Y" data-ref="_M/G_FW_PARAMS_PARAM_Y">G_FW_PARAMS_PARAM_Y</dfn>(x) \</u></td></tr>
<tr><th id="432">432</th><td><u>	(((x) &gt;&gt; S_FW_PARAMS_PARAM_Y) &amp; M_FW_PARAMS_PARAM_Y)</u></td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/S_FW_PARAMS_PARAM_Z" data-ref="_M/S_FW_PARAMS_PARAM_Z">S_FW_PARAMS_PARAM_Z</dfn>	0</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/M_FW_PARAMS_PARAM_Z" data-ref="_M/M_FW_PARAMS_PARAM_Z">M_FW_PARAMS_PARAM_Z</dfn>	0xff</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/V_FW_PARAMS_PARAM_Z" data-ref="_M/V_FW_PARAMS_PARAM_Z">V_FW_PARAMS_PARAM_Z</dfn>(x) ((x) &lt;&lt; S_FW_PARAMS_PARAM_Z)</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/G_FW_PARAMS_PARAM_Z" data-ref="_M/G_FW_PARAMS_PARAM_Z">G_FW_PARAMS_PARAM_Z</dfn>(x) \</u></td></tr>
<tr><th id="438">438</th><td><u>	(((x) &gt;&gt; S_FW_PARAMS_PARAM_Z) &amp; M_FW_PARAMS_PARAM_Z)</u></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/S_FW_PARAMS_PARAM_YZ" data-ref="_M/S_FW_PARAMS_PARAM_YZ">S_FW_PARAMS_PARAM_YZ</dfn>	0</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/M_FW_PARAMS_PARAM_YZ" data-ref="_M/M_FW_PARAMS_PARAM_YZ">M_FW_PARAMS_PARAM_YZ</dfn>	0xffff</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/V_FW_PARAMS_PARAM_YZ" data-ref="_M/V_FW_PARAMS_PARAM_YZ">V_FW_PARAMS_PARAM_YZ</dfn>(x) ((x) &lt;&lt; S_FW_PARAMS_PARAM_YZ)</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/G_FW_PARAMS_PARAM_YZ" data-ref="_M/G_FW_PARAMS_PARAM_YZ">G_FW_PARAMS_PARAM_YZ</dfn>(x) \</u></td></tr>
<tr><th id="444">444</th><td><u>	(((x) &gt;&gt; S_FW_PARAMS_PARAM_YZ) &amp; M_FW_PARAMS_PARAM_YZ)</u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><b>struct</b> <dfn class="type def" id="fw_params_cmd" title='fw_params_cmd' data-ref="fw_params_cmd">fw_params_cmd</dfn> {</td></tr>
<tr><th id="447">447</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_params_cmd::op_to_vfn" title='fw_params_cmd::op_to_vfn' data-ref="fw_params_cmd::op_to_vfn">op_to_vfn</dfn>;</td></tr>
<tr><th id="448">448</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_params_cmd::retval_len16" title='fw_params_cmd::retval_len16' data-ref="fw_params_cmd::retval_len16">retval_len16</dfn>;</td></tr>
<tr><th id="449">449</th><td>	<b>struct</b> <dfn class="type def" id="fw_params_param" title='fw_params_param' data-ref="fw_params_param"><a class="type" href="#fw_params_param" title='fw_params_param' data-ref="fw_params_param">fw_params_param</a></dfn> {</td></tr>
<tr><th id="450">450</th><td>		<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_params_param::mnem" title='fw_params_param::mnem' data-ref="fw_params_param::mnem">mnem</dfn>;</td></tr>
<tr><th id="451">451</th><td>		<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_params_param::val" title='fw_params_param::val' data-ref="fw_params_param::val">val</dfn>;</td></tr>
<tr><th id="452">452</th><td>	} <dfn class="decl field" id="fw_params_cmd::param" title='fw_params_cmd::param' data-ref="fw_params_cmd::param">param</dfn>[<var>7</var>];</td></tr>
<tr><th id="453">453</th><td>};</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/S_FW_PARAMS_CMD_PFN" data-ref="_M/S_FW_PARAMS_CMD_PFN">S_FW_PARAMS_CMD_PFN</dfn>	8</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/M_FW_PARAMS_CMD_PFN" data-ref="_M/M_FW_PARAMS_CMD_PFN">M_FW_PARAMS_CMD_PFN</dfn>	0x7</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/V_FW_PARAMS_CMD_PFN" data-ref="_M/V_FW_PARAMS_CMD_PFN">V_FW_PARAMS_CMD_PFN</dfn>(x)	((x) &lt;&lt; S_FW_PARAMS_CMD_PFN)</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/G_FW_PARAMS_CMD_PFN" data-ref="_M/G_FW_PARAMS_CMD_PFN">G_FW_PARAMS_CMD_PFN</dfn>(x)	\</u></td></tr>
<tr><th id="459">459</th><td><u>	(((x) &gt;&gt; S_FW_PARAMS_CMD_PFN) &amp; M_FW_PARAMS_CMD_PFN)</u></td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/S_FW_PARAMS_CMD_VFN" data-ref="_M/S_FW_PARAMS_CMD_VFN">S_FW_PARAMS_CMD_VFN</dfn>	0</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/M_FW_PARAMS_CMD_VFN" data-ref="_M/M_FW_PARAMS_CMD_VFN">M_FW_PARAMS_CMD_VFN</dfn>	0xff</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/V_FW_PARAMS_CMD_VFN" data-ref="_M/V_FW_PARAMS_CMD_VFN">V_FW_PARAMS_CMD_VFN</dfn>(x)	((x) &lt;&lt; S_FW_PARAMS_CMD_VFN)</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/G_FW_PARAMS_CMD_VFN" data-ref="_M/G_FW_PARAMS_CMD_VFN">G_FW_PARAMS_CMD_VFN</dfn>(x)	\</u></td></tr>
<tr><th id="465">465</th><td><u>	(((x) &gt;&gt; S_FW_PARAMS_CMD_VFN) &amp; M_FW_PARAMS_CMD_VFN)</u></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><i>/*</i></td></tr>
<tr><th id="468">468</th><td><i> * ingress queue type; the first 1K ingress queues can have associated 0,</i></td></tr>
<tr><th id="469">469</th><td><i> * 1 or 2 free lists and an interrupt, all other ingress queues lack these</i></td></tr>
<tr><th id="470">470</th><td><i> * capabilities</i></td></tr>
<tr><th id="471">471</th><td><i> */</i></td></tr>
<tr><th id="472">472</th><td><b>enum</b> <dfn class="type def" id="fw_iq_type" title='fw_iq_type' data-ref="fw_iq_type">fw_iq_type</dfn> {</td></tr>
<tr><th id="473">473</th><td>	<dfn class="enum" id="FW_IQ_TYPE_FL_INT_CAP" title='FW_IQ_TYPE_FL_INT_CAP' data-ref="FW_IQ_TYPE_FL_INT_CAP">FW_IQ_TYPE_FL_INT_CAP</dfn>,</td></tr>
<tr><th id="474">474</th><td>};</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><b>struct</b> <dfn class="type def" id="fw_iq_cmd" title='fw_iq_cmd' data-ref="fw_iq_cmd">fw_iq_cmd</dfn> {</td></tr>
<tr><th id="477">477</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_iq_cmd::op_to_vfn" title='fw_iq_cmd::op_to_vfn' data-ref="fw_iq_cmd::op_to_vfn">op_to_vfn</dfn>;</td></tr>
<tr><th id="478">478</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_iq_cmd::alloc_to_len16" title='fw_iq_cmd::alloc_to_len16' data-ref="fw_iq_cmd::alloc_to_len16">alloc_to_len16</dfn>;</td></tr>
<tr><th id="479">479</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_iq_cmd::physiqid" title='fw_iq_cmd::physiqid' data-ref="fw_iq_cmd::physiqid">physiqid</dfn>;</td></tr>
<tr><th id="480">480</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_iq_cmd::iqid" title='fw_iq_cmd::iqid' data-ref="fw_iq_cmd::iqid">iqid</dfn>;</td></tr>
<tr><th id="481">481</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_iq_cmd::fl0id" title='fw_iq_cmd::fl0id' data-ref="fw_iq_cmd::fl0id">fl0id</dfn>;</td></tr>
<tr><th id="482">482</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_iq_cmd::fl1id" title='fw_iq_cmd::fl1id' data-ref="fw_iq_cmd::fl1id">fl1id</dfn>;</td></tr>
<tr><th id="483">483</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_iq_cmd::type_to_iqandstindex" title='fw_iq_cmd::type_to_iqandstindex' data-ref="fw_iq_cmd::type_to_iqandstindex">type_to_iqandstindex</dfn>;</td></tr>
<tr><th id="484">484</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_iq_cmd::iqdroprss_to_iqesize" title='fw_iq_cmd::iqdroprss_to_iqesize' data-ref="fw_iq_cmd::iqdroprss_to_iqesize">iqdroprss_to_iqesize</dfn>;</td></tr>
<tr><th id="485">485</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_iq_cmd::iqsize" title='fw_iq_cmd::iqsize' data-ref="fw_iq_cmd::iqsize">iqsize</dfn>;</td></tr>
<tr><th id="486">486</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_iq_cmd::iqaddr" title='fw_iq_cmd::iqaddr' data-ref="fw_iq_cmd::iqaddr">iqaddr</dfn>;</td></tr>
<tr><th id="487">487</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_iq_cmd::iqns_to_fl0congen" title='fw_iq_cmd::iqns_to_fl0congen' data-ref="fw_iq_cmd::iqns_to_fl0congen">iqns_to_fl0congen</dfn>;</td></tr>
<tr><th id="488">488</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_iq_cmd::fl0dcaen_to_fl0cidxfthresh" title='fw_iq_cmd::fl0dcaen_to_fl0cidxfthresh' data-ref="fw_iq_cmd::fl0dcaen_to_fl0cidxfthresh">fl0dcaen_to_fl0cidxfthresh</dfn>;</td></tr>
<tr><th id="489">489</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_iq_cmd::fl0size" title='fw_iq_cmd::fl0size' data-ref="fw_iq_cmd::fl0size">fl0size</dfn>;</td></tr>
<tr><th id="490">490</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_iq_cmd::fl0addr" title='fw_iq_cmd::fl0addr' data-ref="fw_iq_cmd::fl0addr">fl0addr</dfn>;</td></tr>
<tr><th id="491">491</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_iq_cmd::fl1cngchmap_to_fl1congen" title='fw_iq_cmd::fl1cngchmap_to_fl1congen' data-ref="fw_iq_cmd::fl1cngchmap_to_fl1congen">fl1cngchmap_to_fl1congen</dfn>;</td></tr>
<tr><th id="492">492</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_iq_cmd::fl1dcaen_to_fl1cidxfthresh" title='fw_iq_cmd::fl1dcaen_to_fl1cidxfthresh' data-ref="fw_iq_cmd::fl1dcaen_to_fl1cidxfthresh">fl1dcaen_to_fl1cidxfthresh</dfn>;</td></tr>
<tr><th id="493">493</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_iq_cmd::fl1size" title='fw_iq_cmd::fl1size' data-ref="fw_iq_cmd::fl1size">fl1size</dfn>;</td></tr>
<tr><th id="494">494</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_iq_cmd::fl1addr" title='fw_iq_cmd::fl1addr' data-ref="fw_iq_cmd::fl1addr">fl1addr</dfn>;</td></tr>
<tr><th id="495">495</th><td>};</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_PFN" data-ref="_M/S_FW_IQ_CMD_PFN">S_FW_IQ_CMD_PFN</dfn>		8</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_PFN" data-ref="_M/M_FW_IQ_CMD_PFN">M_FW_IQ_CMD_PFN</dfn>		0x7</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_PFN" data-ref="_M/V_FW_IQ_CMD_PFN">V_FW_IQ_CMD_PFN</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_PFN)</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_PFN" data-ref="_M/G_FW_IQ_CMD_PFN">G_FW_IQ_CMD_PFN</dfn>(x)	(((x) &gt;&gt; S_FW_IQ_CMD_PFN) &amp; M_FW_IQ_CMD_PFN)</u></td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_VFN" data-ref="_M/S_FW_IQ_CMD_VFN">S_FW_IQ_CMD_VFN</dfn>		0</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_VFN" data-ref="_M/M_FW_IQ_CMD_VFN">M_FW_IQ_CMD_VFN</dfn>		0xff</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_VFN" data-ref="_M/V_FW_IQ_CMD_VFN">V_FW_IQ_CMD_VFN</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_VFN)</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_VFN" data-ref="_M/G_FW_IQ_CMD_VFN">G_FW_IQ_CMD_VFN</dfn>(x)	(((x) &gt;&gt; S_FW_IQ_CMD_VFN) &amp; M_FW_IQ_CMD_VFN)</u></td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_ALLOC" data-ref="_M/S_FW_IQ_CMD_ALLOC">S_FW_IQ_CMD_ALLOC</dfn>	31</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_ALLOC" data-ref="_M/M_FW_IQ_CMD_ALLOC">M_FW_IQ_CMD_ALLOC</dfn>	0x1</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_ALLOC" data-ref="_M/V_FW_IQ_CMD_ALLOC">V_FW_IQ_CMD_ALLOC</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_ALLOC)</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_ALLOC" data-ref="_M/G_FW_IQ_CMD_ALLOC">G_FW_IQ_CMD_ALLOC</dfn>(x)	\</u></td></tr>
<tr><th id="511">511</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_ALLOC) &amp; M_FW_IQ_CMD_ALLOC)</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_ALLOC" data-ref="_M/F_FW_IQ_CMD_ALLOC">F_FW_IQ_CMD_ALLOC</dfn>	V_FW_IQ_CMD_ALLOC(1U)</u></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_FREE" data-ref="_M/S_FW_IQ_CMD_FREE">S_FW_IQ_CMD_FREE</dfn>	30</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_FREE" data-ref="_M/M_FW_IQ_CMD_FREE">M_FW_IQ_CMD_FREE</dfn>	0x1</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_FREE" data-ref="_M/V_FW_IQ_CMD_FREE">V_FW_IQ_CMD_FREE</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_FREE)</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_FREE" data-ref="_M/G_FW_IQ_CMD_FREE">G_FW_IQ_CMD_FREE</dfn>(x)	(((x) &gt;&gt; S_FW_IQ_CMD_FREE) &amp; M_FW_IQ_CMD_FREE)</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_FREE" data-ref="_M/F_FW_IQ_CMD_FREE">F_FW_IQ_CMD_FREE</dfn>	V_FW_IQ_CMD_FREE(1U)</u></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_IQSTART" data-ref="_M/S_FW_IQ_CMD_IQSTART">S_FW_IQ_CMD_IQSTART</dfn>	28</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_IQSTART" data-ref="_M/M_FW_IQ_CMD_IQSTART">M_FW_IQ_CMD_IQSTART</dfn>	0x1</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_IQSTART" data-ref="_M/V_FW_IQ_CMD_IQSTART">V_FW_IQ_CMD_IQSTART</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_IQSTART)</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_IQSTART" data-ref="_M/G_FW_IQ_CMD_IQSTART">G_FW_IQ_CMD_IQSTART</dfn>(x)	\</u></td></tr>
<tr><th id="524">524</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_IQSTART) &amp; M_FW_IQ_CMD_IQSTART)</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_IQSTART" data-ref="_M/F_FW_IQ_CMD_IQSTART">F_FW_IQ_CMD_IQSTART</dfn>	V_FW_IQ_CMD_IQSTART(1U)</u></td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_IQSTOP" data-ref="_M/S_FW_IQ_CMD_IQSTOP">S_FW_IQ_CMD_IQSTOP</dfn>	27</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_IQSTOP" data-ref="_M/M_FW_IQ_CMD_IQSTOP">M_FW_IQ_CMD_IQSTOP</dfn>	0x1</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_IQSTOP" data-ref="_M/V_FW_IQ_CMD_IQSTOP">V_FW_IQ_CMD_IQSTOP</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_IQSTOP)</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_IQSTOP" data-ref="_M/G_FW_IQ_CMD_IQSTOP">G_FW_IQ_CMD_IQSTOP</dfn>(x)	\</u></td></tr>
<tr><th id="531">531</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_IQSTOP) &amp; M_FW_IQ_CMD_IQSTOP)</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_IQSTOP" data-ref="_M/F_FW_IQ_CMD_IQSTOP">F_FW_IQ_CMD_IQSTOP</dfn>	V_FW_IQ_CMD_IQSTOP(1U)</u></td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_TYPE" data-ref="_M/S_FW_IQ_CMD_TYPE">S_FW_IQ_CMD_TYPE</dfn>	29</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_TYPE" data-ref="_M/M_FW_IQ_CMD_TYPE">M_FW_IQ_CMD_TYPE</dfn>	0x7</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_TYPE" data-ref="_M/V_FW_IQ_CMD_TYPE">V_FW_IQ_CMD_TYPE</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_TYPE)</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_TYPE" data-ref="_M/G_FW_IQ_CMD_TYPE">G_FW_IQ_CMD_TYPE</dfn>(x)	(((x) &gt;&gt; S_FW_IQ_CMD_TYPE) &amp; M_FW_IQ_CMD_TYPE)</u></td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_IQASYNCH" data-ref="_M/S_FW_IQ_CMD_IQASYNCH">S_FW_IQ_CMD_IQASYNCH</dfn>	28</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_IQASYNCH" data-ref="_M/M_FW_IQ_CMD_IQASYNCH">M_FW_IQ_CMD_IQASYNCH</dfn>	0x1</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_IQASYNCH" data-ref="_M/V_FW_IQ_CMD_IQASYNCH">V_FW_IQ_CMD_IQASYNCH</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_IQASYNCH)</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_IQASYNCH" data-ref="_M/G_FW_IQ_CMD_IQASYNCH">G_FW_IQ_CMD_IQASYNCH</dfn>(x)	\</u></td></tr>
<tr><th id="543">543</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_IQASYNCH) &amp; M_FW_IQ_CMD_IQASYNCH)</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_IQASYNCH" data-ref="_M/F_FW_IQ_CMD_IQASYNCH">F_FW_IQ_CMD_IQASYNCH</dfn>	V_FW_IQ_CMD_IQASYNCH(1U)</u></td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_VIID" data-ref="_M/S_FW_IQ_CMD_VIID">S_FW_IQ_CMD_VIID</dfn>	16</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_VIID" data-ref="_M/M_FW_IQ_CMD_VIID">M_FW_IQ_CMD_VIID</dfn>	0xfff</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_VIID" data-ref="_M/V_FW_IQ_CMD_VIID">V_FW_IQ_CMD_VIID</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_VIID)</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_VIID" data-ref="_M/G_FW_IQ_CMD_VIID">G_FW_IQ_CMD_VIID</dfn>(x)	(((x) &gt;&gt; S_FW_IQ_CMD_VIID) &amp; M_FW_IQ_CMD_VIID)</u></td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_IQANDST" data-ref="_M/S_FW_IQ_CMD_IQANDST">S_FW_IQ_CMD_IQANDST</dfn>	15</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_IQANDST" data-ref="_M/M_FW_IQ_CMD_IQANDST">M_FW_IQ_CMD_IQANDST</dfn>	0x1</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_IQANDST" data-ref="_M/V_FW_IQ_CMD_IQANDST">V_FW_IQ_CMD_IQANDST</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_IQANDST)</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_IQANDST" data-ref="_M/G_FW_IQ_CMD_IQANDST">G_FW_IQ_CMD_IQANDST</dfn>(x)	\</u></td></tr>
<tr><th id="555">555</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_IQANDST) &amp; M_FW_IQ_CMD_IQANDST)</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_IQANDST" data-ref="_M/F_FW_IQ_CMD_IQANDST">F_FW_IQ_CMD_IQANDST</dfn>	V_FW_IQ_CMD_IQANDST(1U)</u></td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_IQANUD" data-ref="_M/S_FW_IQ_CMD_IQANUD">S_FW_IQ_CMD_IQANUD</dfn>	12</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_IQANUD" data-ref="_M/M_FW_IQ_CMD_IQANUD">M_FW_IQ_CMD_IQANUD</dfn>	0x3</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_IQANUD" data-ref="_M/V_FW_IQ_CMD_IQANUD">V_FW_IQ_CMD_IQANUD</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_IQANUD)</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_IQANUD" data-ref="_M/G_FW_IQ_CMD_IQANUD">G_FW_IQ_CMD_IQANUD</dfn>(x)	\</u></td></tr>
<tr><th id="562">562</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_IQANUD) &amp; M_FW_IQ_CMD_IQANUD)</u></td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_IQANDSTINDEX" data-ref="_M/S_FW_IQ_CMD_IQANDSTINDEX">S_FW_IQ_CMD_IQANDSTINDEX</dfn>	0</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_IQANDSTINDEX" data-ref="_M/M_FW_IQ_CMD_IQANDSTINDEX">M_FW_IQ_CMD_IQANDSTINDEX</dfn>	0xfff</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_IQANDSTINDEX" data-ref="_M/V_FW_IQ_CMD_IQANDSTINDEX">V_FW_IQ_CMD_IQANDSTINDEX</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_IQANDSTINDEX)</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_IQANDSTINDEX" data-ref="_M/G_FW_IQ_CMD_IQANDSTINDEX">G_FW_IQ_CMD_IQANDSTINDEX</dfn>(x)	\</u></td></tr>
<tr><th id="568">568</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_IQANDSTINDEX) &amp; M_FW_IQ_CMD_IQANDSTINDEX)</u></td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_IQGTSMODE" data-ref="_M/S_FW_IQ_CMD_IQGTSMODE">S_FW_IQ_CMD_IQGTSMODE</dfn>		14</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_IQGTSMODE" data-ref="_M/M_FW_IQ_CMD_IQGTSMODE">M_FW_IQ_CMD_IQGTSMODE</dfn>		0x1</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_IQGTSMODE" data-ref="_M/V_FW_IQ_CMD_IQGTSMODE">V_FW_IQ_CMD_IQGTSMODE</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_IQGTSMODE)</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_IQGTSMODE" data-ref="_M/G_FW_IQ_CMD_IQGTSMODE">G_FW_IQ_CMD_IQGTSMODE</dfn>(x)	\</u></td></tr>
<tr><th id="574">574</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_IQGTSMODE) &amp; M_FW_IQ_CMD_IQGTSMODE)</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_IQGTSMODE" data-ref="_M/F_FW_IQ_CMD_IQGTSMODE">F_FW_IQ_CMD_IQGTSMODE</dfn>	V_FW_IQ_CMD_IQGTSMODE(1U)</u></td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_IQPCIECH" data-ref="_M/S_FW_IQ_CMD_IQPCIECH">S_FW_IQ_CMD_IQPCIECH</dfn>	12</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_IQPCIECH" data-ref="_M/M_FW_IQ_CMD_IQPCIECH">M_FW_IQ_CMD_IQPCIECH</dfn>	0x3</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_IQPCIECH" data-ref="_M/V_FW_IQ_CMD_IQPCIECH">V_FW_IQ_CMD_IQPCIECH</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_IQPCIECH)</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_IQPCIECH" data-ref="_M/G_FW_IQ_CMD_IQPCIECH">G_FW_IQ_CMD_IQPCIECH</dfn>(x)	\</u></td></tr>
<tr><th id="581">581</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_IQPCIECH) &amp; M_FW_IQ_CMD_IQPCIECH)</u></td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_IQINTCNTTHRESH" data-ref="_M/S_FW_IQ_CMD_IQINTCNTTHRESH">S_FW_IQ_CMD_IQINTCNTTHRESH</dfn>	4</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_IQINTCNTTHRESH" data-ref="_M/M_FW_IQ_CMD_IQINTCNTTHRESH">M_FW_IQ_CMD_IQINTCNTTHRESH</dfn>	0x3</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_IQINTCNTTHRESH" data-ref="_M/V_FW_IQ_CMD_IQINTCNTTHRESH">V_FW_IQ_CMD_IQINTCNTTHRESH</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_IQINTCNTTHRESH)</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_IQINTCNTTHRESH" data-ref="_M/G_FW_IQ_CMD_IQINTCNTTHRESH">G_FW_IQ_CMD_IQINTCNTTHRESH</dfn>(x)	\</u></td></tr>
<tr><th id="587">587</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_IQINTCNTTHRESH) &amp; M_FW_IQ_CMD_IQINTCNTTHRESH)</u></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_IQESIZE" data-ref="_M/S_FW_IQ_CMD_IQESIZE">S_FW_IQ_CMD_IQESIZE</dfn>	0</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_IQESIZE" data-ref="_M/M_FW_IQ_CMD_IQESIZE">M_FW_IQ_CMD_IQESIZE</dfn>	0x3</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_IQESIZE" data-ref="_M/V_FW_IQ_CMD_IQESIZE">V_FW_IQ_CMD_IQESIZE</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_IQESIZE)</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_IQESIZE" data-ref="_M/G_FW_IQ_CMD_IQESIZE">G_FW_IQ_CMD_IQESIZE</dfn>(x)	\</u></td></tr>
<tr><th id="593">593</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_IQESIZE) &amp; M_FW_IQ_CMD_IQESIZE)</u></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_IQRO" data-ref="_M/S_FW_IQ_CMD_IQRO">S_FW_IQ_CMD_IQRO</dfn>                30</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_IQRO" data-ref="_M/M_FW_IQ_CMD_IQRO">M_FW_IQ_CMD_IQRO</dfn>                0x1</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_IQRO" data-ref="_M/V_FW_IQ_CMD_IQRO">V_FW_IQ_CMD_IQRO</dfn>(x)             ((x) &lt;&lt; S_FW_IQ_CMD_IQRO)</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_IQRO" data-ref="_M/G_FW_IQ_CMD_IQRO">G_FW_IQ_CMD_IQRO</dfn>(x)             \</u></td></tr>
<tr><th id="599">599</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_IQRO) &amp; M_FW_IQ_CMD_IQRO)</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_IQRO" data-ref="_M/F_FW_IQ_CMD_IQRO">F_FW_IQ_CMD_IQRO</dfn>                V_FW_IQ_CMD_IQRO(1U)</u></td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_IQFLINTCONGEN" data-ref="_M/S_FW_IQ_CMD_IQFLINTCONGEN">S_FW_IQ_CMD_IQFLINTCONGEN</dfn>	27</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_IQFLINTCONGEN" data-ref="_M/M_FW_IQ_CMD_IQFLINTCONGEN">M_FW_IQ_CMD_IQFLINTCONGEN</dfn>	0x1</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_IQFLINTCONGEN" data-ref="_M/V_FW_IQ_CMD_IQFLINTCONGEN">V_FW_IQ_CMD_IQFLINTCONGEN</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_IQFLINTCONGEN)</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_IQFLINTCONGEN" data-ref="_M/G_FW_IQ_CMD_IQFLINTCONGEN">G_FW_IQ_CMD_IQFLINTCONGEN</dfn>(x)	\</u></td></tr>
<tr><th id="606">606</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_IQFLINTCONGEN) &amp; M_FW_IQ_CMD_IQFLINTCONGEN)</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_IQFLINTCONGEN" data-ref="_M/F_FW_IQ_CMD_IQFLINTCONGEN">F_FW_IQ_CMD_IQFLINTCONGEN</dfn>	V_FW_IQ_CMD_IQFLINTCONGEN(1U)</u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_FL0CNGCHMAP" data-ref="_M/S_FW_IQ_CMD_FL0CNGCHMAP">S_FW_IQ_CMD_FL0CNGCHMAP</dfn>		20</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_FL0CNGCHMAP" data-ref="_M/M_FW_IQ_CMD_FL0CNGCHMAP">M_FW_IQ_CMD_FL0CNGCHMAP</dfn>		0xf</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_FL0CNGCHMAP" data-ref="_M/V_FW_IQ_CMD_FL0CNGCHMAP">V_FW_IQ_CMD_FL0CNGCHMAP</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_FL0CNGCHMAP)</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_FL0CNGCHMAP" data-ref="_M/G_FW_IQ_CMD_FL0CNGCHMAP">G_FW_IQ_CMD_FL0CNGCHMAP</dfn>(x)	\</u></td></tr>
<tr><th id="613">613</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_FL0CNGCHMAP) &amp; M_FW_IQ_CMD_FL0CNGCHMAP)</u></td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_FL0DATARO" data-ref="_M/S_FW_IQ_CMD_FL0DATARO">S_FW_IQ_CMD_FL0DATARO</dfn>		12</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_FL0DATARO" data-ref="_M/M_FW_IQ_CMD_FL0DATARO">M_FW_IQ_CMD_FL0DATARO</dfn>		0x1</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_FL0DATARO" data-ref="_M/V_FW_IQ_CMD_FL0DATARO">V_FW_IQ_CMD_FL0DATARO</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_FL0DATARO)</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_FL0DATARO" data-ref="_M/G_FW_IQ_CMD_FL0DATARO">G_FW_IQ_CMD_FL0DATARO</dfn>(x)	\</u></td></tr>
<tr><th id="619">619</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_FL0DATARO) &amp; M_FW_IQ_CMD_FL0DATARO)</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_FL0DATARO" data-ref="_M/F_FW_IQ_CMD_FL0DATARO">F_FW_IQ_CMD_FL0DATARO</dfn>	V_FW_IQ_CMD_FL0DATARO(1U)</u></td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_FL0CONGCIF" data-ref="_M/S_FW_IQ_CMD_FL0CONGCIF">S_FW_IQ_CMD_FL0CONGCIF</dfn>		11</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_FL0CONGCIF" data-ref="_M/M_FW_IQ_CMD_FL0CONGCIF">M_FW_IQ_CMD_FL0CONGCIF</dfn>		0x1</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_FL0CONGCIF" data-ref="_M/V_FW_IQ_CMD_FL0CONGCIF">V_FW_IQ_CMD_FL0CONGCIF</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_FL0CONGCIF)</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_FL0CONGCIF" data-ref="_M/G_FW_IQ_CMD_FL0CONGCIF">G_FW_IQ_CMD_FL0CONGCIF</dfn>(x)	\</u></td></tr>
<tr><th id="626">626</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_FL0CONGCIF) &amp; M_FW_IQ_CMD_FL0CONGCIF)</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_FL0CONGCIF" data-ref="_M/F_FW_IQ_CMD_FL0CONGCIF">F_FW_IQ_CMD_FL0CONGCIF</dfn>	V_FW_IQ_CMD_FL0CONGCIF(1U)</u></td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_FL0FETCHRO" data-ref="_M/S_FW_IQ_CMD_FL0FETCHRO">S_FW_IQ_CMD_FL0FETCHRO</dfn>		6</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_FL0FETCHRO" data-ref="_M/M_FW_IQ_CMD_FL0FETCHRO">M_FW_IQ_CMD_FL0FETCHRO</dfn>		0x1</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_FL0FETCHRO" data-ref="_M/V_FW_IQ_CMD_FL0FETCHRO">V_FW_IQ_CMD_FL0FETCHRO</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_FL0FETCHRO)</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_FL0FETCHRO" data-ref="_M/G_FW_IQ_CMD_FL0FETCHRO">G_FW_IQ_CMD_FL0FETCHRO</dfn>(x)	\</u></td></tr>
<tr><th id="633">633</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_FL0FETCHRO) &amp; M_FW_IQ_CMD_FL0FETCHRO)</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_FL0FETCHRO" data-ref="_M/F_FW_IQ_CMD_FL0FETCHRO">F_FW_IQ_CMD_FL0FETCHRO</dfn>	V_FW_IQ_CMD_FL0FETCHRO(1U)</u></td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_FL0HOSTFCMODE" data-ref="_M/S_FW_IQ_CMD_FL0HOSTFCMODE">S_FW_IQ_CMD_FL0HOSTFCMODE</dfn>	4</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_FL0HOSTFCMODE" data-ref="_M/M_FW_IQ_CMD_FL0HOSTFCMODE">M_FW_IQ_CMD_FL0HOSTFCMODE</dfn>	0x3</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_FL0HOSTFCMODE" data-ref="_M/V_FW_IQ_CMD_FL0HOSTFCMODE">V_FW_IQ_CMD_FL0HOSTFCMODE</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_FL0HOSTFCMODE)</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_FL0HOSTFCMODE" data-ref="_M/G_FW_IQ_CMD_FL0HOSTFCMODE">G_FW_IQ_CMD_FL0HOSTFCMODE</dfn>(x)	\</u></td></tr>
<tr><th id="640">640</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_FL0HOSTFCMODE) &amp; M_FW_IQ_CMD_FL0HOSTFCMODE)</u></td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_FL0PADEN" data-ref="_M/S_FW_IQ_CMD_FL0PADEN">S_FW_IQ_CMD_FL0PADEN</dfn>	2</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_FL0PADEN" data-ref="_M/M_FW_IQ_CMD_FL0PADEN">M_FW_IQ_CMD_FL0PADEN</dfn>	0x1</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_FL0PADEN" data-ref="_M/V_FW_IQ_CMD_FL0PADEN">V_FW_IQ_CMD_FL0PADEN</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_FL0PADEN)</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_FL0PADEN" data-ref="_M/G_FW_IQ_CMD_FL0PADEN">G_FW_IQ_CMD_FL0PADEN</dfn>(x)	\</u></td></tr>
<tr><th id="646">646</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_FL0PADEN) &amp; M_FW_IQ_CMD_FL0PADEN)</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_FL0PADEN" data-ref="_M/F_FW_IQ_CMD_FL0PADEN">F_FW_IQ_CMD_FL0PADEN</dfn>	V_FW_IQ_CMD_FL0PADEN(1U)</u></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_FL0PACKEN" data-ref="_M/S_FW_IQ_CMD_FL0PACKEN">S_FW_IQ_CMD_FL0PACKEN</dfn>		1</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_FL0PACKEN" data-ref="_M/M_FW_IQ_CMD_FL0PACKEN">M_FW_IQ_CMD_FL0PACKEN</dfn>		0x1</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_FL0PACKEN" data-ref="_M/V_FW_IQ_CMD_FL0PACKEN">V_FW_IQ_CMD_FL0PACKEN</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_FL0PACKEN)</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_FL0PACKEN" data-ref="_M/G_FW_IQ_CMD_FL0PACKEN">G_FW_IQ_CMD_FL0PACKEN</dfn>(x)	\</u></td></tr>
<tr><th id="653">653</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_FL0PACKEN) &amp; M_FW_IQ_CMD_FL0PACKEN)</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_FL0PACKEN" data-ref="_M/F_FW_IQ_CMD_FL0PACKEN">F_FW_IQ_CMD_FL0PACKEN</dfn>	V_FW_IQ_CMD_FL0PACKEN(1U)</u></td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_FL0CONGEN" data-ref="_M/S_FW_IQ_CMD_FL0CONGEN">S_FW_IQ_CMD_FL0CONGEN</dfn>		0</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_FL0CONGEN" data-ref="_M/M_FW_IQ_CMD_FL0CONGEN">M_FW_IQ_CMD_FL0CONGEN</dfn>		0x1</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_FL0CONGEN" data-ref="_M/V_FW_IQ_CMD_FL0CONGEN">V_FW_IQ_CMD_FL0CONGEN</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_FL0CONGEN)</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_FL0CONGEN" data-ref="_M/G_FW_IQ_CMD_FL0CONGEN">G_FW_IQ_CMD_FL0CONGEN</dfn>(x)	\</u></td></tr>
<tr><th id="660">660</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_FL0CONGEN) &amp; M_FW_IQ_CMD_FL0CONGEN)</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/F_FW_IQ_CMD_FL0CONGEN" data-ref="_M/F_FW_IQ_CMD_FL0CONGEN">F_FW_IQ_CMD_FL0CONGEN</dfn>	V_FW_IQ_CMD_FL0CONGEN(1U)</u></td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_FL0FBMIN" data-ref="_M/S_FW_IQ_CMD_FL0FBMIN">S_FW_IQ_CMD_FL0FBMIN</dfn>	7</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_FL0FBMIN" data-ref="_M/M_FW_IQ_CMD_FL0FBMIN">M_FW_IQ_CMD_FL0FBMIN</dfn>	0x7</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_FL0FBMIN" data-ref="_M/V_FW_IQ_CMD_FL0FBMIN">V_FW_IQ_CMD_FL0FBMIN</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_FL0FBMIN)</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_FL0FBMIN" data-ref="_M/G_FW_IQ_CMD_FL0FBMIN">G_FW_IQ_CMD_FL0FBMIN</dfn>(x)	\</u></td></tr>
<tr><th id="667">667</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_FL0FBMIN) &amp; M_FW_IQ_CMD_FL0FBMIN)</u></td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/S_FW_IQ_CMD_FL0FBMAX" data-ref="_M/S_FW_IQ_CMD_FL0FBMAX">S_FW_IQ_CMD_FL0FBMAX</dfn>	4</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/M_FW_IQ_CMD_FL0FBMAX" data-ref="_M/M_FW_IQ_CMD_FL0FBMAX">M_FW_IQ_CMD_FL0FBMAX</dfn>	0x7</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/V_FW_IQ_CMD_FL0FBMAX" data-ref="_M/V_FW_IQ_CMD_FL0FBMAX">V_FW_IQ_CMD_FL0FBMAX</dfn>(x)	((x) &lt;&lt; S_FW_IQ_CMD_FL0FBMAX)</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/G_FW_IQ_CMD_FL0FBMAX" data-ref="_M/G_FW_IQ_CMD_FL0FBMAX">G_FW_IQ_CMD_FL0FBMAX</dfn>(x)	\</u></td></tr>
<tr><th id="673">673</th><td><u>	(((x) &gt;&gt; S_FW_IQ_CMD_FL0FBMAX) &amp; M_FW_IQ_CMD_FL0FBMAX)</u></td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><b>struct</b> <dfn class="type def" id="fw_eq_eth_cmd" title='fw_eq_eth_cmd' data-ref="fw_eq_eth_cmd">fw_eq_eth_cmd</dfn> {</td></tr>
<tr><th id="676">676</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_eq_eth_cmd::op_to_vfn" title='fw_eq_eth_cmd::op_to_vfn' data-ref="fw_eq_eth_cmd::op_to_vfn">op_to_vfn</dfn>;</td></tr>
<tr><th id="677">677</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_eq_eth_cmd::alloc_to_len16" title='fw_eq_eth_cmd::alloc_to_len16' data-ref="fw_eq_eth_cmd::alloc_to_len16">alloc_to_len16</dfn>;</td></tr>
<tr><th id="678">678</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_eq_eth_cmd::eqid_pkd" title='fw_eq_eth_cmd::eqid_pkd' data-ref="fw_eq_eth_cmd::eqid_pkd">eqid_pkd</dfn>;</td></tr>
<tr><th id="679">679</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_eq_eth_cmd::physeqid_pkd" title='fw_eq_eth_cmd::physeqid_pkd' data-ref="fw_eq_eth_cmd::physeqid_pkd">physeqid_pkd</dfn>;</td></tr>
<tr><th id="680">680</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_eq_eth_cmd::fetchszm_to_iqid" title='fw_eq_eth_cmd::fetchszm_to_iqid' data-ref="fw_eq_eth_cmd::fetchszm_to_iqid">fetchszm_to_iqid</dfn>;</td></tr>
<tr><th id="681">681</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_eq_eth_cmd::dcaen_to_eqsize" title='fw_eq_eth_cmd::dcaen_to_eqsize' data-ref="fw_eq_eth_cmd::dcaen_to_eqsize">dcaen_to_eqsize</dfn>;</td></tr>
<tr><th id="682">682</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_eq_eth_cmd::eqaddr" title='fw_eq_eth_cmd::eqaddr' data-ref="fw_eq_eth_cmd::eqaddr">eqaddr</dfn>;</td></tr>
<tr><th id="683">683</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_eq_eth_cmd::autoequiqe_to_viid" title='fw_eq_eth_cmd::autoequiqe_to_viid' data-ref="fw_eq_eth_cmd::autoequiqe_to_viid">autoequiqe_to_viid</dfn>;</td></tr>
<tr><th id="684">684</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_eq_eth_cmd::r8_lo" title='fw_eq_eth_cmd::r8_lo' data-ref="fw_eq_eth_cmd::r8_lo">r8_lo</dfn>;</td></tr>
<tr><th id="685">685</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_eq_eth_cmd::r9" title='fw_eq_eth_cmd::r9' data-ref="fw_eq_eth_cmd::r9">r9</dfn>;</td></tr>
<tr><th id="686">686</th><td>};</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_PFN" data-ref="_M/S_FW_EQ_ETH_CMD_PFN">S_FW_EQ_ETH_CMD_PFN</dfn>	8</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_PFN" data-ref="_M/M_FW_EQ_ETH_CMD_PFN">M_FW_EQ_ETH_CMD_PFN</dfn>	0x7</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_PFN" data-ref="_M/V_FW_EQ_ETH_CMD_PFN">V_FW_EQ_ETH_CMD_PFN</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_PFN)</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_PFN" data-ref="_M/G_FW_EQ_ETH_CMD_PFN">G_FW_EQ_ETH_CMD_PFN</dfn>(x)	\</u></td></tr>
<tr><th id="692">692</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_PFN) &amp; M_FW_EQ_ETH_CMD_PFN)</u></td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_VFN" data-ref="_M/S_FW_EQ_ETH_CMD_VFN">S_FW_EQ_ETH_CMD_VFN</dfn>	0</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_VFN" data-ref="_M/M_FW_EQ_ETH_CMD_VFN">M_FW_EQ_ETH_CMD_VFN</dfn>	0xff</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_VFN" data-ref="_M/V_FW_EQ_ETH_CMD_VFN">V_FW_EQ_ETH_CMD_VFN</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_VFN)</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_VFN" data-ref="_M/G_FW_EQ_ETH_CMD_VFN">G_FW_EQ_ETH_CMD_VFN</dfn>(x)	\</u></td></tr>
<tr><th id="698">698</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_VFN) &amp; M_FW_EQ_ETH_CMD_VFN)</u></td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_ALLOC" data-ref="_M/S_FW_EQ_ETH_CMD_ALLOC">S_FW_EQ_ETH_CMD_ALLOC</dfn>		31</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_ALLOC" data-ref="_M/M_FW_EQ_ETH_CMD_ALLOC">M_FW_EQ_ETH_CMD_ALLOC</dfn>		0x1</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_ALLOC" data-ref="_M/V_FW_EQ_ETH_CMD_ALLOC">V_FW_EQ_ETH_CMD_ALLOC</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_ALLOC)</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_ALLOC" data-ref="_M/G_FW_EQ_ETH_CMD_ALLOC">G_FW_EQ_ETH_CMD_ALLOC</dfn>(x)	\</u></td></tr>
<tr><th id="704">704</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_ALLOC) &amp; M_FW_EQ_ETH_CMD_ALLOC)</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/F_FW_EQ_ETH_CMD_ALLOC" data-ref="_M/F_FW_EQ_ETH_CMD_ALLOC">F_FW_EQ_ETH_CMD_ALLOC</dfn>	V_FW_EQ_ETH_CMD_ALLOC(1U)</u></td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_FREE" data-ref="_M/S_FW_EQ_ETH_CMD_FREE">S_FW_EQ_ETH_CMD_FREE</dfn>	30</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_FREE" data-ref="_M/M_FW_EQ_ETH_CMD_FREE">M_FW_EQ_ETH_CMD_FREE</dfn>	0x1</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_FREE" data-ref="_M/V_FW_EQ_ETH_CMD_FREE">V_FW_EQ_ETH_CMD_FREE</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_FREE)</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_FREE" data-ref="_M/G_FW_EQ_ETH_CMD_FREE">G_FW_EQ_ETH_CMD_FREE</dfn>(x)	\</u></td></tr>
<tr><th id="711">711</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_FREE) &amp; M_FW_EQ_ETH_CMD_FREE)</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/F_FW_EQ_ETH_CMD_FREE" data-ref="_M/F_FW_EQ_ETH_CMD_FREE">F_FW_EQ_ETH_CMD_FREE</dfn>	V_FW_EQ_ETH_CMD_FREE(1U)</u></td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_EQSTART" data-ref="_M/S_FW_EQ_ETH_CMD_EQSTART">S_FW_EQ_ETH_CMD_EQSTART</dfn>		28</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_EQSTART" data-ref="_M/M_FW_EQ_ETH_CMD_EQSTART">M_FW_EQ_ETH_CMD_EQSTART</dfn>		0x1</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_EQSTART" data-ref="_M/V_FW_EQ_ETH_CMD_EQSTART">V_FW_EQ_ETH_CMD_EQSTART</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_EQSTART)</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_EQSTART" data-ref="_M/G_FW_EQ_ETH_CMD_EQSTART">G_FW_EQ_ETH_CMD_EQSTART</dfn>(x)	\</u></td></tr>
<tr><th id="718">718</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_EQSTART) &amp; M_FW_EQ_ETH_CMD_EQSTART)</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/F_FW_EQ_ETH_CMD_EQSTART" data-ref="_M/F_FW_EQ_ETH_CMD_EQSTART">F_FW_EQ_ETH_CMD_EQSTART</dfn>	V_FW_EQ_ETH_CMD_EQSTART(1U)</u></td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_EQID" data-ref="_M/S_FW_EQ_ETH_CMD_EQID">S_FW_EQ_ETH_CMD_EQID</dfn>	0</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_EQID" data-ref="_M/M_FW_EQ_ETH_CMD_EQID">M_FW_EQ_ETH_CMD_EQID</dfn>	0xfffff</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_EQID" data-ref="_M/V_FW_EQ_ETH_CMD_EQID">V_FW_EQ_ETH_CMD_EQID</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_EQID)</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_EQID" data-ref="_M/G_FW_EQ_ETH_CMD_EQID">G_FW_EQ_ETH_CMD_EQID</dfn>(x)	\</u></td></tr>
<tr><th id="725">725</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_EQID) &amp; M_FW_EQ_ETH_CMD_EQID)</u></td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_FETCHRO" data-ref="_M/S_FW_EQ_ETH_CMD_FETCHRO">S_FW_EQ_ETH_CMD_FETCHRO</dfn>		22</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_FETCHRO" data-ref="_M/M_FW_EQ_ETH_CMD_FETCHRO">M_FW_EQ_ETH_CMD_FETCHRO</dfn>		0x1</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_FETCHRO" data-ref="_M/V_FW_EQ_ETH_CMD_FETCHRO">V_FW_EQ_ETH_CMD_FETCHRO</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_FETCHRO)</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_FETCHRO" data-ref="_M/G_FW_EQ_ETH_CMD_FETCHRO">G_FW_EQ_ETH_CMD_FETCHRO</dfn>(x)	\</u></td></tr>
<tr><th id="731">731</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_FETCHRO) &amp; M_FW_EQ_ETH_CMD_FETCHRO)</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/F_FW_EQ_ETH_CMD_FETCHRO" data-ref="_M/F_FW_EQ_ETH_CMD_FETCHRO">F_FW_EQ_ETH_CMD_FETCHRO</dfn>	V_FW_EQ_ETH_CMD_FETCHRO(1U)</u></td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_HOSTFCMODE" data-ref="_M/S_FW_EQ_ETH_CMD_HOSTFCMODE">S_FW_EQ_ETH_CMD_HOSTFCMODE</dfn>	20</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_HOSTFCMODE" data-ref="_M/M_FW_EQ_ETH_CMD_HOSTFCMODE">M_FW_EQ_ETH_CMD_HOSTFCMODE</dfn>	0x3</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_HOSTFCMODE" data-ref="_M/V_FW_EQ_ETH_CMD_HOSTFCMODE">V_FW_EQ_ETH_CMD_HOSTFCMODE</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_HOSTFCMODE)</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_HOSTFCMODE" data-ref="_M/G_FW_EQ_ETH_CMD_HOSTFCMODE">G_FW_EQ_ETH_CMD_HOSTFCMODE</dfn>(x)	\</u></td></tr>
<tr><th id="738">738</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_HOSTFCMODE) &amp; M_FW_EQ_ETH_CMD_HOSTFCMODE)</u></td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_PCIECHN" data-ref="_M/S_FW_EQ_ETH_CMD_PCIECHN">S_FW_EQ_ETH_CMD_PCIECHN</dfn>		16</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_PCIECHN" data-ref="_M/M_FW_EQ_ETH_CMD_PCIECHN">M_FW_EQ_ETH_CMD_PCIECHN</dfn>		0x3</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_PCIECHN" data-ref="_M/V_FW_EQ_ETH_CMD_PCIECHN">V_FW_EQ_ETH_CMD_PCIECHN</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_PCIECHN)</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_PCIECHN" data-ref="_M/G_FW_EQ_ETH_CMD_PCIECHN">G_FW_EQ_ETH_CMD_PCIECHN</dfn>(x)	\</u></td></tr>
<tr><th id="744">744</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_PCIECHN) &amp; M_FW_EQ_ETH_CMD_PCIECHN)</u></td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_IQID" data-ref="_M/S_FW_EQ_ETH_CMD_IQID">S_FW_EQ_ETH_CMD_IQID</dfn>	0</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_IQID" data-ref="_M/M_FW_EQ_ETH_CMD_IQID">M_FW_EQ_ETH_CMD_IQID</dfn>	0xffff</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_IQID" data-ref="_M/V_FW_EQ_ETH_CMD_IQID">V_FW_EQ_ETH_CMD_IQID</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_IQID)</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_IQID" data-ref="_M/G_FW_EQ_ETH_CMD_IQID">G_FW_EQ_ETH_CMD_IQID</dfn>(x)	\</u></td></tr>
<tr><th id="750">750</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_IQID) &amp; M_FW_EQ_ETH_CMD_IQID)</u></td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_FBMIN" data-ref="_M/S_FW_EQ_ETH_CMD_FBMIN">S_FW_EQ_ETH_CMD_FBMIN</dfn>		23</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_FBMIN" data-ref="_M/M_FW_EQ_ETH_CMD_FBMIN">M_FW_EQ_ETH_CMD_FBMIN</dfn>		0x7</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_FBMIN" data-ref="_M/V_FW_EQ_ETH_CMD_FBMIN">V_FW_EQ_ETH_CMD_FBMIN</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_FBMIN)</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_FBMIN" data-ref="_M/G_FW_EQ_ETH_CMD_FBMIN">G_FW_EQ_ETH_CMD_FBMIN</dfn>(x)	\</u></td></tr>
<tr><th id="756">756</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_FBMIN) &amp; M_FW_EQ_ETH_CMD_FBMIN)</u></td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_FBMAX" data-ref="_M/S_FW_EQ_ETH_CMD_FBMAX">S_FW_EQ_ETH_CMD_FBMAX</dfn>		20</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_FBMAX" data-ref="_M/M_FW_EQ_ETH_CMD_FBMAX">M_FW_EQ_ETH_CMD_FBMAX</dfn>		0x7</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_FBMAX" data-ref="_M/V_FW_EQ_ETH_CMD_FBMAX">V_FW_EQ_ETH_CMD_FBMAX</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_FBMAX)</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_FBMAX" data-ref="_M/G_FW_EQ_ETH_CMD_FBMAX">G_FW_EQ_ETH_CMD_FBMAX</dfn>(x)	\</u></td></tr>
<tr><th id="762">762</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_FBMAX) &amp; M_FW_EQ_ETH_CMD_FBMAX)</u></td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_CIDXFTHRESH" data-ref="_M/S_FW_EQ_ETH_CMD_CIDXFTHRESH">S_FW_EQ_ETH_CMD_CIDXFTHRESH</dfn>	16</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_CIDXFTHRESH" data-ref="_M/M_FW_EQ_ETH_CMD_CIDXFTHRESH">M_FW_EQ_ETH_CMD_CIDXFTHRESH</dfn>	0x7</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_CIDXFTHRESH" data-ref="_M/V_FW_EQ_ETH_CMD_CIDXFTHRESH">V_FW_EQ_ETH_CMD_CIDXFTHRESH</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_CIDXFTHRESH)</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_CIDXFTHRESH" data-ref="_M/G_FW_EQ_ETH_CMD_CIDXFTHRESH">G_FW_EQ_ETH_CMD_CIDXFTHRESH</dfn>(x)	\</u></td></tr>
<tr><th id="768">768</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_CIDXFTHRESH) &amp; M_FW_EQ_ETH_CMD_CIDXFTHRESH)</u></td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_EQSIZE" data-ref="_M/S_FW_EQ_ETH_CMD_EQSIZE">S_FW_EQ_ETH_CMD_EQSIZE</dfn>		0</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_EQSIZE" data-ref="_M/M_FW_EQ_ETH_CMD_EQSIZE">M_FW_EQ_ETH_CMD_EQSIZE</dfn>		0xffff</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_EQSIZE" data-ref="_M/V_FW_EQ_ETH_CMD_EQSIZE">V_FW_EQ_ETH_CMD_EQSIZE</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_EQSIZE)</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_EQSIZE" data-ref="_M/G_FW_EQ_ETH_CMD_EQSIZE">G_FW_EQ_ETH_CMD_EQSIZE</dfn>(x)	\</u></td></tr>
<tr><th id="774">774</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_EQSIZE) &amp; M_FW_EQ_ETH_CMD_EQSIZE)</u></td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_AUTOEQUEQE" data-ref="_M/S_FW_EQ_ETH_CMD_AUTOEQUEQE">S_FW_EQ_ETH_CMD_AUTOEQUEQE</dfn>	30</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_AUTOEQUEQE" data-ref="_M/M_FW_EQ_ETH_CMD_AUTOEQUEQE">M_FW_EQ_ETH_CMD_AUTOEQUEQE</dfn>	0x1</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_AUTOEQUEQE" data-ref="_M/V_FW_EQ_ETH_CMD_AUTOEQUEQE">V_FW_EQ_ETH_CMD_AUTOEQUEQE</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_AUTOEQUEQE)</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_AUTOEQUEQE" data-ref="_M/G_FW_EQ_ETH_CMD_AUTOEQUEQE">G_FW_EQ_ETH_CMD_AUTOEQUEQE</dfn>(x)	\</u></td></tr>
<tr><th id="780">780</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_AUTOEQUEQE) &amp; M_FW_EQ_ETH_CMD_AUTOEQUEQE)</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/F_FW_EQ_ETH_CMD_AUTOEQUEQE" data-ref="_M/F_FW_EQ_ETH_CMD_AUTOEQUEQE">F_FW_EQ_ETH_CMD_AUTOEQUEQE</dfn>	V_FW_EQ_ETH_CMD_AUTOEQUEQE(1U)</u></td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/S_FW_EQ_ETH_CMD_VIID" data-ref="_M/S_FW_EQ_ETH_CMD_VIID">S_FW_EQ_ETH_CMD_VIID</dfn>	16</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/M_FW_EQ_ETH_CMD_VIID" data-ref="_M/M_FW_EQ_ETH_CMD_VIID">M_FW_EQ_ETH_CMD_VIID</dfn>	0xfff</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/V_FW_EQ_ETH_CMD_VIID" data-ref="_M/V_FW_EQ_ETH_CMD_VIID">V_FW_EQ_ETH_CMD_VIID</dfn>(x)	((x) &lt;&lt; S_FW_EQ_ETH_CMD_VIID)</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/G_FW_EQ_ETH_CMD_VIID" data-ref="_M/G_FW_EQ_ETH_CMD_VIID">G_FW_EQ_ETH_CMD_VIID</dfn>(x)	\</u></td></tr>
<tr><th id="787">787</th><td><u>	(((x) &gt;&gt; S_FW_EQ_ETH_CMD_VIID) &amp; M_FW_EQ_ETH_CMD_VIID)</u></td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><b>enum</b> <dfn class="type def" id="fw_vi_func" title='fw_vi_func' data-ref="fw_vi_func">fw_vi_func</dfn> {</td></tr>
<tr><th id="790">790</th><td>	<dfn class="enum" id="FW_VI_FUNC_ETH" title='FW_VI_FUNC_ETH' data-ref="FW_VI_FUNC_ETH">FW_VI_FUNC_ETH</dfn>,</td></tr>
<tr><th id="791">791</th><td>};</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><b>struct</b> <dfn class="type def" id="fw_vi_cmd" title='fw_vi_cmd' data-ref="fw_vi_cmd">fw_vi_cmd</dfn> {</td></tr>
<tr><th id="794">794</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_cmd::op_to_vfn" title='fw_vi_cmd::op_to_vfn' data-ref="fw_vi_cmd::op_to_vfn">op_to_vfn</dfn>;</td></tr>
<tr><th id="795">795</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_cmd::alloc_to_len16" title='fw_vi_cmd::alloc_to_len16' data-ref="fw_vi_cmd::alloc_to_len16">alloc_to_len16</dfn>;</td></tr>
<tr><th id="796">796</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_vi_cmd::type_to_viid" title='fw_vi_cmd::type_to_viid' data-ref="fw_vi_cmd::type_to_viid">type_to_viid</dfn>;</td></tr>
<tr><th id="797">797</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_vi_cmd::mac" title='fw_vi_cmd::mac' data-ref="fw_vi_cmd::mac">mac</dfn>[<var>6</var>];</td></tr>
<tr><th id="798">798</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_vi_cmd::portid_pkd" title='fw_vi_cmd::portid_pkd' data-ref="fw_vi_cmd::portid_pkd">portid_pkd</dfn>;</td></tr>
<tr><th id="799">799</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_vi_cmd::nmac" title='fw_vi_cmd::nmac' data-ref="fw_vi_cmd::nmac">nmac</dfn>;</td></tr>
<tr><th id="800">800</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_vi_cmd::nmac0" title='fw_vi_cmd::nmac0' data-ref="fw_vi_cmd::nmac0">nmac0</dfn>[<var>6</var>];</td></tr>
<tr><th id="801">801</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_vi_cmd::norss_rsssize" title='fw_vi_cmd::norss_rsssize' data-ref="fw_vi_cmd::norss_rsssize">norss_rsssize</dfn>;</td></tr>
<tr><th id="802">802</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_vi_cmd::nmac1" title='fw_vi_cmd::nmac1' data-ref="fw_vi_cmd::nmac1">nmac1</dfn>[<var>6</var>];</td></tr>
<tr><th id="803">803</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_vi_cmd::idsiiq_pkd" title='fw_vi_cmd::idsiiq_pkd' data-ref="fw_vi_cmd::idsiiq_pkd">idsiiq_pkd</dfn>;</td></tr>
<tr><th id="804">804</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_vi_cmd::nmac2" title='fw_vi_cmd::nmac2' data-ref="fw_vi_cmd::nmac2">nmac2</dfn>[<var>6</var>];</td></tr>
<tr><th id="805">805</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_vi_cmd::idseiq_pkd" title='fw_vi_cmd::idseiq_pkd' data-ref="fw_vi_cmd::idseiq_pkd">idseiq_pkd</dfn>;</td></tr>
<tr><th id="806">806</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_vi_cmd::nmac3" title='fw_vi_cmd::nmac3' data-ref="fw_vi_cmd::nmac3">nmac3</dfn>[<var>6</var>];</td></tr>
<tr><th id="807">807</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_cmd::r9" title='fw_vi_cmd::r9' data-ref="fw_vi_cmd::r9">r9</dfn>;</td></tr>
<tr><th id="808">808</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_cmd::r10" title='fw_vi_cmd::r10' data-ref="fw_vi_cmd::r10">r10</dfn>;</td></tr>
<tr><th id="809">809</th><td>};</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_CMD_PFN" data-ref="_M/S_FW_VI_CMD_PFN">S_FW_VI_CMD_PFN</dfn>		8</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_CMD_PFN" data-ref="_M/M_FW_VI_CMD_PFN">M_FW_VI_CMD_PFN</dfn>		0x7</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_CMD_PFN" data-ref="_M/V_FW_VI_CMD_PFN">V_FW_VI_CMD_PFN</dfn>(x)	((x) &lt;&lt; S_FW_VI_CMD_PFN)</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_CMD_PFN" data-ref="_M/G_FW_VI_CMD_PFN">G_FW_VI_CMD_PFN</dfn>(x)	(((x) &gt;&gt; S_FW_VI_CMD_PFN) &amp; M_FW_VI_CMD_PFN)</u></td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_CMD_VFN" data-ref="_M/S_FW_VI_CMD_VFN">S_FW_VI_CMD_VFN</dfn>		0</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_CMD_VFN" data-ref="_M/M_FW_VI_CMD_VFN">M_FW_VI_CMD_VFN</dfn>		0xff</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_CMD_VFN" data-ref="_M/V_FW_VI_CMD_VFN">V_FW_VI_CMD_VFN</dfn>(x)	((x) &lt;&lt; S_FW_VI_CMD_VFN)</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_CMD_VFN" data-ref="_M/G_FW_VI_CMD_VFN">G_FW_VI_CMD_VFN</dfn>(x)	(((x) &gt;&gt; S_FW_VI_CMD_VFN) &amp; M_FW_VI_CMD_VFN)</u></td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_CMD_ALLOC" data-ref="_M/S_FW_VI_CMD_ALLOC">S_FW_VI_CMD_ALLOC</dfn>	31</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_CMD_ALLOC" data-ref="_M/M_FW_VI_CMD_ALLOC">M_FW_VI_CMD_ALLOC</dfn>	0x1</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_CMD_ALLOC" data-ref="_M/V_FW_VI_CMD_ALLOC">V_FW_VI_CMD_ALLOC</dfn>(x)	((x) &lt;&lt; S_FW_VI_CMD_ALLOC)</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_CMD_ALLOC" data-ref="_M/G_FW_VI_CMD_ALLOC">G_FW_VI_CMD_ALLOC</dfn>(x)	\</u></td></tr>
<tr><th id="825">825</th><td><u>	(((x) &gt;&gt; S_FW_VI_CMD_ALLOC) &amp; M_FW_VI_CMD_ALLOC)</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/F_FW_VI_CMD_ALLOC" data-ref="_M/F_FW_VI_CMD_ALLOC">F_FW_VI_CMD_ALLOC</dfn>	V_FW_VI_CMD_ALLOC(1U)</u></td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_CMD_FREE" data-ref="_M/S_FW_VI_CMD_FREE">S_FW_VI_CMD_FREE</dfn>	30</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_CMD_FREE" data-ref="_M/M_FW_VI_CMD_FREE">M_FW_VI_CMD_FREE</dfn>	0x1</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_CMD_FREE" data-ref="_M/V_FW_VI_CMD_FREE">V_FW_VI_CMD_FREE</dfn>(x)	((x) &lt;&lt; S_FW_VI_CMD_FREE)</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_CMD_FREE" data-ref="_M/G_FW_VI_CMD_FREE">G_FW_VI_CMD_FREE</dfn>(x)	(((x) &gt;&gt; S_FW_VI_CMD_FREE) &amp; M_FW_VI_CMD_FREE)</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/F_FW_VI_CMD_FREE" data-ref="_M/F_FW_VI_CMD_FREE">F_FW_VI_CMD_FREE</dfn>	V_FW_VI_CMD_FREE(1U)</u></td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_CMD_TYPE" data-ref="_M/S_FW_VI_CMD_TYPE">S_FW_VI_CMD_TYPE</dfn>	15</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_CMD_TYPE" data-ref="_M/M_FW_VI_CMD_TYPE">M_FW_VI_CMD_TYPE</dfn>	0x1</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_CMD_TYPE" data-ref="_M/V_FW_VI_CMD_TYPE">V_FW_VI_CMD_TYPE</dfn>(x)	((x) &lt;&lt; S_FW_VI_CMD_TYPE)</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_CMD_TYPE" data-ref="_M/G_FW_VI_CMD_TYPE">G_FW_VI_CMD_TYPE</dfn>(x)	(((x) &gt;&gt; S_FW_VI_CMD_TYPE) &amp; M_FW_VI_CMD_TYPE)</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/F_FW_VI_CMD_TYPE" data-ref="_M/F_FW_VI_CMD_TYPE">F_FW_VI_CMD_TYPE</dfn>	V_FW_VI_CMD_TYPE(1U)</u></td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_CMD_FUNC" data-ref="_M/S_FW_VI_CMD_FUNC">S_FW_VI_CMD_FUNC</dfn>	12</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_CMD_FUNC" data-ref="_M/M_FW_VI_CMD_FUNC">M_FW_VI_CMD_FUNC</dfn>	0x7</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_CMD_FUNC" data-ref="_M/V_FW_VI_CMD_FUNC">V_FW_VI_CMD_FUNC</dfn>(x)	((x) &lt;&lt; S_FW_VI_CMD_FUNC)</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_CMD_FUNC" data-ref="_M/G_FW_VI_CMD_FUNC">G_FW_VI_CMD_FUNC</dfn>(x)	(((x) &gt;&gt; S_FW_VI_CMD_FUNC) &amp; M_FW_VI_CMD_FUNC)</u></td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_CMD_VIID" data-ref="_M/S_FW_VI_CMD_VIID">S_FW_VI_CMD_VIID</dfn>	0</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_CMD_VIID" data-ref="_M/M_FW_VI_CMD_VIID">M_FW_VI_CMD_VIID</dfn>	0xfff</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_CMD_VIID" data-ref="_M/V_FW_VI_CMD_VIID">V_FW_VI_CMD_VIID</dfn>(x)	((x) &lt;&lt; S_FW_VI_CMD_VIID)</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_CMD_VIID" data-ref="_M/G_FW_VI_CMD_VIID">G_FW_VI_CMD_VIID</dfn>(x)	(((x) &gt;&gt; S_FW_VI_CMD_VIID) &amp; M_FW_VI_CMD_VIID)</u></td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_CMD_PORTID" data-ref="_M/S_FW_VI_CMD_PORTID">S_FW_VI_CMD_PORTID</dfn>	4</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_CMD_PORTID" data-ref="_M/M_FW_VI_CMD_PORTID">M_FW_VI_CMD_PORTID</dfn>	0xf</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_CMD_PORTID" data-ref="_M/V_FW_VI_CMD_PORTID">V_FW_VI_CMD_PORTID</dfn>(x)	((x) &lt;&lt; S_FW_VI_CMD_PORTID)</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_CMD_PORTID" data-ref="_M/G_FW_VI_CMD_PORTID">G_FW_VI_CMD_PORTID</dfn>(x)	\</u></td></tr>
<tr><th id="854">854</th><td><u>	(((x) &gt;&gt; S_FW_VI_CMD_PORTID) &amp; M_FW_VI_CMD_PORTID)</u></td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_CMD_RSSSIZE" data-ref="_M/S_FW_VI_CMD_RSSSIZE">S_FW_VI_CMD_RSSSIZE</dfn>	0</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_CMD_RSSSIZE" data-ref="_M/M_FW_VI_CMD_RSSSIZE">M_FW_VI_CMD_RSSSIZE</dfn>	0x7ff</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_CMD_RSSSIZE" data-ref="_M/V_FW_VI_CMD_RSSSIZE">V_FW_VI_CMD_RSSSIZE</dfn>(x)	((x) &lt;&lt; S_FW_VI_CMD_RSSSIZE)</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_CMD_RSSSIZE" data-ref="_M/G_FW_VI_CMD_RSSSIZE">G_FW_VI_CMD_RSSSIZE</dfn>(x)	\</u></td></tr>
<tr><th id="860">860</th><td><u>	(((x) &gt;&gt; S_FW_VI_CMD_RSSSIZE) &amp; M_FW_VI_CMD_RSSSIZE)</u></td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td><i>/* Special VI_MAC command index ids */</i></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/FW_VI_MAC_ADD_MAC" data-ref="_M/FW_VI_MAC_ADD_MAC">FW_VI_MAC_ADD_MAC</dfn>		0x3FF</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/FW_VI_MAC_ADD_PERSIST_MAC" data-ref="_M/FW_VI_MAC_ADD_PERSIST_MAC">FW_VI_MAC_ADD_PERSIST_MAC</dfn>	0x3FE</u></td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td><b>enum</b> <dfn class="type def" id="fw_vi_mac_smac" title='fw_vi_mac_smac' data-ref="fw_vi_mac_smac">fw_vi_mac_smac</dfn> {</td></tr>
<tr><th id="867">867</th><td>	<dfn class="enum" id="FW_VI_MAC_MPS_TCAM_ENTRY" title='FW_VI_MAC_MPS_TCAM_ENTRY' data-ref="FW_VI_MAC_MPS_TCAM_ENTRY">FW_VI_MAC_MPS_TCAM_ENTRY</dfn>,</td></tr>
<tr><th id="868">868</th><td>	<dfn class="enum" id="FW_VI_MAC_SMT_AND_MPSTCAM" title='FW_VI_MAC_SMT_AND_MPSTCAM' data-ref="FW_VI_MAC_SMT_AND_MPSTCAM">FW_VI_MAC_SMT_AND_MPSTCAM</dfn></td></tr>
<tr><th id="869">869</th><td>};</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><b>struct</b> <dfn class="type def" id="fw_vi_mac_cmd" title='fw_vi_mac_cmd' data-ref="fw_vi_mac_cmd">fw_vi_mac_cmd</dfn> {</td></tr>
<tr><th id="872">872</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_mac_cmd::op_to_viid" title='fw_vi_mac_cmd::op_to_viid' data-ref="fw_vi_mac_cmd::op_to_viid">op_to_viid</dfn>;</td></tr>
<tr><th id="873">873</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_mac_cmd::freemacs_to_len16" title='fw_vi_mac_cmd::freemacs_to_len16' data-ref="fw_vi_mac_cmd::freemacs_to_len16">freemacs_to_len16</dfn>;</td></tr>
<tr><th id="874">874</th><td>	<b>union</b> <dfn class="type def" id="fw_vi_mac" title='fw_vi_mac' data-ref="fw_vi_mac"><a class="type" href="#fw_vi_mac" title='fw_vi_mac' data-ref="fw_vi_mac">fw_vi_mac</a></dfn> {</td></tr>
<tr><th id="875">875</th><td>		<b>struct</b> <dfn class="type def" id="fw_vi_mac_exact" title='fw_vi_mac_exact' data-ref="fw_vi_mac_exact"><a class="type" href="#fw_vi_mac_exact" title='fw_vi_mac_exact' data-ref="fw_vi_mac_exact">fw_vi_mac_exact</a></dfn> {</td></tr>
<tr><th id="876">876</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_vi_mac_exact::valid_to_idx" title='fw_vi_mac_exact::valid_to_idx' data-ref="fw_vi_mac_exact::valid_to_idx">valid_to_idx</dfn>;</td></tr>
<tr><th id="877">877</th><td>			<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_vi_mac_exact::macaddr" title='fw_vi_mac_exact::macaddr' data-ref="fw_vi_mac_exact::macaddr">macaddr</dfn>[<var>6</var>];</td></tr>
<tr><th id="878">878</th><td>		} <dfn class="decl field" id="fw_vi_mac::exact" title='fw_vi_mac::exact' data-ref="fw_vi_mac::exact">exact</dfn>[<var>7</var>];</td></tr>
<tr><th id="879">879</th><td>		<b>struct</b> <dfn class="type def" id="fw_vi_mac_hash" title='fw_vi_mac_hash' data-ref="fw_vi_mac_hash"><a class="type" href="#fw_vi_mac_hash" title='fw_vi_mac_hash' data-ref="fw_vi_mac_hash">fw_vi_mac_hash</a></dfn> {</td></tr>
<tr><th id="880">880</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_mac_hash::hashvec" title='fw_vi_mac_hash::hashvec' data-ref="fw_vi_mac_hash::hashvec">hashvec</dfn>;</td></tr>
<tr><th id="881">881</th><td>		} <dfn class="decl field" id="fw_vi_mac::hash" title='fw_vi_mac::hash' data-ref="fw_vi_mac::hash">hash</dfn>;</td></tr>
<tr><th id="882">882</th><td>	} <dfn class="decl field" id="fw_vi_mac_cmd::u" title='fw_vi_mac_cmd::u' data-ref="fw_vi_mac_cmd::u">u</dfn>;</td></tr>
<tr><th id="883">883</th><td>};</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_MAC_CMD_VIID" data-ref="_M/S_FW_VI_MAC_CMD_VIID">S_FW_VI_MAC_CMD_VIID</dfn>	0</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_MAC_CMD_VIID" data-ref="_M/M_FW_VI_MAC_CMD_VIID">M_FW_VI_MAC_CMD_VIID</dfn>	0xfff</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_MAC_CMD_VIID" data-ref="_M/V_FW_VI_MAC_CMD_VIID">V_FW_VI_MAC_CMD_VIID</dfn>(x)	((x) &lt;&lt; S_FW_VI_MAC_CMD_VIID)</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_MAC_CMD_VIID" data-ref="_M/G_FW_VI_MAC_CMD_VIID">G_FW_VI_MAC_CMD_VIID</dfn>(x)	\</u></td></tr>
<tr><th id="889">889</th><td><u>	(((x) &gt;&gt; S_FW_VI_MAC_CMD_VIID) &amp; M_FW_VI_MAC_CMD_VIID)</u></td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_MAC_CMD_VALID" data-ref="_M/S_FW_VI_MAC_CMD_VALID">S_FW_VI_MAC_CMD_VALID</dfn>		15</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_MAC_CMD_VALID" data-ref="_M/M_FW_VI_MAC_CMD_VALID">M_FW_VI_MAC_CMD_VALID</dfn>		0x1</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_MAC_CMD_VALID" data-ref="_M/V_FW_VI_MAC_CMD_VALID">V_FW_VI_MAC_CMD_VALID</dfn>(x)	((x) &lt;&lt; S_FW_VI_MAC_CMD_VALID)</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_MAC_CMD_VALID" data-ref="_M/G_FW_VI_MAC_CMD_VALID">G_FW_VI_MAC_CMD_VALID</dfn>(x)	\</u></td></tr>
<tr><th id="895">895</th><td><u>	(((x) &gt;&gt; S_FW_VI_MAC_CMD_VALID) &amp; M_FW_VI_MAC_CMD_VALID)</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/F_FW_VI_MAC_CMD_VALID" data-ref="_M/F_FW_VI_MAC_CMD_VALID">F_FW_VI_MAC_CMD_VALID</dfn>	V_FW_VI_MAC_CMD_VALID(1U)</u></td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_MAC_CMD_SMAC_RESULT" data-ref="_M/S_FW_VI_MAC_CMD_SMAC_RESULT">S_FW_VI_MAC_CMD_SMAC_RESULT</dfn>	10</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_MAC_CMD_SMAC_RESULT" data-ref="_M/M_FW_VI_MAC_CMD_SMAC_RESULT">M_FW_VI_MAC_CMD_SMAC_RESULT</dfn>	0x3</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_MAC_CMD_SMAC_RESULT" data-ref="_M/V_FW_VI_MAC_CMD_SMAC_RESULT">V_FW_VI_MAC_CMD_SMAC_RESULT</dfn>(x)	((x) &lt;&lt; S_FW_VI_MAC_CMD_SMAC_RESULT)</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_MAC_CMD_SMAC_RESULT" data-ref="_M/G_FW_VI_MAC_CMD_SMAC_RESULT">G_FW_VI_MAC_CMD_SMAC_RESULT</dfn>(x)	\</u></td></tr>
<tr><th id="902">902</th><td><u>	(((x) &gt;&gt; S_FW_VI_MAC_CMD_SMAC_RESULT) &amp; M_FW_VI_MAC_CMD_SMAC_RESULT)</u></td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_MAC_CMD_IDX" data-ref="_M/S_FW_VI_MAC_CMD_IDX">S_FW_VI_MAC_CMD_IDX</dfn>	0</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_MAC_CMD_IDX" data-ref="_M/M_FW_VI_MAC_CMD_IDX">M_FW_VI_MAC_CMD_IDX</dfn>	0x3ff</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_MAC_CMD_IDX" data-ref="_M/V_FW_VI_MAC_CMD_IDX">V_FW_VI_MAC_CMD_IDX</dfn>(x)	((x) &lt;&lt; S_FW_VI_MAC_CMD_IDX)</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_MAC_CMD_IDX" data-ref="_M/G_FW_VI_MAC_CMD_IDX">G_FW_VI_MAC_CMD_IDX</dfn>(x)	\</u></td></tr>
<tr><th id="908">908</th><td><u>	(((x) &gt;&gt; S_FW_VI_MAC_CMD_IDX) &amp; M_FW_VI_MAC_CMD_IDX)</u></td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td><b>struct</b> <dfn class="type def" id="fw_vi_rxmode_cmd" title='fw_vi_rxmode_cmd' data-ref="fw_vi_rxmode_cmd">fw_vi_rxmode_cmd</dfn> {</td></tr>
<tr><th id="911">911</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_rxmode_cmd::op_to_viid" title='fw_vi_rxmode_cmd::op_to_viid' data-ref="fw_vi_rxmode_cmd::op_to_viid">op_to_viid</dfn>;</td></tr>
<tr><th id="912">912</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_rxmode_cmd::retval_len16" title='fw_vi_rxmode_cmd::retval_len16' data-ref="fw_vi_rxmode_cmd::retval_len16">retval_len16</dfn>;</td></tr>
<tr><th id="913">913</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_rxmode_cmd::mtu_to_vlanexen" title='fw_vi_rxmode_cmd::mtu_to_vlanexen' data-ref="fw_vi_rxmode_cmd::mtu_to_vlanexen">mtu_to_vlanexen</dfn>;</td></tr>
<tr><th id="914">914</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_rxmode_cmd::r4_lo" title='fw_vi_rxmode_cmd::r4_lo' data-ref="fw_vi_rxmode_cmd::r4_lo">r4_lo</dfn>;</td></tr>
<tr><th id="915">915</th><td>};</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_RXMODE_CMD_VIID" data-ref="_M/S_FW_VI_RXMODE_CMD_VIID">S_FW_VI_RXMODE_CMD_VIID</dfn>		0</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_RXMODE_CMD_VIID" data-ref="_M/M_FW_VI_RXMODE_CMD_VIID">M_FW_VI_RXMODE_CMD_VIID</dfn>		0xfff</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_RXMODE_CMD_VIID" data-ref="_M/V_FW_VI_RXMODE_CMD_VIID">V_FW_VI_RXMODE_CMD_VIID</dfn>(x)	((x) &lt;&lt; S_FW_VI_RXMODE_CMD_VIID)</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_RXMODE_CMD_VIID" data-ref="_M/G_FW_VI_RXMODE_CMD_VIID">G_FW_VI_RXMODE_CMD_VIID</dfn>(x)	\</u></td></tr>
<tr><th id="921">921</th><td><u>	(((x) &gt;&gt; S_FW_VI_RXMODE_CMD_VIID) &amp; M_FW_VI_RXMODE_CMD_VIID)</u></td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_RXMODE_CMD_MTU" data-ref="_M/S_FW_VI_RXMODE_CMD_MTU">S_FW_VI_RXMODE_CMD_MTU</dfn>		16</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_RXMODE_CMD_MTU" data-ref="_M/M_FW_VI_RXMODE_CMD_MTU">M_FW_VI_RXMODE_CMD_MTU</dfn>		0xffff</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_RXMODE_CMD_MTU" data-ref="_M/V_FW_VI_RXMODE_CMD_MTU">V_FW_VI_RXMODE_CMD_MTU</dfn>(x)	((x) &lt;&lt; S_FW_VI_RXMODE_CMD_MTU)</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_RXMODE_CMD_MTU" data-ref="_M/G_FW_VI_RXMODE_CMD_MTU">G_FW_VI_RXMODE_CMD_MTU</dfn>(x)	\</u></td></tr>
<tr><th id="927">927</th><td><u>	(((x) &gt;&gt; S_FW_VI_RXMODE_CMD_MTU) &amp; M_FW_VI_RXMODE_CMD_MTU)</u></td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_RXMODE_CMD_PROMISCEN" data-ref="_M/S_FW_VI_RXMODE_CMD_PROMISCEN">S_FW_VI_RXMODE_CMD_PROMISCEN</dfn>	14</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_RXMODE_CMD_PROMISCEN" data-ref="_M/M_FW_VI_RXMODE_CMD_PROMISCEN">M_FW_VI_RXMODE_CMD_PROMISCEN</dfn>	0x3</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_RXMODE_CMD_PROMISCEN" data-ref="_M/V_FW_VI_RXMODE_CMD_PROMISCEN">V_FW_VI_RXMODE_CMD_PROMISCEN</dfn>(x)	((x) &lt;&lt; S_FW_VI_RXMODE_CMD_PROMISCEN)</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_RXMODE_CMD_PROMISCEN" data-ref="_M/G_FW_VI_RXMODE_CMD_PROMISCEN">G_FW_VI_RXMODE_CMD_PROMISCEN</dfn>(x)	\</u></td></tr>
<tr><th id="933">933</th><td><u>	(((x) &gt;&gt; S_FW_VI_RXMODE_CMD_PROMISCEN) &amp; M_FW_VI_RXMODE_CMD_PROMISCEN)</u></td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_RXMODE_CMD_ALLMULTIEN" data-ref="_M/S_FW_VI_RXMODE_CMD_ALLMULTIEN">S_FW_VI_RXMODE_CMD_ALLMULTIEN</dfn>		12</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_RXMODE_CMD_ALLMULTIEN" data-ref="_M/M_FW_VI_RXMODE_CMD_ALLMULTIEN">M_FW_VI_RXMODE_CMD_ALLMULTIEN</dfn>		0x3</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_RXMODE_CMD_ALLMULTIEN" data-ref="_M/V_FW_VI_RXMODE_CMD_ALLMULTIEN">V_FW_VI_RXMODE_CMD_ALLMULTIEN</dfn>(x)	\</u></td></tr>
<tr><th id="938">938</th><td><u>	((x) &lt;&lt; S_FW_VI_RXMODE_CMD_ALLMULTIEN)</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_RXMODE_CMD_ALLMULTIEN" data-ref="_M/G_FW_VI_RXMODE_CMD_ALLMULTIEN">G_FW_VI_RXMODE_CMD_ALLMULTIEN</dfn>(x)	\</u></td></tr>
<tr><th id="940">940</th><td><u>	(((x) &gt;&gt; S_FW_VI_RXMODE_CMD_ALLMULTIEN) &amp; M_FW_VI_RXMODE_CMD_ALLMULTIEN)</u></td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_RXMODE_CMD_BROADCASTEN" data-ref="_M/S_FW_VI_RXMODE_CMD_BROADCASTEN">S_FW_VI_RXMODE_CMD_BROADCASTEN</dfn>		10</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_RXMODE_CMD_BROADCASTEN" data-ref="_M/M_FW_VI_RXMODE_CMD_BROADCASTEN">M_FW_VI_RXMODE_CMD_BROADCASTEN</dfn>		0x3</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_RXMODE_CMD_BROADCASTEN" data-ref="_M/V_FW_VI_RXMODE_CMD_BROADCASTEN">V_FW_VI_RXMODE_CMD_BROADCASTEN</dfn>(x)	\</u></td></tr>
<tr><th id="945">945</th><td><u>	((x) &lt;&lt; S_FW_VI_RXMODE_CMD_BROADCASTEN)</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_RXMODE_CMD_BROADCASTEN" data-ref="_M/G_FW_VI_RXMODE_CMD_BROADCASTEN">G_FW_VI_RXMODE_CMD_BROADCASTEN</dfn>(x)	\</u></td></tr>
<tr><th id="947">947</th><td><u>	(((x) &gt;&gt; S_FW_VI_RXMODE_CMD_BROADCASTEN) &amp; \</u></td></tr>
<tr><th id="948">948</th><td><u>	 M_FW_VI_RXMODE_CMD_BROADCASTEN)</u></td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_RXMODE_CMD_VLANEXEN" data-ref="_M/S_FW_VI_RXMODE_CMD_VLANEXEN">S_FW_VI_RXMODE_CMD_VLANEXEN</dfn>	8</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_RXMODE_CMD_VLANEXEN" data-ref="_M/M_FW_VI_RXMODE_CMD_VLANEXEN">M_FW_VI_RXMODE_CMD_VLANEXEN</dfn>	0x3</u></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_RXMODE_CMD_VLANEXEN" data-ref="_M/V_FW_VI_RXMODE_CMD_VLANEXEN">V_FW_VI_RXMODE_CMD_VLANEXEN</dfn>(x)	((x) &lt;&lt; S_FW_VI_RXMODE_CMD_VLANEXEN)</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_RXMODE_CMD_VLANEXEN" data-ref="_M/G_FW_VI_RXMODE_CMD_VLANEXEN">G_FW_VI_RXMODE_CMD_VLANEXEN</dfn>(x)	\</u></td></tr>
<tr><th id="954">954</th><td><u>	(((x) &gt;&gt; S_FW_VI_RXMODE_CMD_VLANEXEN) &amp; M_FW_VI_RXMODE_CMD_VLANEXEN)</u></td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td><b>struct</b> <dfn class="type def" id="fw_vi_enable_cmd" title='fw_vi_enable_cmd' data-ref="fw_vi_enable_cmd">fw_vi_enable_cmd</dfn> {</td></tr>
<tr><th id="957">957</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_enable_cmd::op_to_viid" title='fw_vi_enable_cmd::op_to_viid' data-ref="fw_vi_enable_cmd::op_to_viid">op_to_viid</dfn>;</td></tr>
<tr><th id="958">958</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_enable_cmd::ien_to_len16" title='fw_vi_enable_cmd::ien_to_len16' data-ref="fw_vi_enable_cmd::ien_to_len16">ien_to_len16</dfn>;</td></tr>
<tr><th id="959">959</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_vi_enable_cmd::blinkdur" title='fw_vi_enable_cmd::blinkdur' data-ref="fw_vi_enable_cmd::blinkdur">blinkdur</dfn>;</td></tr>
<tr><th id="960">960</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_vi_enable_cmd::r3" title='fw_vi_enable_cmd::r3' data-ref="fw_vi_enable_cmd::r3">r3</dfn>;</td></tr>
<tr><th id="961">961</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_enable_cmd::r4" title='fw_vi_enable_cmd::r4' data-ref="fw_vi_enable_cmd::r4">r4</dfn>;</td></tr>
<tr><th id="962">962</th><td>};</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_ENABLE_CMD_VIID" data-ref="_M/S_FW_VI_ENABLE_CMD_VIID">S_FW_VI_ENABLE_CMD_VIID</dfn>		0</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_ENABLE_CMD_VIID" data-ref="_M/M_FW_VI_ENABLE_CMD_VIID">M_FW_VI_ENABLE_CMD_VIID</dfn>		0xfff</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_ENABLE_CMD_VIID" data-ref="_M/V_FW_VI_ENABLE_CMD_VIID">V_FW_VI_ENABLE_CMD_VIID</dfn>(x)	((x) &lt;&lt; S_FW_VI_ENABLE_CMD_VIID)</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_ENABLE_CMD_VIID" data-ref="_M/G_FW_VI_ENABLE_CMD_VIID">G_FW_VI_ENABLE_CMD_VIID</dfn>(x)	\</u></td></tr>
<tr><th id="968">968</th><td><u>	(((x) &gt;&gt; S_FW_VI_ENABLE_CMD_VIID) &amp; M_FW_VI_ENABLE_CMD_VIID)</u></td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_ENABLE_CMD_IEN" data-ref="_M/S_FW_VI_ENABLE_CMD_IEN">S_FW_VI_ENABLE_CMD_IEN</dfn>		31</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_ENABLE_CMD_IEN" data-ref="_M/M_FW_VI_ENABLE_CMD_IEN">M_FW_VI_ENABLE_CMD_IEN</dfn>		0x1</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_ENABLE_CMD_IEN" data-ref="_M/V_FW_VI_ENABLE_CMD_IEN">V_FW_VI_ENABLE_CMD_IEN</dfn>(x)	((x) &lt;&lt; S_FW_VI_ENABLE_CMD_IEN)</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_ENABLE_CMD_IEN" data-ref="_M/G_FW_VI_ENABLE_CMD_IEN">G_FW_VI_ENABLE_CMD_IEN</dfn>(x)	\</u></td></tr>
<tr><th id="974">974</th><td><u>	(((x) &gt;&gt; S_FW_VI_ENABLE_CMD_IEN) &amp; M_FW_VI_ENABLE_CMD_IEN)</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/F_FW_VI_ENABLE_CMD_IEN" data-ref="_M/F_FW_VI_ENABLE_CMD_IEN">F_FW_VI_ENABLE_CMD_IEN</dfn>	V_FW_VI_ENABLE_CMD_IEN(1U)</u></td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_ENABLE_CMD_EEN" data-ref="_M/S_FW_VI_ENABLE_CMD_EEN">S_FW_VI_ENABLE_CMD_EEN</dfn>		30</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_ENABLE_CMD_EEN" data-ref="_M/M_FW_VI_ENABLE_CMD_EEN">M_FW_VI_ENABLE_CMD_EEN</dfn>		0x1</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_ENABLE_CMD_EEN" data-ref="_M/V_FW_VI_ENABLE_CMD_EEN">V_FW_VI_ENABLE_CMD_EEN</dfn>(x)	((x) &lt;&lt; S_FW_VI_ENABLE_CMD_EEN)</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_ENABLE_CMD_EEN" data-ref="_M/G_FW_VI_ENABLE_CMD_EEN">G_FW_VI_ENABLE_CMD_EEN</dfn>(x)	\</u></td></tr>
<tr><th id="981">981</th><td><u>	(((x) &gt;&gt; S_FW_VI_ENABLE_CMD_EEN) &amp; M_FW_VI_ENABLE_CMD_EEN)</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/F_FW_VI_ENABLE_CMD_EEN" data-ref="_M/F_FW_VI_ENABLE_CMD_EEN">F_FW_VI_ENABLE_CMD_EEN</dfn>	V_FW_VI_ENABLE_CMD_EEN(1U)</u></td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/S_FW_VI_ENABLE_CMD_DCB_INFO" data-ref="_M/S_FW_VI_ENABLE_CMD_DCB_INFO">S_FW_VI_ENABLE_CMD_DCB_INFO</dfn>	28</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/M_FW_VI_ENABLE_CMD_DCB_INFO" data-ref="_M/M_FW_VI_ENABLE_CMD_DCB_INFO">M_FW_VI_ENABLE_CMD_DCB_INFO</dfn>	0x1</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/V_FW_VI_ENABLE_CMD_DCB_INFO" data-ref="_M/V_FW_VI_ENABLE_CMD_DCB_INFO">V_FW_VI_ENABLE_CMD_DCB_INFO</dfn>(x)	((x) &lt;&lt; S_FW_VI_ENABLE_CMD_DCB_INFO)</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/G_FW_VI_ENABLE_CMD_DCB_INFO" data-ref="_M/G_FW_VI_ENABLE_CMD_DCB_INFO">G_FW_VI_ENABLE_CMD_DCB_INFO</dfn>(x)	\</u></td></tr>
<tr><th id="988">988</th><td><u>	(((x) &gt;&gt; S_FW_VI_ENABLE_CMD_DCB_INFO) &amp; M_FW_VI_ENABLE_CMD_DCB_INFO)</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/F_FW_VI_ENABLE_CMD_DCB_INFO" data-ref="_M/F_FW_VI_ENABLE_CMD_DCB_INFO">F_FW_VI_ENABLE_CMD_DCB_INFO</dfn>	V_FW_VI_ENABLE_CMD_DCB_INFO(1U)</u></td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td><i>/* VI PF stats offset definitions */</i></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/VI_PF_NUM_STATS" data-ref="_M/VI_PF_NUM_STATS">VI_PF_NUM_STATS</dfn>	17</u></td></tr>
<tr><th id="993">993</th><td><b>enum</b> <dfn class="type def" id="fw_vi_stats_pf_index" title='fw_vi_stats_pf_index' data-ref="fw_vi_stats_pf_index">fw_vi_stats_pf_index</dfn> {</td></tr>
<tr><th id="994">994</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_TX_BCAST_BYTES_IX" title='FW_VI_PF_STAT_TX_BCAST_BYTES_IX' data-ref="FW_VI_PF_STAT_TX_BCAST_BYTES_IX">FW_VI_PF_STAT_TX_BCAST_BYTES_IX</dfn>,</td></tr>
<tr><th id="995">995</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_TX_BCAST_FRAMES_IX" title='FW_VI_PF_STAT_TX_BCAST_FRAMES_IX' data-ref="FW_VI_PF_STAT_TX_BCAST_FRAMES_IX">FW_VI_PF_STAT_TX_BCAST_FRAMES_IX</dfn>,</td></tr>
<tr><th id="996">996</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_TX_MCAST_BYTES_IX" title='FW_VI_PF_STAT_TX_MCAST_BYTES_IX' data-ref="FW_VI_PF_STAT_TX_MCAST_BYTES_IX">FW_VI_PF_STAT_TX_MCAST_BYTES_IX</dfn>,</td></tr>
<tr><th id="997">997</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_TX_MCAST_FRAMES_IX" title='FW_VI_PF_STAT_TX_MCAST_FRAMES_IX' data-ref="FW_VI_PF_STAT_TX_MCAST_FRAMES_IX">FW_VI_PF_STAT_TX_MCAST_FRAMES_IX</dfn>,</td></tr>
<tr><th id="998">998</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_TX_UCAST_BYTES_IX" title='FW_VI_PF_STAT_TX_UCAST_BYTES_IX' data-ref="FW_VI_PF_STAT_TX_UCAST_BYTES_IX">FW_VI_PF_STAT_TX_UCAST_BYTES_IX</dfn>,</td></tr>
<tr><th id="999">999</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_TX_UCAST_FRAMES_IX" title='FW_VI_PF_STAT_TX_UCAST_FRAMES_IX' data-ref="FW_VI_PF_STAT_TX_UCAST_FRAMES_IX">FW_VI_PF_STAT_TX_UCAST_FRAMES_IX</dfn>,</td></tr>
<tr><th id="1000">1000</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_TX_OFLD_BYTES_IX" title='FW_VI_PF_STAT_TX_OFLD_BYTES_IX' data-ref="FW_VI_PF_STAT_TX_OFLD_BYTES_IX">FW_VI_PF_STAT_TX_OFLD_BYTES_IX</dfn>,</td></tr>
<tr><th id="1001">1001</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_TX_OFLD_FRAMES_IX" title='FW_VI_PF_STAT_TX_OFLD_FRAMES_IX' data-ref="FW_VI_PF_STAT_TX_OFLD_FRAMES_IX">FW_VI_PF_STAT_TX_OFLD_FRAMES_IX</dfn>,</td></tr>
<tr><th id="1002">1002</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_RX_BYTES_IX" title='FW_VI_PF_STAT_RX_BYTES_IX' data-ref="FW_VI_PF_STAT_RX_BYTES_IX">FW_VI_PF_STAT_RX_BYTES_IX</dfn>,</td></tr>
<tr><th id="1003">1003</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_RX_FRAMES_IX" title='FW_VI_PF_STAT_RX_FRAMES_IX' data-ref="FW_VI_PF_STAT_RX_FRAMES_IX">FW_VI_PF_STAT_RX_FRAMES_IX</dfn>,</td></tr>
<tr><th id="1004">1004</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_RX_BCAST_BYTES_IX" title='FW_VI_PF_STAT_RX_BCAST_BYTES_IX' data-ref="FW_VI_PF_STAT_RX_BCAST_BYTES_IX">FW_VI_PF_STAT_RX_BCAST_BYTES_IX</dfn>,</td></tr>
<tr><th id="1005">1005</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_RX_BCAST_FRAMES_IX" title='FW_VI_PF_STAT_RX_BCAST_FRAMES_IX' data-ref="FW_VI_PF_STAT_RX_BCAST_FRAMES_IX">FW_VI_PF_STAT_RX_BCAST_FRAMES_IX</dfn>,</td></tr>
<tr><th id="1006">1006</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_RX_MCAST_BYTES_IX" title='FW_VI_PF_STAT_RX_MCAST_BYTES_IX' data-ref="FW_VI_PF_STAT_RX_MCAST_BYTES_IX">FW_VI_PF_STAT_RX_MCAST_BYTES_IX</dfn>,</td></tr>
<tr><th id="1007">1007</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_RX_MCAST_FRAMES_IX" title='FW_VI_PF_STAT_RX_MCAST_FRAMES_IX' data-ref="FW_VI_PF_STAT_RX_MCAST_FRAMES_IX">FW_VI_PF_STAT_RX_MCAST_FRAMES_IX</dfn>,</td></tr>
<tr><th id="1008">1008</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_RX_UCAST_BYTES_IX" title='FW_VI_PF_STAT_RX_UCAST_BYTES_IX' data-ref="FW_VI_PF_STAT_RX_UCAST_BYTES_IX">FW_VI_PF_STAT_RX_UCAST_BYTES_IX</dfn>,</td></tr>
<tr><th id="1009">1009</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_RX_UCAST_FRAMES_IX" title='FW_VI_PF_STAT_RX_UCAST_FRAMES_IX' data-ref="FW_VI_PF_STAT_RX_UCAST_FRAMES_IX">FW_VI_PF_STAT_RX_UCAST_FRAMES_IX</dfn>,</td></tr>
<tr><th id="1010">1010</th><td>	<dfn class="enum" id="FW_VI_PF_STAT_RX_ERR_FRAMES_IX" title='FW_VI_PF_STAT_RX_ERR_FRAMES_IX' data-ref="FW_VI_PF_STAT_RX_ERR_FRAMES_IX">FW_VI_PF_STAT_RX_ERR_FRAMES_IX</dfn></td></tr>
<tr><th id="1011">1011</th><td>};</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td><b>struct</b> <dfn class="type def" id="fw_vi_stats_cmd" title='fw_vi_stats_cmd' data-ref="fw_vi_stats_cmd">fw_vi_stats_cmd</dfn> {</td></tr>
<tr><th id="1014">1014</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_stats_cmd::op_to_viid" title='fw_vi_stats_cmd::op_to_viid' data-ref="fw_vi_stats_cmd::op_to_viid">op_to_viid</dfn>;</td></tr>
<tr><th id="1015">1015</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_stats_cmd::retval_len16" title='fw_vi_stats_cmd::retval_len16' data-ref="fw_vi_stats_cmd::retval_len16">retval_len16</dfn>;</td></tr>
<tr><th id="1016">1016</th><td>	<b>union</b> <dfn class="type def" id="fw_vi_stats" title='fw_vi_stats' data-ref="fw_vi_stats"><a class="type" href="#fw_vi_stats" title='fw_vi_stats' data-ref="fw_vi_stats">fw_vi_stats</a></dfn> {</td></tr>
<tr><th id="1017">1017</th><td>		<b>struct</b> <dfn class="type def" id="fw_vi_stats_ctl" title='fw_vi_stats_ctl' data-ref="fw_vi_stats_ctl"><a class="type" href="#fw_vi_stats_ctl" title='fw_vi_stats_ctl' data-ref="fw_vi_stats_ctl">fw_vi_stats_ctl</a></dfn> {</td></tr>
<tr><th id="1018">1018</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_vi_stats_ctl::nstats_ix" title='fw_vi_stats_ctl::nstats_ix' data-ref="fw_vi_stats_ctl::nstats_ix">nstats_ix</dfn>;</td></tr>
<tr><th id="1019">1019</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_vi_stats_ctl::r6" title='fw_vi_stats_ctl::r6' data-ref="fw_vi_stats_ctl::r6">r6</dfn>;</td></tr>
<tr><th id="1020">1020</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_vi_stats_ctl::r7" title='fw_vi_stats_ctl::r7' data-ref="fw_vi_stats_ctl::r7">r7</dfn>;</td></tr>
<tr><th id="1021">1021</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_ctl::stat0" title='fw_vi_stats_ctl::stat0' data-ref="fw_vi_stats_ctl::stat0">stat0</dfn>;</td></tr>
<tr><th id="1022">1022</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_ctl::stat1" title='fw_vi_stats_ctl::stat1' data-ref="fw_vi_stats_ctl::stat1">stat1</dfn>;</td></tr>
<tr><th id="1023">1023</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_ctl::stat2" title='fw_vi_stats_ctl::stat2' data-ref="fw_vi_stats_ctl::stat2">stat2</dfn>;</td></tr>
<tr><th id="1024">1024</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_ctl::stat3" title='fw_vi_stats_ctl::stat3' data-ref="fw_vi_stats_ctl::stat3">stat3</dfn>;</td></tr>
<tr><th id="1025">1025</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_ctl::stat4" title='fw_vi_stats_ctl::stat4' data-ref="fw_vi_stats_ctl::stat4">stat4</dfn>;</td></tr>
<tr><th id="1026">1026</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_ctl::stat5" title='fw_vi_stats_ctl::stat5' data-ref="fw_vi_stats_ctl::stat5">stat5</dfn>;</td></tr>
<tr><th id="1027">1027</th><td>		} <dfn class="decl field" id="fw_vi_stats::ctl" title='fw_vi_stats::ctl' data-ref="fw_vi_stats::ctl">ctl</dfn>;</td></tr>
<tr><th id="1028">1028</th><td>		<b>struct</b> <dfn class="type def" id="fw_vi_stats_pf" title='fw_vi_stats_pf' data-ref="fw_vi_stats_pf"><a class="type" href="#fw_vi_stats_pf" title='fw_vi_stats_pf' data-ref="fw_vi_stats_pf">fw_vi_stats_pf</a></dfn> {</td></tr>
<tr><th id="1029">1029</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::tx_bcast_bytes" title='fw_vi_stats_pf::tx_bcast_bytes' data-ref="fw_vi_stats_pf::tx_bcast_bytes">tx_bcast_bytes</dfn>;</td></tr>
<tr><th id="1030">1030</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::tx_bcast_frames" title='fw_vi_stats_pf::tx_bcast_frames' data-ref="fw_vi_stats_pf::tx_bcast_frames">tx_bcast_frames</dfn>;</td></tr>
<tr><th id="1031">1031</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::tx_mcast_bytes" title='fw_vi_stats_pf::tx_mcast_bytes' data-ref="fw_vi_stats_pf::tx_mcast_bytes">tx_mcast_bytes</dfn>;</td></tr>
<tr><th id="1032">1032</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::tx_mcast_frames" title='fw_vi_stats_pf::tx_mcast_frames' data-ref="fw_vi_stats_pf::tx_mcast_frames">tx_mcast_frames</dfn>;</td></tr>
<tr><th id="1033">1033</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::tx_ucast_bytes" title='fw_vi_stats_pf::tx_ucast_bytes' data-ref="fw_vi_stats_pf::tx_ucast_bytes">tx_ucast_bytes</dfn>;</td></tr>
<tr><th id="1034">1034</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::tx_ucast_frames" title='fw_vi_stats_pf::tx_ucast_frames' data-ref="fw_vi_stats_pf::tx_ucast_frames">tx_ucast_frames</dfn>;</td></tr>
<tr><th id="1035">1035</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::tx_offload_bytes" title='fw_vi_stats_pf::tx_offload_bytes' data-ref="fw_vi_stats_pf::tx_offload_bytes">tx_offload_bytes</dfn>;</td></tr>
<tr><th id="1036">1036</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::tx_offload_frames" title='fw_vi_stats_pf::tx_offload_frames' data-ref="fw_vi_stats_pf::tx_offload_frames">tx_offload_frames</dfn>;</td></tr>
<tr><th id="1037">1037</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::rx_pf_bytes" title='fw_vi_stats_pf::rx_pf_bytes' data-ref="fw_vi_stats_pf::rx_pf_bytes">rx_pf_bytes</dfn>;</td></tr>
<tr><th id="1038">1038</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::rx_pf_frames" title='fw_vi_stats_pf::rx_pf_frames' data-ref="fw_vi_stats_pf::rx_pf_frames">rx_pf_frames</dfn>;</td></tr>
<tr><th id="1039">1039</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::rx_bcast_bytes" title='fw_vi_stats_pf::rx_bcast_bytes' data-ref="fw_vi_stats_pf::rx_bcast_bytes">rx_bcast_bytes</dfn>;</td></tr>
<tr><th id="1040">1040</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::rx_bcast_frames" title='fw_vi_stats_pf::rx_bcast_frames' data-ref="fw_vi_stats_pf::rx_bcast_frames">rx_bcast_frames</dfn>;</td></tr>
<tr><th id="1041">1041</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::rx_mcast_bytes" title='fw_vi_stats_pf::rx_mcast_bytes' data-ref="fw_vi_stats_pf::rx_mcast_bytes">rx_mcast_bytes</dfn>;</td></tr>
<tr><th id="1042">1042</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::rx_mcast_frames" title='fw_vi_stats_pf::rx_mcast_frames' data-ref="fw_vi_stats_pf::rx_mcast_frames">rx_mcast_frames</dfn>;</td></tr>
<tr><th id="1043">1043</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::rx_ucast_bytes" title='fw_vi_stats_pf::rx_ucast_bytes' data-ref="fw_vi_stats_pf::rx_ucast_bytes">rx_ucast_bytes</dfn>;</td></tr>
<tr><th id="1044">1044</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::rx_ucast_frames" title='fw_vi_stats_pf::rx_ucast_frames' data-ref="fw_vi_stats_pf::rx_ucast_frames">rx_ucast_frames</dfn>;</td></tr>
<tr><th id="1045">1045</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_pf::rx_err_frames" title='fw_vi_stats_pf::rx_err_frames' data-ref="fw_vi_stats_pf::rx_err_frames">rx_err_frames</dfn>;</td></tr>
<tr><th id="1046">1046</th><td>		} <dfn class="decl field" id="fw_vi_stats::pf" title='fw_vi_stats::pf' data-ref="fw_vi_stats::pf">pf</dfn>;</td></tr>
<tr><th id="1047">1047</th><td>		<b>struct</b> <dfn class="type def" id="fw_vi_stats_vf" title='fw_vi_stats_vf' data-ref="fw_vi_stats_vf"><a class="type" href="#fw_vi_stats_vf" title='fw_vi_stats_vf' data-ref="fw_vi_stats_vf">fw_vi_stats_vf</a></dfn> {</td></tr>
<tr><th id="1048">1048</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::tx_bcast_bytes" title='fw_vi_stats_vf::tx_bcast_bytes' data-ref="fw_vi_stats_vf::tx_bcast_bytes">tx_bcast_bytes</dfn>;</td></tr>
<tr><th id="1049">1049</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::tx_bcast_frames" title='fw_vi_stats_vf::tx_bcast_frames' data-ref="fw_vi_stats_vf::tx_bcast_frames">tx_bcast_frames</dfn>;</td></tr>
<tr><th id="1050">1050</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::tx_mcast_bytes" title='fw_vi_stats_vf::tx_mcast_bytes' data-ref="fw_vi_stats_vf::tx_mcast_bytes">tx_mcast_bytes</dfn>;</td></tr>
<tr><th id="1051">1051</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::tx_mcast_frames" title='fw_vi_stats_vf::tx_mcast_frames' data-ref="fw_vi_stats_vf::tx_mcast_frames">tx_mcast_frames</dfn>;</td></tr>
<tr><th id="1052">1052</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::tx_ucast_bytes" title='fw_vi_stats_vf::tx_ucast_bytes' data-ref="fw_vi_stats_vf::tx_ucast_bytes">tx_ucast_bytes</dfn>;</td></tr>
<tr><th id="1053">1053</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::tx_ucast_frames" title='fw_vi_stats_vf::tx_ucast_frames' data-ref="fw_vi_stats_vf::tx_ucast_frames">tx_ucast_frames</dfn>;</td></tr>
<tr><th id="1054">1054</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::tx_drop_frames" title='fw_vi_stats_vf::tx_drop_frames' data-ref="fw_vi_stats_vf::tx_drop_frames">tx_drop_frames</dfn>;</td></tr>
<tr><th id="1055">1055</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::tx_offload_bytes" title='fw_vi_stats_vf::tx_offload_bytes' data-ref="fw_vi_stats_vf::tx_offload_bytes">tx_offload_bytes</dfn>;</td></tr>
<tr><th id="1056">1056</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::tx_offload_frames" title='fw_vi_stats_vf::tx_offload_frames' data-ref="fw_vi_stats_vf::tx_offload_frames">tx_offload_frames</dfn>;</td></tr>
<tr><th id="1057">1057</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::rx_bcast_bytes" title='fw_vi_stats_vf::rx_bcast_bytes' data-ref="fw_vi_stats_vf::rx_bcast_bytes">rx_bcast_bytes</dfn>;</td></tr>
<tr><th id="1058">1058</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::rx_bcast_frames" title='fw_vi_stats_vf::rx_bcast_frames' data-ref="fw_vi_stats_vf::rx_bcast_frames">rx_bcast_frames</dfn>;</td></tr>
<tr><th id="1059">1059</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::rx_mcast_bytes" title='fw_vi_stats_vf::rx_mcast_bytes' data-ref="fw_vi_stats_vf::rx_mcast_bytes">rx_mcast_bytes</dfn>;</td></tr>
<tr><th id="1060">1060</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::rx_mcast_frames" title='fw_vi_stats_vf::rx_mcast_frames' data-ref="fw_vi_stats_vf::rx_mcast_frames">rx_mcast_frames</dfn>;</td></tr>
<tr><th id="1061">1061</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::rx_ucast_bytes" title='fw_vi_stats_vf::rx_ucast_bytes' data-ref="fw_vi_stats_vf::rx_ucast_bytes">rx_ucast_bytes</dfn>;</td></tr>
<tr><th id="1062">1062</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::rx_ucast_frames" title='fw_vi_stats_vf::rx_ucast_frames' data-ref="fw_vi_stats_vf::rx_ucast_frames">rx_ucast_frames</dfn>;</td></tr>
<tr><th id="1063">1063</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_vi_stats_vf::rx_err_frames" title='fw_vi_stats_vf::rx_err_frames' data-ref="fw_vi_stats_vf::rx_err_frames">rx_err_frames</dfn>;</td></tr>
<tr><th id="1064">1064</th><td>		} <dfn class="decl field" id="fw_vi_stats::vf" title='fw_vi_stats::vf' data-ref="fw_vi_stats::vf">vf</dfn>;</td></tr>
<tr><th id="1065">1065</th><td>	} <dfn class="decl field" id="fw_vi_stats_cmd::u" title='fw_vi_stats_cmd::u' data-ref="fw_vi_stats_cmd::u">u</dfn>;</td></tr>
<tr><th id="1066">1066</th><td>};</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td><i>/* port capabilities bitmap */</i></td></tr>
<tr><th id="1069">1069</th><td><b>enum</b> <dfn class="type def" id="fw_port_cap" title='fw_port_cap' data-ref="fw_port_cap">fw_port_cap</dfn> {</td></tr>
<tr><th id="1070">1070</th><td>	<dfn class="enum" id="FW_PORT_CAP_SPEED_100M" title='FW_PORT_CAP_SPEED_100M' data-ref="FW_PORT_CAP_SPEED_100M">FW_PORT_CAP_SPEED_100M</dfn>		= <var>0x0001</var>,</td></tr>
<tr><th id="1071">1071</th><td>	<dfn class="enum" id="FW_PORT_CAP_SPEED_1G" title='FW_PORT_CAP_SPEED_1G' data-ref="FW_PORT_CAP_SPEED_1G">FW_PORT_CAP_SPEED_1G</dfn>		= <var>0x0002</var>,</td></tr>
<tr><th id="1072">1072</th><td>	<dfn class="enum" id="FW_PORT_CAP_SPEED_25G" title='FW_PORT_CAP_SPEED_25G' data-ref="FW_PORT_CAP_SPEED_25G">FW_PORT_CAP_SPEED_25G</dfn>		= <var>0x0004</var>,</td></tr>
<tr><th id="1073">1073</th><td>	<dfn class="enum" id="FW_PORT_CAP_SPEED_10G" title='FW_PORT_CAP_SPEED_10G' data-ref="FW_PORT_CAP_SPEED_10G">FW_PORT_CAP_SPEED_10G</dfn>		= <var>0x0008</var>,</td></tr>
<tr><th id="1074">1074</th><td>	<dfn class="enum" id="FW_PORT_CAP_SPEED_40G" title='FW_PORT_CAP_SPEED_40G' data-ref="FW_PORT_CAP_SPEED_40G">FW_PORT_CAP_SPEED_40G</dfn>		= <var>0x0010</var>,</td></tr>
<tr><th id="1075">1075</th><td>	<dfn class="enum" id="FW_PORT_CAP_SPEED_100G" title='FW_PORT_CAP_SPEED_100G' data-ref="FW_PORT_CAP_SPEED_100G">FW_PORT_CAP_SPEED_100G</dfn>		= <var>0x0020</var>,</td></tr>
<tr><th id="1076">1076</th><td>	<dfn class="enum" id="FW_PORT_CAP_FC_RX" title='FW_PORT_CAP_FC_RX' data-ref="FW_PORT_CAP_FC_RX">FW_PORT_CAP_FC_RX</dfn>		= <var>0x0040</var>,</td></tr>
<tr><th id="1077">1077</th><td>	<dfn class="enum" id="FW_PORT_CAP_FC_TX" title='FW_PORT_CAP_FC_TX' data-ref="FW_PORT_CAP_FC_TX">FW_PORT_CAP_FC_TX</dfn>		= <var>0x0080</var>,</td></tr>
<tr><th id="1078">1078</th><td>	<dfn class="enum" id="FW_PORT_CAP_ANEG" title='FW_PORT_CAP_ANEG' data-ref="FW_PORT_CAP_ANEG">FW_PORT_CAP_ANEG</dfn>		= <var>0x0100</var>,</td></tr>
<tr><th id="1079">1079</th><td>	<dfn class="enum" id="FW_PORT_CAP_MDIX" title='FW_PORT_CAP_MDIX' data-ref="FW_PORT_CAP_MDIX">FW_PORT_CAP_MDIX</dfn>		= <var>0x0200</var>,</td></tr>
<tr><th id="1080">1080</th><td>	<dfn class="enum" id="FW_PORT_CAP_MDIAUTO" title='FW_PORT_CAP_MDIAUTO' data-ref="FW_PORT_CAP_MDIAUTO">FW_PORT_CAP_MDIAUTO</dfn>		= <var>0x0400</var>,</td></tr>
<tr><th id="1081">1081</th><td>	<dfn class="enum" id="FW_PORT_CAP_FEC_RS" title='FW_PORT_CAP_FEC_RS' data-ref="FW_PORT_CAP_FEC_RS">FW_PORT_CAP_FEC_RS</dfn>              = <var>0x0800</var>,</td></tr>
<tr><th id="1082">1082</th><td>	<dfn class="enum" id="FW_PORT_CAP_FEC_BASER_RS" title='FW_PORT_CAP_FEC_BASER_RS' data-ref="FW_PORT_CAP_FEC_BASER_RS">FW_PORT_CAP_FEC_BASER_RS</dfn>        = <var>0x1000</var>,</td></tr>
<tr><th id="1083">1083</th><td>	<dfn class="enum" id="FW_PORT_CAP_FEC_RESERVED" title='FW_PORT_CAP_FEC_RESERVED' data-ref="FW_PORT_CAP_FEC_RESERVED">FW_PORT_CAP_FEC_RESERVED</dfn>        = <var>0x2000</var>,</td></tr>
<tr><th id="1084">1084</th><td>	<dfn class="enum" id="FW_PORT_CAP_802_3_PAUSE" title='FW_PORT_CAP_802_3_PAUSE' data-ref="FW_PORT_CAP_802_3_PAUSE">FW_PORT_CAP_802_3_PAUSE</dfn>		= <var>0x4000</var>,</td></tr>
<tr><th id="1085">1085</th><td>	<dfn class="enum" id="FW_PORT_CAP_802_3_ASM_DIR" title='FW_PORT_CAP_802_3_ASM_DIR' data-ref="FW_PORT_CAP_802_3_ASM_DIR">FW_PORT_CAP_802_3_ASM_DIR</dfn>	= <var>0x8000</var>,</td></tr>
<tr><th id="1086">1086</th><td>};</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/S_FW_PORT_CAP_SPEED" data-ref="_M/S_FW_PORT_CAP_SPEED">S_FW_PORT_CAP_SPEED</dfn>     0</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/M_FW_PORT_CAP_SPEED" data-ref="_M/M_FW_PORT_CAP_SPEED">M_FW_PORT_CAP_SPEED</dfn>     0x3f</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/V_FW_PORT_CAP_SPEED" data-ref="_M/V_FW_PORT_CAP_SPEED">V_FW_PORT_CAP_SPEED</dfn>(x)  ((x) &lt;&lt; S_FW_PORT_CAP_SPEED)</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/G_FW_PORT_CAP_SPEED" data-ref="_M/G_FW_PORT_CAP_SPEED">G_FW_PORT_CAP_SPEED</dfn>(x) \</u></td></tr>
<tr><th id="1092">1092</th><td><u>	(((x) &gt;&gt; S_FW_PORT_CAP_SPEED) &amp; M_FW_PORT_CAP_SPEED)</u></td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td><b>enum</b> <dfn class="type def" id="fw_port_mdi" title='fw_port_mdi' data-ref="fw_port_mdi">fw_port_mdi</dfn> {</td></tr>
<tr><th id="1095">1095</th><td>	<dfn class="enum" id="FW_PORT_CAP_MDI_AUTO" title='FW_PORT_CAP_MDI_AUTO' data-ref="FW_PORT_CAP_MDI_AUTO">FW_PORT_CAP_MDI_AUTO</dfn>,</td></tr>
<tr><th id="1096">1096</th><td>};</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/S_FW_PORT_CAP_MDI" data-ref="_M/S_FW_PORT_CAP_MDI">S_FW_PORT_CAP_MDI</dfn> 9</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/M_FW_PORT_CAP_MDI" data-ref="_M/M_FW_PORT_CAP_MDI">M_FW_PORT_CAP_MDI</dfn> 3</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/V_FW_PORT_CAP_MDI" data-ref="_M/V_FW_PORT_CAP_MDI">V_FW_PORT_CAP_MDI</dfn>(x) ((x) &lt;&lt; S_FW_PORT_CAP_MDI)</u></td></tr>
<tr><th id="1101">1101</th><td><u>#define <dfn class="macro" id="_M/G_FW_PORT_CAP_MDI" data-ref="_M/G_FW_PORT_CAP_MDI">G_FW_PORT_CAP_MDI</dfn>(x) (((x) &gt;&gt; S_FW_PORT_CAP_MDI) &amp; M_FW_PORT_CAP_MDI)</u></td></tr>
<tr><th id="1102">1102</th><td></td></tr>
<tr><th id="1103">1103</th><td><b>enum</b> <dfn class="type def" id="fw_port_action" title='fw_port_action' data-ref="fw_port_action">fw_port_action</dfn> {</td></tr>
<tr><th id="1104">1104</th><td>	<dfn class="enum" id="FW_PORT_ACTION_L1_CFG" title='FW_PORT_ACTION_L1_CFG' data-ref="FW_PORT_ACTION_L1_CFG">FW_PORT_ACTION_L1_CFG</dfn>		= <var>0x0001</var>,</td></tr>
<tr><th id="1105">1105</th><td>	<dfn class="enum" id="FW_PORT_ACTION_GET_PORT_INFO" title='FW_PORT_ACTION_GET_PORT_INFO' data-ref="FW_PORT_ACTION_GET_PORT_INFO">FW_PORT_ACTION_GET_PORT_INFO</dfn>	= <var>0x0003</var>,</td></tr>
<tr><th id="1106">1106</th><td>};</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td><b>struct</b> <dfn class="type def" id="fw_port_cmd" title='fw_port_cmd' data-ref="fw_port_cmd">fw_port_cmd</dfn> {</td></tr>
<tr><th id="1109">1109</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_port_cmd::op_to_portid" title='fw_port_cmd::op_to_portid' data-ref="fw_port_cmd::op_to_portid">op_to_portid</dfn>;</td></tr>
<tr><th id="1110">1110</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_port_cmd::action_to_len16" title='fw_port_cmd::action_to_len16' data-ref="fw_port_cmd::action_to_len16">action_to_len16</dfn>;</td></tr>
<tr><th id="1111">1111</th><td>	<b>union</b> <dfn class="type def" id="fw_port" title='fw_port' data-ref="fw_port"><a class="type" href="#fw_port" title='fw_port' data-ref="fw_port">fw_port</a></dfn> {</td></tr>
<tr><th id="1112">1112</th><td>		<b>struct</b> <dfn class="type def" id="fw_port_l1cfg" title='fw_port_l1cfg' data-ref="fw_port_l1cfg"><a class="type" href="#fw_port_l1cfg" title='fw_port_l1cfg' data-ref="fw_port_l1cfg">fw_port_l1cfg</a></dfn> {</td></tr>
<tr><th id="1113">1113</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_port_l1cfg::rcap" title='fw_port_l1cfg::rcap' data-ref="fw_port_l1cfg::rcap">rcap</dfn>;</td></tr>
<tr><th id="1114">1114</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_port_l1cfg::r" title='fw_port_l1cfg::r' data-ref="fw_port_l1cfg::r">r</dfn>;</td></tr>
<tr><th id="1115">1115</th><td>		} <dfn class="decl field" id="fw_port::l1cfg" title='fw_port::l1cfg' data-ref="fw_port::l1cfg">l1cfg</dfn>;</td></tr>
<tr><th id="1116">1116</th><td>		<b>struct</b> <dfn class="type def" id="fw_port_l2cfg" title='fw_port_l2cfg' data-ref="fw_port_l2cfg"><a class="type" href="#fw_port_l2cfg" title='fw_port_l2cfg' data-ref="fw_port_l2cfg">fw_port_l2cfg</a></dfn> {</td></tr>
<tr><th id="1117">1117</th><td>			<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_l2cfg::ctlbf" title='fw_port_l2cfg::ctlbf' data-ref="fw_port_l2cfg::ctlbf">ctlbf</dfn>;</td></tr>
<tr><th id="1118">1118</th><td>			<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_l2cfg::ovlan3_to_ivlan0" title='fw_port_l2cfg::ovlan3_to_ivlan0' data-ref="fw_port_l2cfg::ovlan3_to_ivlan0">ovlan3_to_ivlan0</dfn>;</td></tr>
<tr><th id="1119">1119</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_l2cfg::ivlantype" title='fw_port_l2cfg::ivlantype' data-ref="fw_port_l2cfg::ivlantype">ivlantype</dfn>;</td></tr>
<tr><th id="1120">1120</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_l2cfg::txipg_force_pinfo" title='fw_port_l2cfg::txipg_force_pinfo' data-ref="fw_port_l2cfg::txipg_force_pinfo">txipg_force_pinfo</dfn>;</td></tr>
<tr><th id="1121">1121</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_l2cfg::mtu" title='fw_port_l2cfg::mtu' data-ref="fw_port_l2cfg::mtu">mtu</dfn>;</td></tr>
<tr><th id="1122">1122</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_l2cfg::ovlan0mask" title='fw_port_l2cfg::ovlan0mask' data-ref="fw_port_l2cfg::ovlan0mask">ovlan0mask</dfn>;</td></tr>
<tr><th id="1123">1123</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_l2cfg::ovlan0type" title='fw_port_l2cfg::ovlan0type' data-ref="fw_port_l2cfg::ovlan0type">ovlan0type</dfn>;</td></tr>
<tr><th id="1124">1124</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_l2cfg::ovlan1mask" title='fw_port_l2cfg::ovlan1mask' data-ref="fw_port_l2cfg::ovlan1mask">ovlan1mask</dfn>;</td></tr>
<tr><th id="1125">1125</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_l2cfg::ovlan1type" title='fw_port_l2cfg::ovlan1type' data-ref="fw_port_l2cfg::ovlan1type">ovlan1type</dfn>;</td></tr>
<tr><th id="1126">1126</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_l2cfg::ovlan2mask" title='fw_port_l2cfg::ovlan2mask' data-ref="fw_port_l2cfg::ovlan2mask">ovlan2mask</dfn>;</td></tr>
<tr><th id="1127">1127</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_l2cfg::ovlan2type" title='fw_port_l2cfg::ovlan2type' data-ref="fw_port_l2cfg::ovlan2type">ovlan2type</dfn>;</td></tr>
<tr><th id="1128">1128</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_l2cfg::ovlan3mask" title='fw_port_l2cfg::ovlan3mask' data-ref="fw_port_l2cfg::ovlan3mask">ovlan3mask</dfn>;</td></tr>
<tr><th id="1129">1129</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_l2cfg::ovlan3type" title='fw_port_l2cfg::ovlan3type' data-ref="fw_port_l2cfg::ovlan3type">ovlan3type</dfn>;</td></tr>
<tr><th id="1130">1130</th><td>		} <dfn class="decl field" id="fw_port::l2cfg" title='fw_port::l2cfg' data-ref="fw_port::l2cfg">l2cfg</dfn>;</td></tr>
<tr><th id="1131">1131</th><td>		<b>struct</b> <dfn class="type def" id="fw_port_info" title='fw_port_info' data-ref="fw_port_info"><a class="type" href="#fw_port_info" title='fw_port_info' data-ref="fw_port_info">fw_port_info</a></dfn> {</td></tr>
<tr><th id="1132">1132</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_port_info::lstatus_to_modtype" title='fw_port_info::lstatus_to_modtype' data-ref="fw_port_info::lstatus_to_modtype">lstatus_to_modtype</dfn>;</td></tr>
<tr><th id="1133">1133</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_info::pcap" title='fw_port_info::pcap' data-ref="fw_port_info::pcap">pcap</dfn>;</td></tr>
<tr><th id="1134">1134</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_info::acap" title='fw_port_info::acap' data-ref="fw_port_info::acap">acap</dfn>;</td></tr>
<tr><th id="1135">1135</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_info::mtu" title='fw_port_info::mtu' data-ref="fw_port_info::mtu">mtu</dfn>;</td></tr>
<tr><th id="1136">1136</th><td>			<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_info::cbllen" title='fw_port_info::cbllen' data-ref="fw_port_info::cbllen">cbllen</dfn>;</td></tr>
<tr><th id="1137">1137</th><td>			<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_info::auxlinfo" title='fw_port_info::auxlinfo' data-ref="fw_port_info::auxlinfo">auxlinfo</dfn>;</td></tr>
<tr><th id="1138">1138</th><td>			<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_info::dcbxdis_pkd" title='fw_port_info::dcbxdis_pkd' data-ref="fw_port_info::dcbxdis_pkd">dcbxdis_pkd</dfn>;</td></tr>
<tr><th id="1139">1139</th><td>			<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_info::r8_lo" title='fw_port_info::r8_lo' data-ref="fw_port_info::r8_lo">r8_lo</dfn>;</td></tr>
<tr><th id="1140">1140</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_info::lpacap" title='fw_port_info::lpacap' data-ref="fw_port_info::lpacap">lpacap</dfn>;</td></tr>
<tr><th id="1141">1141</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_info::r9" title='fw_port_info::r9' data-ref="fw_port_info::r9">r9</dfn>;</td></tr>
<tr><th id="1142">1142</th><td>		} <dfn class="decl field" id="fw_port::info" title='fw_port::info' data-ref="fw_port::info">info</dfn>;</td></tr>
<tr><th id="1143">1143</th><td>		<b>struct</b> <dfn class="type def" id="fw_port_diags" title='fw_port_diags' data-ref="fw_port_diags"><a class="type" href="#fw_port_diags" title='fw_port_diags' data-ref="fw_port_diags">fw_port_diags</a></dfn> {</td></tr>
<tr><th id="1144">1144</th><td>			<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_diags::diagop" title='fw_port_diags::diagop' data-ref="fw_port_diags::diagop">diagop</dfn>;</td></tr>
<tr><th id="1145">1145</th><td>			<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_diags::r" title='fw_port_diags::r' data-ref="fw_port_diags::r">r</dfn>[<var>3</var>];</td></tr>
<tr><th id="1146">1146</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_port_diags::diagval" title='fw_port_diags::diagval' data-ref="fw_port_diags::diagval">diagval</dfn>;</td></tr>
<tr><th id="1147">1147</th><td>		} <dfn class="decl field" id="fw_port::diags" title='fw_port::diags' data-ref="fw_port::diags">diags</dfn>;</td></tr>
<tr><th id="1148">1148</th><td>		<b>union</b> <dfn class="type def" id="fw_port_dcb" title='fw_port_dcb' data-ref="fw_port_dcb"><a class="type" href="#fw_port_dcb" title='fw_port_dcb' data-ref="fw_port_dcb">fw_port_dcb</a></dfn> {</td></tr>
<tr><th id="1149">1149</th><td>			<b>struct</b> <dfn class="type def" id="fw_port_dcb_pgid" title='fw_port_dcb_pgid' data-ref="fw_port_dcb_pgid"><a class="type" href="#fw_port_dcb_pgid" title='fw_port_dcb_pgid' data-ref="fw_port_dcb_pgid">fw_port_dcb_pgid</a></dfn> {</td></tr>
<tr><th id="1150">1150</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_pgid::type" title='fw_port_dcb_pgid::type' data-ref="fw_port_dcb_pgid::type">type</dfn>;</td></tr>
<tr><th id="1151">1151</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_pgid::apply_pkd" title='fw_port_dcb_pgid::apply_pkd' data-ref="fw_port_dcb_pgid::apply_pkd">apply_pkd</dfn>;</td></tr>
<tr><th id="1152">1152</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_pgid::r10_lo" title='fw_port_dcb_pgid::r10_lo' data-ref="fw_port_dcb_pgid::r10_lo">r10_lo</dfn>[<var>2</var>];</td></tr>
<tr><th id="1153">1153</th><td>				<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_port_dcb_pgid::pgid" title='fw_port_dcb_pgid::pgid' data-ref="fw_port_dcb_pgid::pgid">pgid</dfn>;</td></tr>
<tr><th id="1154">1154</th><td>				<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_dcb_pgid::r11" title='fw_port_dcb_pgid::r11' data-ref="fw_port_dcb_pgid::r11">r11</dfn>;</td></tr>
<tr><th id="1155">1155</th><td>			} <dfn class="decl field" id="fw_port_dcb::pgid" title='fw_port_dcb::pgid' data-ref="fw_port_dcb::pgid">pgid</dfn>;</td></tr>
<tr><th id="1156">1156</th><td>			<b>struct</b> <dfn class="type def" id="fw_port_dcb_pgrate" title='fw_port_dcb_pgrate' data-ref="fw_port_dcb_pgrate"><a class="type" href="#fw_port_dcb_pgrate" title='fw_port_dcb_pgrate' data-ref="fw_port_dcb_pgrate">fw_port_dcb_pgrate</a></dfn> {</td></tr>
<tr><th id="1157">1157</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_pgrate::type" title='fw_port_dcb_pgrate::type' data-ref="fw_port_dcb_pgrate::type">type</dfn>;</td></tr>
<tr><th id="1158">1158</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_pgrate::apply_pkd" title='fw_port_dcb_pgrate::apply_pkd' data-ref="fw_port_dcb_pgrate::apply_pkd">apply_pkd</dfn>;</td></tr>
<tr><th id="1159">1159</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_pgrate::r10_lo" title='fw_port_dcb_pgrate::r10_lo' data-ref="fw_port_dcb_pgrate::r10_lo">r10_lo</dfn>[<var>5</var>];</td></tr>
<tr><th id="1160">1160</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_pgrate::num_tcs_supported" title='fw_port_dcb_pgrate::num_tcs_supported' data-ref="fw_port_dcb_pgrate::num_tcs_supported">num_tcs_supported</dfn>;</td></tr>
<tr><th id="1161">1161</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_pgrate::pgrate" title='fw_port_dcb_pgrate::pgrate' data-ref="fw_port_dcb_pgrate::pgrate">pgrate</dfn>[<var>8</var>];</td></tr>
<tr><th id="1162">1162</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_pgrate::tsa" title='fw_port_dcb_pgrate::tsa' data-ref="fw_port_dcb_pgrate::tsa">tsa</dfn>[<var>8</var>];</td></tr>
<tr><th id="1163">1163</th><td>			} <dfn class="decl field" id="fw_port_dcb::pgrate" title='fw_port_dcb::pgrate' data-ref="fw_port_dcb::pgrate">pgrate</dfn>;</td></tr>
<tr><th id="1164">1164</th><td>			<b>struct</b> <dfn class="type def" id="fw_port_dcb_priorate" title='fw_port_dcb_priorate' data-ref="fw_port_dcb_priorate"><a class="type" href="#fw_port_dcb_priorate" title='fw_port_dcb_priorate' data-ref="fw_port_dcb_priorate">fw_port_dcb_priorate</a></dfn> {</td></tr>
<tr><th id="1165">1165</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_priorate::type" title='fw_port_dcb_priorate::type' data-ref="fw_port_dcb_priorate::type">type</dfn>;</td></tr>
<tr><th id="1166">1166</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_priorate::apply_pkd" title='fw_port_dcb_priorate::apply_pkd' data-ref="fw_port_dcb_priorate::apply_pkd">apply_pkd</dfn>;</td></tr>
<tr><th id="1167">1167</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_priorate::r10_lo" title='fw_port_dcb_priorate::r10_lo' data-ref="fw_port_dcb_priorate::r10_lo">r10_lo</dfn>[<var>6</var>];</td></tr>
<tr><th id="1168">1168</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_priorate::strict_priorate" title='fw_port_dcb_priorate::strict_priorate' data-ref="fw_port_dcb_priorate::strict_priorate">strict_priorate</dfn>[<var>8</var>];</td></tr>
<tr><th id="1169">1169</th><td>			} <dfn class="decl field" id="fw_port_dcb::priorate" title='fw_port_dcb::priorate' data-ref="fw_port_dcb::priorate">priorate</dfn>;</td></tr>
<tr><th id="1170">1170</th><td>			<b>struct</b> <dfn class="type def" id="fw_port_dcb_pfc" title='fw_port_dcb_pfc' data-ref="fw_port_dcb_pfc"><a class="type" href="#fw_port_dcb_pfc" title='fw_port_dcb_pfc' data-ref="fw_port_dcb_pfc">fw_port_dcb_pfc</a></dfn> {</td></tr>
<tr><th id="1171">1171</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_pfc::type" title='fw_port_dcb_pfc::type' data-ref="fw_port_dcb_pfc::type">type</dfn>;</td></tr>
<tr><th id="1172">1172</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_pfc::pfcen" title='fw_port_dcb_pfc::pfcen' data-ref="fw_port_dcb_pfc::pfcen">pfcen</dfn>;</td></tr>
<tr><th id="1173">1173</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_pfc::r10" title='fw_port_dcb_pfc::r10' data-ref="fw_port_dcb_pfc::r10">r10</dfn>[<var>5</var>];</td></tr>
<tr><th id="1174">1174</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_pfc::max_pfc_tcs" title='fw_port_dcb_pfc::max_pfc_tcs' data-ref="fw_port_dcb_pfc::max_pfc_tcs">max_pfc_tcs</dfn>;</td></tr>
<tr><th id="1175">1175</th><td>				<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_dcb_pfc::r11" title='fw_port_dcb_pfc::r11' data-ref="fw_port_dcb_pfc::r11">r11</dfn>;</td></tr>
<tr><th id="1176">1176</th><td>			} <dfn class="decl field" id="fw_port_dcb::pfc" title='fw_port_dcb::pfc' data-ref="fw_port_dcb::pfc">pfc</dfn>;</td></tr>
<tr><th id="1177">1177</th><td>			<b>struct</b> <dfn class="type def" id="fw_port_app_priority" title='fw_port_app_priority' data-ref="fw_port_app_priority"><a class="type" href="#fw_port_app_priority" title='fw_port_app_priority' data-ref="fw_port_app_priority">fw_port_app_priority</a></dfn> {</td></tr>
<tr><th id="1178">1178</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_app_priority::type" title='fw_port_app_priority::type' data-ref="fw_port_app_priority::type">type</dfn>;</td></tr>
<tr><th id="1179">1179</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_app_priority::r10" title='fw_port_app_priority::r10' data-ref="fw_port_app_priority::r10">r10</dfn>[<var>2</var>];</td></tr>
<tr><th id="1180">1180</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_app_priority::idx" title='fw_port_app_priority::idx' data-ref="fw_port_app_priority::idx">idx</dfn>;</td></tr>
<tr><th id="1181">1181</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_app_priority::user_prio_map" title='fw_port_app_priority::user_prio_map' data-ref="fw_port_app_priority::user_prio_map">user_prio_map</dfn>;</td></tr>
<tr><th id="1182">1182</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_app_priority::sel_field" title='fw_port_app_priority::sel_field' data-ref="fw_port_app_priority::sel_field">sel_field</dfn>;</td></tr>
<tr><th id="1183">1183</th><td>				<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_app_priority::protocolid" title='fw_port_app_priority::protocolid' data-ref="fw_port_app_priority::protocolid">protocolid</dfn>;</td></tr>
<tr><th id="1184">1184</th><td>				<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_app_priority::r12" title='fw_port_app_priority::r12' data-ref="fw_port_app_priority::r12">r12</dfn>;</td></tr>
<tr><th id="1185">1185</th><td>			} <dfn class="decl field" id="fw_port_dcb::app_priority" title='fw_port_dcb::app_priority' data-ref="fw_port_dcb::app_priority">app_priority</dfn>;</td></tr>
<tr><th id="1186">1186</th><td>			<b>struct</b> <dfn class="type def" id="fw_port_dcb_control" title='fw_port_dcb_control' data-ref="fw_port_dcb_control"><a class="type" href="#fw_port_dcb_control" title='fw_port_dcb_control' data-ref="fw_port_dcb_control">fw_port_dcb_control</a></dfn> {</td></tr>
<tr><th id="1187">1187</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_control::type" title='fw_port_dcb_control::type' data-ref="fw_port_dcb_control::type">type</dfn>;</td></tr>
<tr><th id="1188">1188</th><td>				<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_dcb_control::all_syncd_pkd" title='fw_port_dcb_control::all_syncd_pkd' data-ref="fw_port_dcb_control::all_syncd_pkd">all_syncd_pkd</dfn>;</td></tr>
<tr><th id="1189">1189</th><td>				<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_dcb_control::dcb_version_to_app_state" title='fw_port_dcb_control::dcb_version_to_app_state' data-ref="fw_port_dcb_control::dcb_version_to_app_state">dcb_version_to_app_state</dfn>;</td></tr>
<tr><th id="1190">1190</th><td>				<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_port_dcb_control::r11" title='fw_port_dcb_control::r11' data-ref="fw_port_dcb_control::r11">r11</dfn>;</td></tr>
<tr><th id="1191">1191</th><td>				<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_dcb_control::r12" title='fw_port_dcb_control::r12' data-ref="fw_port_dcb_control::r12">r12</dfn>;</td></tr>
<tr><th id="1192">1192</th><td>			} <dfn class="decl field" id="fw_port_dcb::control" title='fw_port_dcb::control' data-ref="fw_port_dcb::control">control</dfn>;</td></tr>
<tr><th id="1193">1193</th><td>		} <dfn class="decl field" id="fw_port::dcb" title='fw_port::dcb' data-ref="fw_port::dcb">dcb</dfn>;</td></tr>
<tr><th id="1194">1194</th><td>	} <dfn class="decl field" id="fw_port_cmd::u" title='fw_port_cmd::u' data-ref="fw_port_cmd::u">u</dfn>;</td></tr>
<tr><th id="1195">1195</th><td>};</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/S_FW_PORT_CMD_PORTID" data-ref="_M/S_FW_PORT_CMD_PORTID">S_FW_PORT_CMD_PORTID</dfn>	0</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/M_FW_PORT_CMD_PORTID" data-ref="_M/M_FW_PORT_CMD_PORTID">M_FW_PORT_CMD_PORTID</dfn>	0xf</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/V_FW_PORT_CMD_PORTID" data-ref="_M/V_FW_PORT_CMD_PORTID">V_FW_PORT_CMD_PORTID</dfn>(x)	((x) &lt;&lt; S_FW_PORT_CMD_PORTID)</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define <dfn class="macro" id="_M/G_FW_PORT_CMD_PORTID" data-ref="_M/G_FW_PORT_CMD_PORTID">G_FW_PORT_CMD_PORTID</dfn>(x)	\</u></td></tr>
<tr><th id="1201">1201</th><td><u>	(((x) &gt;&gt; S_FW_PORT_CMD_PORTID) &amp; M_FW_PORT_CMD_PORTID)</u></td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/S_FW_PORT_CMD_ACTION" data-ref="_M/S_FW_PORT_CMD_ACTION">S_FW_PORT_CMD_ACTION</dfn>	16</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/M_FW_PORT_CMD_ACTION" data-ref="_M/M_FW_PORT_CMD_ACTION">M_FW_PORT_CMD_ACTION</dfn>	0xffff</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/V_FW_PORT_CMD_ACTION" data-ref="_M/V_FW_PORT_CMD_ACTION">V_FW_PORT_CMD_ACTION</dfn>(x)	((x) &lt;&lt; S_FW_PORT_CMD_ACTION)</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/G_FW_PORT_CMD_ACTION" data-ref="_M/G_FW_PORT_CMD_ACTION">G_FW_PORT_CMD_ACTION</dfn>(x)	\</u></td></tr>
<tr><th id="1207">1207</th><td><u>	(((x) &gt;&gt; S_FW_PORT_CMD_ACTION) &amp; M_FW_PORT_CMD_ACTION)</u></td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/S_FW_PORT_CMD_LSTATUS" data-ref="_M/S_FW_PORT_CMD_LSTATUS">S_FW_PORT_CMD_LSTATUS</dfn>		31</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/M_FW_PORT_CMD_LSTATUS" data-ref="_M/M_FW_PORT_CMD_LSTATUS">M_FW_PORT_CMD_LSTATUS</dfn>		0x1</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/V_FW_PORT_CMD_LSTATUS" data-ref="_M/V_FW_PORT_CMD_LSTATUS">V_FW_PORT_CMD_LSTATUS</dfn>(x)	((x) &lt;&lt; S_FW_PORT_CMD_LSTATUS)</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/G_FW_PORT_CMD_LSTATUS" data-ref="_M/G_FW_PORT_CMD_LSTATUS">G_FW_PORT_CMD_LSTATUS</dfn>(x)	\</u></td></tr>
<tr><th id="1213">1213</th><td><u>	(((x) &gt;&gt; S_FW_PORT_CMD_LSTATUS) &amp; M_FW_PORT_CMD_LSTATUS)</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/F_FW_PORT_CMD_LSTATUS" data-ref="_M/F_FW_PORT_CMD_LSTATUS">F_FW_PORT_CMD_LSTATUS</dfn>	V_FW_PORT_CMD_LSTATUS(1U)</u></td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td><u>#define <dfn class="macro" id="_M/S_FW_PORT_CMD_LSPEED" data-ref="_M/S_FW_PORT_CMD_LSPEED">S_FW_PORT_CMD_LSPEED</dfn>	24</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define <dfn class="macro" id="_M/M_FW_PORT_CMD_LSPEED" data-ref="_M/M_FW_PORT_CMD_LSPEED">M_FW_PORT_CMD_LSPEED</dfn>	0x3f</u></td></tr>
<tr><th id="1218">1218</th><td><u>#define <dfn class="macro" id="_M/V_FW_PORT_CMD_LSPEED" data-ref="_M/V_FW_PORT_CMD_LSPEED">V_FW_PORT_CMD_LSPEED</dfn>(x)	((x) &lt;&lt; S_FW_PORT_CMD_LSPEED)</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define <dfn class="macro" id="_M/G_FW_PORT_CMD_LSPEED" data-ref="_M/G_FW_PORT_CMD_LSPEED">G_FW_PORT_CMD_LSPEED</dfn>(x)	\</u></td></tr>
<tr><th id="1220">1220</th><td><u>	(((x) &gt;&gt; S_FW_PORT_CMD_LSPEED) &amp; M_FW_PORT_CMD_LSPEED)</u></td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/S_FW_PORT_CMD_TXPAUSE" data-ref="_M/S_FW_PORT_CMD_TXPAUSE">S_FW_PORT_CMD_TXPAUSE</dfn>		23</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define <dfn class="macro" id="_M/M_FW_PORT_CMD_TXPAUSE" data-ref="_M/M_FW_PORT_CMD_TXPAUSE">M_FW_PORT_CMD_TXPAUSE</dfn>		0x1</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/V_FW_PORT_CMD_TXPAUSE" data-ref="_M/V_FW_PORT_CMD_TXPAUSE">V_FW_PORT_CMD_TXPAUSE</dfn>(x)	((x) &lt;&lt; S_FW_PORT_CMD_TXPAUSE)</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define <dfn class="macro" id="_M/G_FW_PORT_CMD_TXPAUSE" data-ref="_M/G_FW_PORT_CMD_TXPAUSE">G_FW_PORT_CMD_TXPAUSE</dfn>(x)	\</u></td></tr>
<tr><th id="1226">1226</th><td><u>	(((x) &gt;&gt; S_FW_PORT_CMD_TXPAUSE) &amp; M_FW_PORT_CMD_TXPAUSE)</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/F_FW_PORT_CMD_TXPAUSE" data-ref="_M/F_FW_PORT_CMD_TXPAUSE">F_FW_PORT_CMD_TXPAUSE</dfn>	V_FW_PORT_CMD_TXPAUSE(1U)</u></td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td><u>#define <dfn class="macro" id="_M/S_FW_PORT_CMD_RXPAUSE" data-ref="_M/S_FW_PORT_CMD_RXPAUSE">S_FW_PORT_CMD_RXPAUSE</dfn>		22</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define <dfn class="macro" id="_M/M_FW_PORT_CMD_RXPAUSE" data-ref="_M/M_FW_PORT_CMD_RXPAUSE">M_FW_PORT_CMD_RXPAUSE</dfn>		0x1</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/V_FW_PORT_CMD_RXPAUSE" data-ref="_M/V_FW_PORT_CMD_RXPAUSE">V_FW_PORT_CMD_RXPAUSE</dfn>(x)	((x) &lt;&lt; S_FW_PORT_CMD_RXPAUSE)</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define <dfn class="macro" id="_M/G_FW_PORT_CMD_RXPAUSE" data-ref="_M/G_FW_PORT_CMD_RXPAUSE">G_FW_PORT_CMD_RXPAUSE</dfn>(x)	\</u></td></tr>
<tr><th id="1233">1233</th><td><u>	(((x) &gt;&gt; S_FW_PORT_CMD_RXPAUSE) &amp; M_FW_PORT_CMD_RXPAUSE)</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define <dfn class="macro" id="_M/F_FW_PORT_CMD_RXPAUSE" data-ref="_M/F_FW_PORT_CMD_RXPAUSE">F_FW_PORT_CMD_RXPAUSE</dfn>	V_FW_PORT_CMD_RXPAUSE(1U)</u></td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/S_FW_PORT_CMD_MDIOCAP" data-ref="_M/S_FW_PORT_CMD_MDIOCAP">S_FW_PORT_CMD_MDIOCAP</dfn>		21</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/M_FW_PORT_CMD_MDIOCAP" data-ref="_M/M_FW_PORT_CMD_MDIOCAP">M_FW_PORT_CMD_MDIOCAP</dfn>		0x1</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/V_FW_PORT_CMD_MDIOCAP" data-ref="_M/V_FW_PORT_CMD_MDIOCAP">V_FW_PORT_CMD_MDIOCAP</dfn>(x)	((x) &lt;&lt; S_FW_PORT_CMD_MDIOCAP)</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/G_FW_PORT_CMD_MDIOCAP" data-ref="_M/G_FW_PORT_CMD_MDIOCAP">G_FW_PORT_CMD_MDIOCAP</dfn>(x)	\</u></td></tr>
<tr><th id="1240">1240</th><td><u>	(((x) &gt;&gt; S_FW_PORT_CMD_MDIOCAP) &amp; M_FW_PORT_CMD_MDIOCAP)</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define <dfn class="macro" id="_M/F_FW_PORT_CMD_MDIOCAP" data-ref="_M/F_FW_PORT_CMD_MDIOCAP">F_FW_PORT_CMD_MDIOCAP</dfn>	V_FW_PORT_CMD_MDIOCAP(1U)</u></td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td><u>#define <dfn class="macro" id="_M/S_FW_PORT_CMD_MDIOADDR" data-ref="_M/S_FW_PORT_CMD_MDIOADDR">S_FW_PORT_CMD_MDIOADDR</dfn>		16</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/M_FW_PORT_CMD_MDIOADDR" data-ref="_M/M_FW_PORT_CMD_MDIOADDR">M_FW_PORT_CMD_MDIOADDR</dfn>		0x1f</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/V_FW_PORT_CMD_MDIOADDR" data-ref="_M/V_FW_PORT_CMD_MDIOADDR">V_FW_PORT_CMD_MDIOADDR</dfn>(x)	((x) &lt;&lt; S_FW_PORT_CMD_MDIOADDR)</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define <dfn class="macro" id="_M/G_FW_PORT_CMD_MDIOADDR" data-ref="_M/G_FW_PORT_CMD_MDIOADDR">G_FW_PORT_CMD_MDIOADDR</dfn>(x)	\</u></td></tr>
<tr><th id="1247">1247</th><td><u>	(((x) &gt;&gt; S_FW_PORT_CMD_MDIOADDR) &amp; M_FW_PORT_CMD_MDIOADDR)</u></td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td><u>#define <dfn class="macro" id="_M/S_FW_PORT_CMD_PTYPE" data-ref="_M/S_FW_PORT_CMD_PTYPE">S_FW_PORT_CMD_PTYPE</dfn>	8</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/M_FW_PORT_CMD_PTYPE" data-ref="_M/M_FW_PORT_CMD_PTYPE">M_FW_PORT_CMD_PTYPE</dfn>	0x1f</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define <dfn class="macro" id="_M/V_FW_PORT_CMD_PTYPE" data-ref="_M/V_FW_PORT_CMD_PTYPE">V_FW_PORT_CMD_PTYPE</dfn>(x)	((x) &lt;&lt; S_FW_PORT_CMD_PTYPE)</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define <dfn class="macro" id="_M/G_FW_PORT_CMD_PTYPE" data-ref="_M/G_FW_PORT_CMD_PTYPE">G_FW_PORT_CMD_PTYPE</dfn>(x)	\</u></td></tr>
<tr><th id="1253">1253</th><td><u>	(((x) &gt;&gt; S_FW_PORT_CMD_PTYPE) &amp; M_FW_PORT_CMD_PTYPE)</u></td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td><u>#define <dfn class="macro" id="_M/S_FW_PORT_CMD_LINKDNRC" data-ref="_M/S_FW_PORT_CMD_LINKDNRC">S_FW_PORT_CMD_LINKDNRC</dfn>		5</u></td></tr>
<tr><th id="1256">1256</th><td><u>#define <dfn class="macro" id="_M/M_FW_PORT_CMD_LINKDNRC" data-ref="_M/M_FW_PORT_CMD_LINKDNRC">M_FW_PORT_CMD_LINKDNRC</dfn>		0x7</u></td></tr>
<tr><th id="1257">1257</th><td><u>#define <dfn class="macro" id="_M/V_FW_PORT_CMD_LINKDNRC" data-ref="_M/V_FW_PORT_CMD_LINKDNRC">V_FW_PORT_CMD_LINKDNRC</dfn>(x)	((x) &lt;&lt; S_FW_PORT_CMD_LINKDNRC)</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define <dfn class="macro" id="_M/G_FW_PORT_CMD_LINKDNRC" data-ref="_M/G_FW_PORT_CMD_LINKDNRC">G_FW_PORT_CMD_LINKDNRC</dfn>(x)	\</u></td></tr>
<tr><th id="1259">1259</th><td><u>	(((x) &gt;&gt; S_FW_PORT_CMD_LINKDNRC) &amp; M_FW_PORT_CMD_LINKDNRC)</u></td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td><u>#define <dfn class="macro" id="_M/S_FW_PORT_CMD_MODTYPE" data-ref="_M/S_FW_PORT_CMD_MODTYPE">S_FW_PORT_CMD_MODTYPE</dfn>		0</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define <dfn class="macro" id="_M/M_FW_PORT_CMD_MODTYPE" data-ref="_M/M_FW_PORT_CMD_MODTYPE">M_FW_PORT_CMD_MODTYPE</dfn>		0x1f</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/V_FW_PORT_CMD_MODTYPE" data-ref="_M/V_FW_PORT_CMD_MODTYPE">V_FW_PORT_CMD_MODTYPE</dfn>(x)	((x) &lt;&lt; S_FW_PORT_CMD_MODTYPE)</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/G_FW_PORT_CMD_MODTYPE" data-ref="_M/G_FW_PORT_CMD_MODTYPE">G_FW_PORT_CMD_MODTYPE</dfn>(x)	\</u></td></tr>
<tr><th id="1265">1265</th><td><u>	(((x) &gt;&gt; S_FW_PORT_CMD_MODTYPE) &amp; M_FW_PORT_CMD_MODTYPE)</u></td></tr>
<tr><th id="1266">1266</th><td></td></tr>
<tr><th id="1267">1267</th><td><i>/*</i></td></tr>
<tr><th id="1268">1268</th><td><i> * These are configured into the VPD and hence tools that generate</i></td></tr>
<tr><th id="1269">1269</th><td><i> * VPD may use this enumeration.</i></td></tr>
<tr><th id="1270">1270</th><td><i> * extPHY #lanes T4_I2C extI2C BP_Eq BP_ANEG Speed</i></td></tr>
<tr><th id="1271">1271</th><td><i> *</i></td></tr>
<tr><th id="1272">1272</th><td><i> * REMEMBER:</i></td></tr>
<tr><th id="1273">1273</th><td><i> * Update the Common Code t4_hw.c:t4_get_port_type_description()</i></td></tr>
<tr><th id="1274">1274</th><td><i> * with any new Firmware Port Technology Types!</i></td></tr>
<tr><th id="1275">1275</th><td><i> */</i></td></tr>
<tr><th id="1276">1276</th><td><b>enum</b> <dfn class="type def" id="fw_port_type" title='fw_port_type' data-ref="fw_port_type">fw_port_type</dfn> {</td></tr>
<tr><th id="1277">1277</th><td>	<dfn class="enum" id="FW_PORT_TYPE_FIBER_XFI" title='FW_PORT_TYPE_FIBER_XFI' data-ref="FW_PORT_TYPE_FIBER_XFI">FW_PORT_TYPE_FIBER_XFI</dfn>	=  <var>0</var>, <i>/* Y, 1, N, Y, N, N, 10G */</i></td></tr>
<tr><th id="1278">1278</th><td>	<dfn class="enum" id="FW_PORT_TYPE_FIBER_XAUI" title='FW_PORT_TYPE_FIBER_XAUI' data-ref="FW_PORT_TYPE_FIBER_XAUI">FW_PORT_TYPE_FIBER_XAUI</dfn>	=  <var>1</var>, <i>/* Y, 4, N, Y, N, N, 10G */</i></td></tr>
<tr><th id="1279">1279</th><td>	<dfn class="enum" id="FW_PORT_TYPE_BT_SGMII" title='FW_PORT_TYPE_BT_SGMII' data-ref="FW_PORT_TYPE_BT_SGMII">FW_PORT_TYPE_BT_SGMII</dfn>	=  <var>2</var>, <i>/* Y, 1, No, No, No, No, 1G/100M */</i></td></tr>
<tr><th id="1280">1280</th><td>	<dfn class="enum" id="FW_PORT_TYPE_BT_XFI" title='FW_PORT_TYPE_BT_XFI' data-ref="FW_PORT_TYPE_BT_XFI">FW_PORT_TYPE_BT_XFI</dfn>	=  <var>3</var>, <i>/* Y, 1, No, No, No, No, 10G */</i></td></tr>
<tr><th id="1281">1281</th><td>	<dfn class="enum" id="FW_PORT_TYPE_BT_XAUI" title='FW_PORT_TYPE_BT_XAUI' data-ref="FW_PORT_TYPE_BT_XAUI">FW_PORT_TYPE_BT_XAUI</dfn>	=  <var>4</var>, <i>/* Y, 4, No, No, No, No, 10G/1G/100M? */</i></td></tr>
<tr><th id="1282">1282</th><td>	<dfn class="enum" id="FW_PORT_TYPE_KX4" title='FW_PORT_TYPE_KX4' data-ref="FW_PORT_TYPE_KX4">FW_PORT_TYPE_KX4</dfn>	=  <var>5</var>, <i>/* No, 4, No, No, Yes, Yes, 10G */</i></td></tr>
<tr><th id="1283">1283</th><td>	<dfn class="enum" id="FW_PORT_TYPE_CX4" title='FW_PORT_TYPE_CX4' data-ref="FW_PORT_TYPE_CX4">FW_PORT_TYPE_CX4</dfn>	=  <var>6</var>, <i>/* No, 4, No, No, No, No, 10G */</i></td></tr>
<tr><th id="1284">1284</th><td>	<dfn class="enum" id="FW_PORT_TYPE_KX" title='FW_PORT_TYPE_KX' data-ref="FW_PORT_TYPE_KX">FW_PORT_TYPE_KX</dfn>		=  <var>7</var>, <i>/* No, 1, No, No, Yes, No, 1G */</i></td></tr>
<tr><th id="1285">1285</th><td>	<dfn class="enum" id="FW_PORT_TYPE_KR" title='FW_PORT_TYPE_KR' data-ref="FW_PORT_TYPE_KR">FW_PORT_TYPE_KR</dfn>		=  <var>8</var>, <i>/* No, 1, No, No, Yes, Yes, 10G */</i></td></tr>
<tr><th id="1286">1286</th><td>	<dfn class="enum" id="FW_PORT_TYPE_SFP" title='FW_PORT_TYPE_SFP' data-ref="FW_PORT_TYPE_SFP">FW_PORT_TYPE_SFP</dfn>	=  <var>9</var>, <i>/* No, 1, Yes, No, No, No, 10G */</i></td></tr>
<tr><th id="1287">1287</th><td>	<dfn class="enum" id="FW_PORT_TYPE_BP_AP" title='FW_PORT_TYPE_BP_AP' data-ref="FW_PORT_TYPE_BP_AP">FW_PORT_TYPE_BP_AP</dfn>	= <var>10</var>,</td></tr>
<tr><th id="1288">1288</th><td>	<i>/* No, 1, No, No, Yes, Yes, 10G, BP ANGE */</i></td></tr>
<tr><th id="1289">1289</th><td>	<dfn class="enum" id="FW_PORT_TYPE_BP4_AP" title='FW_PORT_TYPE_BP4_AP' data-ref="FW_PORT_TYPE_BP4_AP">FW_PORT_TYPE_BP4_AP</dfn>	= <var>11</var>,</td></tr>
<tr><th id="1290">1290</th><td>	<i>/* No, 4, No, No, Yes, Yes, 10G, BP ANGE */</i></td></tr>
<tr><th id="1291">1291</th><td>	<dfn class="enum" id="FW_PORT_TYPE_QSFP_10G" title='FW_PORT_TYPE_QSFP_10G' data-ref="FW_PORT_TYPE_QSFP_10G">FW_PORT_TYPE_QSFP_10G</dfn>	= <var>12</var>, <i>/* No, 1, Yes, No, No, No, 10G */</i></td></tr>
<tr><th id="1292">1292</th><td>	<dfn class="enum" id="FW_PORT_TYPE_QSA" title='FW_PORT_TYPE_QSA' data-ref="FW_PORT_TYPE_QSA">FW_PORT_TYPE_QSA</dfn>	= <var>13</var>, <i>/* No, 1, Yes, No, No, No, 10G */</i></td></tr>
<tr><th id="1293">1293</th><td>	<dfn class="enum" id="FW_PORT_TYPE_QSFP" title='FW_PORT_TYPE_QSFP' data-ref="FW_PORT_TYPE_QSFP">FW_PORT_TYPE_QSFP</dfn>	= <var>14</var>, <i>/* No, 4, Yes, No, No, No, 40G */</i></td></tr>
<tr><th id="1294">1294</th><td>	<dfn class="enum" id="FW_PORT_TYPE_BP40_BA" title='FW_PORT_TYPE_BP40_BA' data-ref="FW_PORT_TYPE_BP40_BA">FW_PORT_TYPE_BP40_BA</dfn>	= <var>15</var>,</td></tr>
<tr><th id="1295">1295</th><td>	<i>/* No, 4, No, No, Yes, Yes, 40G/10G/1G, BP ANGE */</i></td></tr>
<tr><th id="1296">1296</th><td>	<dfn class="enum" id="FW_PORT_TYPE_KR4_100G" title='FW_PORT_TYPE_KR4_100G' data-ref="FW_PORT_TYPE_KR4_100G">FW_PORT_TYPE_KR4_100G</dfn>	= <var>16</var>, <i>/* No, 4, 100G/40G/25G, Backplane */</i></td></tr>
<tr><th id="1297">1297</th><td>	<dfn class="enum" id="FW_PORT_TYPE_CR4_QSFP" title='FW_PORT_TYPE_CR4_QSFP' data-ref="FW_PORT_TYPE_CR4_QSFP">FW_PORT_TYPE_CR4_QSFP</dfn>	= <var>17</var>, <i>/* No, 4, 100G/40G/25G */</i></td></tr>
<tr><th id="1298">1298</th><td>	<dfn class="enum" id="FW_PORT_TYPE_CR_QSFP" title='FW_PORT_TYPE_CR_QSFP' data-ref="FW_PORT_TYPE_CR_QSFP">FW_PORT_TYPE_CR_QSFP</dfn>	= <var>18</var>, <i>/* No, 1, 25G Spider cable */</i></td></tr>
<tr><th id="1299">1299</th><td>	<dfn class="enum" id="FW_PORT_TYPE_CR2_QSFP" title='FW_PORT_TYPE_CR2_QSFP' data-ref="FW_PORT_TYPE_CR2_QSFP">FW_PORT_TYPE_CR2_QSFP</dfn>	= <var>19</var>, <i>/* No, 2, 50G */</i></td></tr>
<tr><th id="1300">1300</th><td>	<dfn class="enum" id="FW_PORT_TYPE_SFP28" title='FW_PORT_TYPE_SFP28' data-ref="FW_PORT_TYPE_SFP28">FW_PORT_TYPE_SFP28</dfn>	= <var>20</var>, <i>/* No, 1, 25G/10G/1G */</i></td></tr>
<tr><th id="1301">1301</th><td>	<dfn class="enum" id="FW_PORT_TYPE_KR_SFP28" title='FW_PORT_TYPE_KR_SFP28' data-ref="FW_PORT_TYPE_KR_SFP28">FW_PORT_TYPE_KR_SFP28</dfn>	= <var>21</var>, <i>/* No, 1, 25G/10G/1G using Backplane */</i></td></tr>
<tr><th id="1302">1302</th><td>	<dfn class="enum" id="FW_PORT_TYPE_NONE" title='FW_PORT_TYPE_NONE' data-ref="FW_PORT_TYPE_NONE">FW_PORT_TYPE_NONE</dfn> = <a class="macro" href="#1250" title="0x1f" data-ref="_M/M_FW_PORT_CMD_PTYPE">M_FW_PORT_CMD_PTYPE</a></td></tr>
<tr><th id="1303">1303</th><td>};</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td><i>/* These are read from module's EEPROM and determined once the</i></td></tr>
<tr><th id="1306">1306</th><td><i> * module is inserted.</i></td></tr>
<tr><th id="1307">1307</th><td><i> */</i></td></tr>
<tr><th id="1308">1308</th><td><b>enum</b> <dfn class="type def" id="fw_port_module_type" title='fw_port_module_type' data-ref="fw_port_module_type">fw_port_module_type</dfn> {</td></tr>
<tr><th id="1309">1309</th><td>	<dfn class="enum" id="FW_PORT_MOD_TYPE_NA" title='FW_PORT_MOD_TYPE_NA' data-ref="FW_PORT_MOD_TYPE_NA">FW_PORT_MOD_TYPE_NA</dfn>		= <var>0x0</var>,</td></tr>
<tr><th id="1310">1310</th><td>	<dfn class="enum" id="FW_PORT_MOD_TYPE_LR" title='FW_PORT_MOD_TYPE_LR' data-ref="FW_PORT_MOD_TYPE_LR">FW_PORT_MOD_TYPE_LR</dfn>		= <var>0x1</var>,</td></tr>
<tr><th id="1311">1311</th><td>	<dfn class="enum" id="FW_PORT_MOD_TYPE_SR" title='FW_PORT_MOD_TYPE_SR' data-ref="FW_PORT_MOD_TYPE_SR">FW_PORT_MOD_TYPE_SR</dfn>		= <var>0x2</var>,</td></tr>
<tr><th id="1312">1312</th><td>	<dfn class="enum" id="FW_PORT_MOD_TYPE_ER" title='FW_PORT_MOD_TYPE_ER' data-ref="FW_PORT_MOD_TYPE_ER">FW_PORT_MOD_TYPE_ER</dfn>		= <var>0x3</var>,</td></tr>
<tr><th id="1313">1313</th><td>	<dfn class="enum" id="FW_PORT_MOD_TYPE_TWINAX_PASSIVE" title='FW_PORT_MOD_TYPE_TWINAX_PASSIVE' data-ref="FW_PORT_MOD_TYPE_TWINAX_PASSIVE">FW_PORT_MOD_TYPE_TWINAX_PASSIVE</dfn>	= <var>0x4</var>,</td></tr>
<tr><th id="1314">1314</th><td>	<dfn class="enum" id="FW_PORT_MOD_TYPE_TWINAX_ACTIVE" title='FW_PORT_MOD_TYPE_TWINAX_ACTIVE' data-ref="FW_PORT_MOD_TYPE_TWINAX_ACTIVE">FW_PORT_MOD_TYPE_TWINAX_ACTIVE</dfn>	= <var>0x5</var>,</td></tr>
<tr><th id="1315">1315</th><td>	<dfn class="enum" id="FW_PORT_MOD_TYPE_LRM" title='FW_PORT_MOD_TYPE_LRM' data-ref="FW_PORT_MOD_TYPE_LRM">FW_PORT_MOD_TYPE_LRM</dfn>		= <var>0x6</var>,</td></tr>
<tr><th id="1316">1316</th><td>	<dfn class="enum" id="FW_PORT_MOD_TYPE_ERROR" title='FW_PORT_MOD_TYPE_ERROR' data-ref="FW_PORT_MOD_TYPE_ERROR">FW_PORT_MOD_TYPE_ERROR</dfn>		= <a class="macro" href="#1262" title="0x1f" data-ref="_M/M_FW_PORT_CMD_MODTYPE">M_FW_PORT_CMD_MODTYPE</a> - <var>3</var>,</td></tr>
<tr><th id="1317">1317</th><td>	<dfn class="enum" id="FW_PORT_MOD_TYPE_UNKNOWN" title='FW_PORT_MOD_TYPE_UNKNOWN' data-ref="FW_PORT_MOD_TYPE_UNKNOWN">FW_PORT_MOD_TYPE_UNKNOWN</dfn>	= <a class="macro" href="#1262" title="0x1f" data-ref="_M/M_FW_PORT_CMD_MODTYPE">M_FW_PORT_CMD_MODTYPE</a> - <var>2</var>,</td></tr>
<tr><th id="1318">1318</th><td>	<dfn class="enum" id="FW_PORT_MOD_TYPE_NOTSUPPORTED" title='FW_PORT_MOD_TYPE_NOTSUPPORTED' data-ref="FW_PORT_MOD_TYPE_NOTSUPPORTED">FW_PORT_MOD_TYPE_NOTSUPPORTED</dfn>	= <a class="macro" href="#1262" title="0x1f" data-ref="_M/M_FW_PORT_CMD_MODTYPE">M_FW_PORT_CMD_MODTYPE</a> - <var>1</var>,</td></tr>
<tr><th id="1319">1319</th><td>	<dfn class="enum" id="FW_PORT_MOD_TYPE_NONE" title='FW_PORT_MOD_TYPE_NONE' data-ref="FW_PORT_MOD_TYPE_NONE">FW_PORT_MOD_TYPE_NONE</dfn>		= <a class="macro" href="#1262" title="0x1f" data-ref="_M/M_FW_PORT_CMD_MODTYPE">M_FW_PORT_CMD_MODTYPE</a></td></tr>
<tr><th id="1320">1320</th><td>};</td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td><i>/* used by FW and tools may use this to generate VPD */</i></td></tr>
<tr><th id="1323">1323</th><td><b>enum</b> <dfn class="type def" id="fw_port_mod_sub_type" title='fw_port_mod_sub_type' data-ref="fw_port_mod_sub_type">fw_port_mod_sub_type</dfn> {</td></tr>
<tr><th id="1324">1324</th><td>	<dfn class="enum" id="FW_PORT_MOD_SUB_TYPE_NA" title='FW_PORT_MOD_SUB_TYPE_NA' data-ref="FW_PORT_MOD_SUB_TYPE_NA">FW_PORT_MOD_SUB_TYPE_NA</dfn>,</td></tr>
<tr><th id="1325">1325</th><td>	<dfn class="enum" id="FW_PORT_MOD_SUB_TYPE_MV88E114X" title='FW_PORT_MOD_SUB_TYPE_MV88E114X' data-ref="FW_PORT_MOD_SUB_TYPE_MV88E114X">FW_PORT_MOD_SUB_TYPE_MV88E114X</dfn>	= <var>0x1</var>,</td></tr>
<tr><th id="1326">1326</th><td>	<dfn class="enum" id="FW_PORT_MOD_SUB_TYPE_TN8022" title='FW_PORT_MOD_SUB_TYPE_TN8022' data-ref="FW_PORT_MOD_SUB_TYPE_TN8022">FW_PORT_MOD_SUB_TYPE_TN8022</dfn>	= <var>0x2</var>,</td></tr>
<tr><th id="1327">1327</th><td>	<dfn class="enum" id="FW_PORT_MOD_SUB_TYPE_AQ1202" title='FW_PORT_MOD_SUB_TYPE_AQ1202' data-ref="FW_PORT_MOD_SUB_TYPE_AQ1202">FW_PORT_MOD_SUB_TYPE_AQ1202</dfn>	= <var>0x3</var>,</td></tr>
<tr><th id="1328">1328</th><td>	<dfn class="enum" id="FW_PORT_MOD_SUB_TYPE_88x3120" title='FW_PORT_MOD_SUB_TYPE_88x3120' data-ref="FW_PORT_MOD_SUB_TYPE_88x3120">FW_PORT_MOD_SUB_TYPE_88x3120</dfn>	= <var>0x4</var>,</td></tr>
<tr><th id="1329">1329</th><td>	<dfn class="enum" id="FW_PORT_MOD_SUB_TYPE_BCM84834" title='FW_PORT_MOD_SUB_TYPE_BCM84834' data-ref="FW_PORT_MOD_SUB_TYPE_BCM84834">FW_PORT_MOD_SUB_TYPE_BCM84834</dfn>	= <var>0x5</var>,</td></tr>
<tr><th id="1330">1330</th><td>	<dfn class="enum" id="FW_PORT_MOD_SUB_TYPE_BCM5482" title='FW_PORT_MOD_SUB_TYPE_BCM5482' data-ref="FW_PORT_MOD_SUB_TYPE_BCM5482">FW_PORT_MOD_SUB_TYPE_BCM5482</dfn>	= <var>0x6</var>,</td></tr>
<tr><th id="1331">1331</th><td>	<dfn class="enum" id="FW_PORT_MOD_SUB_TYPE_BCM84856" title='FW_PORT_MOD_SUB_TYPE_BCM84856' data-ref="FW_PORT_MOD_SUB_TYPE_BCM84856">FW_PORT_MOD_SUB_TYPE_BCM84856</dfn>	= <var>0x7</var>,</td></tr>
<tr><th id="1332">1332</th><td>	<dfn class="enum" id="FW_PORT_MOD_SUB_TYPE_BT_VSC8634" title='FW_PORT_MOD_SUB_TYPE_BT_VSC8634' data-ref="FW_PORT_MOD_SUB_TYPE_BT_VSC8634">FW_PORT_MOD_SUB_TYPE_BT_VSC8634</dfn>	= <var>0x8</var>,</td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td>	<i>/*</i></td></tr>
<tr><th id="1335">1335</th><td><i>	 * The following will never been in the VPD.  They are TWINAX cable</i></td></tr>
<tr><th id="1336">1336</th><td><i>	 * lengths decoded from SFP+ module i2c PROMs.  These should almost</i></td></tr>
<tr><th id="1337">1337</th><td><i>	 * certainly go somewhere else ...</i></td></tr>
<tr><th id="1338">1338</th><td><i>	 */</i></td></tr>
<tr><th id="1339">1339</th><td>	<dfn class="enum" id="FW_PORT_MOD_SUB_TYPE_TWINAX_1" title='FW_PORT_MOD_SUB_TYPE_TWINAX_1' data-ref="FW_PORT_MOD_SUB_TYPE_TWINAX_1">FW_PORT_MOD_SUB_TYPE_TWINAX_1</dfn>	= <var>0x9</var>,</td></tr>
<tr><th id="1340">1340</th><td>	<dfn class="enum" id="FW_PORT_MOD_SUB_TYPE_TWINAX_3" title='FW_PORT_MOD_SUB_TYPE_TWINAX_3' data-ref="FW_PORT_MOD_SUB_TYPE_TWINAX_3">FW_PORT_MOD_SUB_TYPE_TWINAX_3</dfn>	= <var>0xA</var>,</td></tr>
<tr><th id="1341">1341</th><td>	<dfn class="enum" id="FW_PORT_MOD_SUB_TYPE_TWINAX_5" title='FW_PORT_MOD_SUB_TYPE_TWINAX_5' data-ref="FW_PORT_MOD_SUB_TYPE_TWINAX_5">FW_PORT_MOD_SUB_TYPE_TWINAX_5</dfn>	= <var>0xB</var>,</td></tr>
<tr><th id="1342">1342</th><td>	<dfn class="enum" id="FW_PORT_MOD_SUB_TYPE_TWINAX_7" title='FW_PORT_MOD_SUB_TYPE_TWINAX_7' data-ref="FW_PORT_MOD_SUB_TYPE_TWINAX_7">FW_PORT_MOD_SUB_TYPE_TWINAX_7</dfn>	= <var>0xC</var>,</td></tr>
<tr><th id="1343">1343</th><td>};</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td><i>/* link down reason codes (3b) */</i></td></tr>
<tr><th id="1346">1346</th><td><b>enum</b> <dfn class="type def" id="fw_port_link_dn_rc" title='fw_port_link_dn_rc' data-ref="fw_port_link_dn_rc">fw_port_link_dn_rc</dfn> {</td></tr>
<tr><th id="1347">1347</th><td>	<dfn class="enum" id="FW_PORT_LINK_DN_RC_NONE" title='FW_PORT_LINK_DN_RC_NONE' data-ref="FW_PORT_LINK_DN_RC_NONE">FW_PORT_LINK_DN_RC_NONE</dfn>,</td></tr>
<tr><th id="1348">1348</th><td>	<dfn class="enum" id="FW_PORT_LINK_DN_RC_REMFLT" title='FW_PORT_LINK_DN_RC_REMFLT' data-ref="FW_PORT_LINK_DN_RC_REMFLT">FW_PORT_LINK_DN_RC_REMFLT</dfn>,	<i>/* Remote fault detected */</i></td></tr>
<tr><th id="1349">1349</th><td>	<dfn class="enum" id="FW_PORT_LINK_DN_ANEG_F" title='FW_PORT_LINK_DN_ANEG_F' data-ref="FW_PORT_LINK_DN_ANEG_F">FW_PORT_LINK_DN_ANEG_F</dfn>,		<i>/* Auto-negotiation fault */</i></td></tr>
<tr><th id="1350">1350</th><td>	<dfn class="enum" id="FW_PORT_LINK_DN_RESERVED3" title='FW_PORT_LINK_DN_RESERVED3' data-ref="FW_PORT_LINK_DN_RESERVED3">FW_PORT_LINK_DN_RESERVED3</dfn>,</td></tr>
<tr><th id="1351">1351</th><td>	<dfn class="enum" id="FW_PORT_LINK_DN_OVERHEAT" title='FW_PORT_LINK_DN_OVERHEAT' data-ref="FW_PORT_LINK_DN_OVERHEAT">FW_PORT_LINK_DN_OVERHEAT</dfn>,	<i>/* Port overheated */</i></td></tr>
<tr><th id="1352">1352</th><td>	<dfn class="enum" id="FW_PORT_LINK_DN_UNKNOWN" title='FW_PORT_LINK_DN_UNKNOWN' data-ref="FW_PORT_LINK_DN_UNKNOWN">FW_PORT_LINK_DN_UNKNOWN</dfn>,	<i>/* Unable to determine reason */</i></td></tr>
<tr><th id="1353">1353</th><td>	<dfn class="enum" id="FW_PORT_LINK_DN_RX_LOS" title='FW_PORT_LINK_DN_RX_LOS' data-ref="FW_PORT_LINK_DN_RX_LOS">FW_PORT_LINK_DN_RX_LOS</dfn>,		<i>/* No RX signal detected */</i></td></tr>
<tr><th id="1354">1354</th><td>	<dfn class="enum" id="FW_PORT_LINK_DN_RESERVED7" title='FW_PORT_LINK_DN_RESERVED7' data-ref="FW_PORT_LINK_DN_RESERVED7">FW_PORT_LINK_DN_RESERVED7</dfn></td></tr>
<tr><th id="1355">1355</th><td>};</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td><i>/* port stats */</i></td></tr>
<tr><th id="1358">1358</th><td><u>#define <dfn class="macro" id="_M/FW_NUM_PORT_STATS" data-ref="_M/FW_NUM_PORT_STATS">FW_NUM_PORT_STATS</dfn> 50</u></td></tr>
<tr><th id="1359">1359</th><td><u>#define <dfn class="macro" id="_M/FW_NUM_PORT_TX_STATS" data-ref="_M/FW_NUM_PORT_TX_STATS">FW_NUM_PORT_TX_STATS</dfn> 23</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define <dfn class="macro" id="_M/FW_NUM_PORT_RX_STATS" data-ref="_M/FW_NUM_PORT_RX_STATS">FW_NUM_PORT_RX_STATS</dfn> 27</u></td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td><b>enum</b> <dfn class="type def" id="fw_port_stats_tx_index" title='fw_port_stats_tx_index' data-ref="fw_port_stats_tx_index">fw_port_stats_tx_index</dfn> {</td></tr>
<tr><th id="1363">1363</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_BYTES_IX" title='FW_STAT_TX_PORT_BYTES_IX' data-ref="FW_STAT_TX_PORT_BYTES_IX">FW_STAT_TX_PORT_BYTES_IX</dfn>,</td></tr>
<tr><th id="1364">1364</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_FRAMES_IX" title='FW_STAT_TX_PORT_FRAMES_IX' data-ref="FW_STAT_TX_PORT_FRAMES_IX">FW_STAT_TX_PORT_FRAMES_IX</dfn>,</td></tr>
<tr><th id="1365">1365</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_BCAST_IX" title='FW_STAT_TX_PORT_BCAST_IX' data-ref="FW_STAT_TX_PORT_BCAST_IX">FW_STAT_TX_PORT_BCAST_IX</dfn>,</td></tr>
<tr><th id="1366">1366</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_MCAST_IX" title='FW_STAT_TX_PORT_MCAST_IX' data-ref="FW_STAT_TX_PORT_MCAST_IX">FW_STAT_TX_PORT_MCAST_IX</dfn>,</td></tr>
<tr><th id="1367">1367</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_UCAST_IX" title='FW_STAT_TX_PORT_UCAST_IX' data-ref="FW_STAT_TX_PORT_UCAST_IX">FW_STAT_TX_PORT_UCAST_IX</dfn>,</td></tr>
<tr><th id="1368">1368</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_ERROR_IX" title='FW_STAT_TX_PORT_ERROR_IX' data-ref="FW_STAT_TX_PORT_ERROR_IX">FW_STAT_TX_PORT_ERROR_IX</dfn>,</td></tr>
<tr><th id="1369">1369</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_64B_IX" title='FW_STAT_TX_PORT_64B_IX' data-ref="FW_STAT_TX_PORT_64B_IX">FW_STAT_TX_PORT_64B_IX</dfn>,</td></tr>
<tr><th id="1370">1370</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_65B_127B_IX" title='FW_STAT_TX_PORT_65B_127B_IX' data-ref="FW_STAT_TX_PORT_65B_127B_IX">FW_STAT_TX_PORT_65B_127B_IX</dfn>,</td></tr>
<tr><th id="1371">1371</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_128B_255B_IX" title='FW_STAT_TX_PORT_128B_255B_IX' data-ref="FW_STAT_TX_PORT_128B_255B_IX">FW_STAT_TX_PORT_128B_255B_IX</dfn>,</td></tr>
<tr><th id="1372">1372</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_256B_511B_IX" title='FW_STAT_TX_PORT_256B_511B_IX' data-ref="FW_STAT_TX_PORT_256B_511B_IX">FW_STAT_TX_PORT_256B_511B_IX</dfn>,</td></tr>
<tr><th id="1373">1373</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_512B_1023B_IX" title='FW_STAT_TX_PORT_512B_1023B_IX' data-ref="FW_STAT_TX_PORT_512B_1023B_IX">FW_STAT_TX_PORT_512B_1023B_IX</dfn>,</td></tr>
<tr><th id="1374">1374</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_1024B_1518B_IX" title='FW_STAT_TX_PORT_1024B_1518B_IX' data-ref="FW_STAT_TX_PORT_1024B_1518B_IX">FW_STAT_TX_PORT_1024B_1518B_IX</dfn>,</td></tr>
<tr><th id="1375">1375</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_1519B_MAX_IX" title='FW_STAT_TX_PORT_1519B_MAX_IX' data-ref="FW_STAT_TX_PORT_1519B_MAX_IX">FW_STAT_TX_PORT_1519B_MAX_IX</dfn>,</td></tr>
<tr><th id="1376">1376</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_DROP_IX" title='FW_STAT_TX_PORT_DROP_IX' data-ref="FW_STAT_TX_PORT_DROP_IX">FW_STAT_TX_PORT_DROP_IX</dfn>,</td></tr>
<tr><th id="1377">1377</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_PAUSE_IX" title='FW_STAT_TX_PORT_PAUSE_IX' data-ref="FW_STAT_TX_PORT_PAUSE_IX">FW_STAT_TX_PORT_PAUSE_IX</dfn>,</td></tr>
<tr><th id="1378">1378</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_PPP0_IX" title='FW_STAT_TX_PORT_PPP0_IX' data-ref="FW_STAT_TX_PORT_PPP0_IX">FW_STAT_TX_PORT_PPP0_IX</dfn>,</td></tr>
<tr><th id="1379">1379</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_PPP1_IX" title='FW_STAT_TX_PORT_PPP1_IX' data-ref="FW_STAT_TX_PORT_PPP1_IX">FW_STAT_TX_PORT_PPP1_IX</dfn>,</td></tr>
<tr><th id="1380">1380</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_PPP2_IX" title='FW_STAT_TX_PORT_PPP2_IX' data-ref="FW_STAT_TX_PORT_PPP2_IX">FW_STAT_TX_PORT_PPP2_IX</dfn>,</td></tr>
<tr><th id="1381">1381</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_PPP3_IX" title='FW_STAT_TX_PORT_PPP3_IX' data-ref="FW_STAT_TX_PORT_PPP3_IX">FW_STAT_TX_PORT_PPP3_IX</dfn>,</td></tr>
<tr><th id="1382">1382</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_PPP4_IX" title='FW_STAT_TX_PORT_PPP4_IX' data-ref="FW_STAT_TX_PORT_PPP4_IX">FW_STAT_TX_PORT_PPP4_IX</dfn>,</td></tr>
<tr><th id="1383">1383</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_PPP5_IX" title='FW_STAT_TX_PORT_PPP5_IX' data-ref="FW_STAT_TX_PORT_PPP5_IX">FW_STAT_TX_PORT_PPP5_IX</dfn>,</td></tr>
<tr><th id="1384">1384</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_PPP6_IX" title='FW_STAT_TX_PORT_PPP6_IX' data-ref="FW_STAT_TX_PORT_PPP6_IX">FW_STAT_TX_PORT_PPP6_IX</dfn>,</td></tr>
<tr><th id="1385">1385</th><td>	<dfn class="enum" id="FW_STAT_TX_PORT_PPP7_IX" title='FW_STAT_TX_PORT_PPP7_IX' data-ref="FW_STAT_TX_PORT_PPP7_IX">FW_STAT_TX_PORT_PPP7_IX</dfn></td></tr>
<tr><th id="1386">1386</th><td>};</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td><b>enum</b> <dfn class="type def" id="fw_port_stat_rx_index" title='fw_port_stat_rx_index' data-ref="fw_port_stat_rx_index">fw_port_stat_rx_index</dfn> {</td></tr>
<tr><th id="1389">1389</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_BYTES_IX" title='FW_STAT_RX_PORT_BYTES_IX' data-ref="FW_STAT_RX_PORT_BYTES_IX">FW_STAT_RX_PORT_BYTES_IX</dfn>,</td></tr>
<tr><th id="1390">1390</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_FRAMES_IX" title='FW_STAT_RX_PORT_FRAMES_IX' data-ref="FW_STAT_RX_PORT_FRAMES_IX">FW_STAT_RX_PORT_FRAMES_IX</dfn>,</td></tr>
<tr><th id="1391">1391</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_BCAST_IX" title='FW_STAT_RX_PORT_BCAST_IX' data-ref="FW_STAT_RX_PORT_BCAST_IX">FW_STAT_RX_PORT_BCAST_IX</dfn>,</td></tr>
<tr><th id="1392">1392</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_MCAST_IX" title='FW_STAT_RX_PORT_MCAST_IX' data-ref="FW_STAT_RX_PORT_MCAST_IX">FW_STAT_RX_PORT_MCAST_IX</dfn>,</td></tr>
<tr><th id="1393">1393</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_UCAST_IX" title='FW_STAT_RX_PORT_UCAST_IX' data-ref="FW_STAT_RX_PORT_UCAST_IX">FW_STAT_RX_PORT_UCAST_IX</dfn>,</td></tr>
<tr><th id="1394">1394</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_MTU_ERROR_IX" title='FW_STAT_RX_PORT_MTU_ERROR_IX' data-ref="FW_STAT_RX_PORT_MTU_ERROR_IX">FW_STAT_RX_PORT_MTU_ERROR_IX</dfn>,</td></tr>
<tr><th id="1395">1395</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_MTU_CRC_ERROR_IX" title='FW_STAT_RX_PORT_MTU_CRC_ERROR_IX' data-ref="FW_STAT_RX_PORT_MTU_CRC_ERROR_IX">FW_STAT_RX_PORT_MTU_CRC_ERROR_IX</dfn>,</td></tr>
<tr><th id="1396">1396</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_CRC_ERROR_IX" title='FW_STAT_RX_PORT_CRC_ERROR_IX' data-ref="FW_STAT_RX_PORT_CRC_ERROR_IX">FW_STAT_RX_PORT_CRC_ERROR_IX</dfn>,</td></tr>
<tr><th id="1397">1397</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_LEN_ERROR_IX" title='FW_STAT_RX_PORT_LEN_ERROR_IX' data-ref="FW_STAT_RX_PORT_LEN_ERROR_IX">FW_STAT_RX_PORT_LEN_ERROR_IX</dfn>,</td></tr>
<tr><th id="1398">1398</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_SYM_ERROR_IX" title='FW_STAT_RX_PORT_SYM_ERROR_IX' data-ref="FW_STAT_RX_PORT_SYM_ERROR_IX">FW_STAT_RX_PORT_SYM_ERROR_IX</dfn>,</td></tr>
<tr><th id="1399">1399</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_64B_IX" title='FW_STAT_RX_PORT_64B_IX' data-ref="FW_STAT_RX_PORT_64B_IX">FW_STAT_RX_PORT_64B_IX</dfn>,</td></tr>
<tr><th id="1400">1400</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_65B_127B_IX" title='FW_STAT_RX_PORT_65B_127B_IX' data-ref="FW_STAT_RX_PORT_65B_127B_IX">FW_STAT_RX_PORT_65B_127B_IX</dfn>,</td></tr>
<tr><th id="1401">1401</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_128B_255B_IX" title='FW_STAT_RX_PORT_128B_255B_IX' data-ref="FW_STAT_RX_PORT_128B_255B_IX">FW_STAT_RX_PORT_128B_255B_IX</dfn>,</td></tr>
<tr><th id="1402">1402</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_256B_511B_IX" title='FW_STAT_RX_PORT_256B_511B_IX' data-ref="FW_STAT_RX_PORT_256B_511B_IX">FW_STAT_RX_PORT_256B_511B_IX</dfn>,</td></tr>
<tr><th id="1403">1403</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_512B_1023B_IX" title='FW_STAT_RX_PORT_512B_1023B_IX' data-ref="FW_STAT_RX_PORT_512B_1023B_IX">FW_STAT_RX_PORT_512B_1023B_IX</dfn>,</td></tr>
<tr><th id="1404">1404</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_1024B_1518B_IX" title='FW_STAT_RX_PORT_1024B_1518B_IX' data-ref="FW_STAT_RX_PORT_1024B_1518B_IX">FW_STAT_RX_PORT_1024B_1518B_IX</dfn>,</td></tr>
<tr><th id="1405">1405</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_1519B_MAX_IX" title='FW_STAT_RX_PORT_1519B_MAX_IX' data-ref="FW_STAT_RX_PORT_1519B_MAX_IX">FW_STAT_RX_PORT_1519B_MAX_IX</dfn>,</td></tr>
<tr><th id="1406">1406</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_PAUSE_IX" title='FW_STAT_RX_PORT_PAUSE_IX' data-ref="FW_STAT_RX_PORT_PAUSE_IX">FW_STAT_RX_PORT_PAUSE_IX</dfn>,</td></tr>
<tr><th id="1407">1407</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_PPP0_IX" title='FW_STAT_RX_PORT_PPP0_IX' data-ref="FW_STAT_RX_PORT_PPP0_IX">FW_STAT_RX_PORT_PPP0_IX</dfn>,</td></tr>
<tr><th id="1408">1408</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_PPP1_IX" title='FW_STAT_RX_PORT_PPP1_IX' data-ref="FW_STAT_RX_PORT_PPP1_IX">FW_STAT_RX_PORT_PPP1_IX</dfn>,</td></tr>
<tr><th id="1409">1409</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_PPP2_IX" title='FW_STAT_RX_PORT_PPP2_IX' data-ref="FW_STAT_RX_PORT_PPP2_IX">FW_STAT_RX_PORT_PPP2_IX</dfn>,</td></tr>
<tr><th id="1410">1410</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_PPP3_IX" title='FW_STAT_RX_PORT_PPP3_IX' data-ref="FW_STAT_RX_PORT_PPP3_IX">FW_STAT_RX_PORT_PPP3_IX</dfn>,</td></tr>
<tr><th id="1411">1411</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_PPP4_IX" title='FW_STAT_RX_PORT_PPP4_IX' data-ref="FW_STAT_RX_PORT_PPP4_IX">FW_STAT_RX_PORT_PPP4_IX</dfn>,</td></tr>
<tr><th id="1412">1412</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_PPP5_IX" title='FW_STAT_RX_PORT_PPP5_IX' data-ref="FW_STAT_RX_PORT_PPP5_IX">FW_STAT_RX_PORT_PPP5_IX</dfn>,</td></tr>
<tr><th id="1413">1413</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_PPP6_IX" title='FW_STAT_RX_PORT_PPP6_IX' data-ref="FW_STAT_RX_PORT_PPP6_IX">FW_STAT_RX_PORT_PPP6_IX</dfn>,</td></tr>
<tr><th id="1414">1414</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_PPP7_IX" title='FW_STAT_RX_PORT_PPP7_IX' data-ref="FW_STAT_RX_PORT_PPP7_IX">FW_STAT_RX_PORT_PPP7_IX</dfn>,</td></tr>
<tr><th id="1415">1415</th><td>	<dfn class="enum" id="FW_STAT_RX_PORT_LESS_64B_IX" title='FW_STAT_RX_PORT_LESS_64B_IX' data-ref="FW_STAT_RX_PORT_LESS_64B_IX">FW_STAT_RX_PORT_LESS_64B_IX</dfn></td></tr>
<tr><th id="1416">1416</th><td>};</td></tr>
<tr><th id="1417">1417</th><td></td></tr>
<tr><th id="1418">1418</th><td><b>struct</b> <dfn class="type def" id="fw_port_stats_cmd" title='fw_port_stats_cmd' data-ref="fw_port_stats_cmd">fw_port_stats_cmd</dfn> {</td></tr>
<tr><th id="1419">1419</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_port_stats_cmd::op_to_portid" title='fw_port_stats_cmd::op_to_portid' data-ref="fw_port_stats_cmd::op_to_portid">op_to_portid</dfn>;</td></tr>
<tr><th id="1420">1420</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_port_stats_cmd::retval_len16" title='fw_port_stats_cmd::retval_len16' data-ref="fw_port_stats_cmd::retval_len16">retval_len16</dfn>;</td></tr>
<tr><th id="1421">1421</th><td>	<b>union</b> <dfn class="type def" id="fw_port_stats" title='fw_port_stats' data-ref="fw_port_stats"><a class="type" href="#fw_port_stats" title='fw_port_stats' data-ref="fw_port_stats">fw_port_stats</a></dfn> {</td></tr>
<tr><th id="1422">1422</th><td>		<b>struct</b> <dfn class="type def" id="fw_port_stats_ctl" title='fw_port_stats_ctl' data-ref="fw_port_stats_ctl"><a class="type" href="#fw_port_stats_ctl" title='fw_port_stats_ctl' data-ref="fw_port_stats_ctl">fw_port_stats_ctl</a></dfn> {</td></tr>
<tr><th id="1423">1423</th><td>			<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_stats_ctl::nstats_bg_bm" title='fw_port_stats_ctl::nstats_bg_bm' data-ref="fw_port_stats_ctl::nstats_bg_bm">nstats_bg_bm</dfn>;</td></tr>
<tr><th id="1424">1424</th><td>			<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_port_stats_ctl::tx_ix" title='fw_port_stats_ctl::tx_ix' data-ref="fw_port_stats_ctl::tx_ix">tx_ix</dfn>;</td></tr>
<tr><th id="1425">1425</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_port_stats_ctl::r6" title='fw_port_stats_ctl::r6' data-ref="fw_port_stats_ctl::r6">r6</dfn>;</td></tr>
<tr><th id="1426">1426</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_port_stats_ctl::r7" title='fw_port_stats_ctl::r7' data-ref="fw_port_stats_ctl::r7">r7</dfn>;</td></tr>
<tr><th id="1427">1427</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_ctl::stat0" title='fw_port_stats_ctl::stat0' data-ref="fw_port_stats_ctl::stat0">stat0</dfn>;</td></tr>
<tr><th id="1428">1428</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_ctl::stat1" title='fw_port_stats_ctl::stat1' data-ref="fw_port_stats_ctl::stat1">stat1</dfn>;</td></tr>
<tr><th id="1429">1429</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_ctl::stat2" title='fw_port_stats_ctl::stat2' data-ref="fw_port_stats_ctl::stat2">stat2</dfn>;</td></tr>
<tr><th id="1430">1430</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_ctl::stat3" title='fw_port_stats_ctl::stat3' data-ref="fw_port_stats_ctl::stat3">stat3</dfn>;</td></tr>
<tr><th id="1431">1431</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_ctl::stat4" title='fw_port_stats_ctl::stat4' data-ref="fw_port_stats_ctl::stat4">stat4</dfn>;</td></tr>
<tr><th id="1432">1432</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_ctl::stat5" title='fw_port_stats_ctl::stat5' data-ref="fw_port_stats_ctl::stat5">stat5</dfn>;</td></tr>
<tr><th id="1433">1433</th><td>		} <dfn class="decl field" id="fw_port_stats::ctl" title='fw_port_stats::ctl' data-ref="fw_port_stats::ctl">ctl</dfn>;</td></tr>
<tr><th id="1434">1434</th><td>		<b>struct</b> <dfn class="type def" id="fw_port_stats_all" title='fw_port_stats_all' data-ref="fw_port_stats_all"><a class="type" href="#fw_port_stats_all" title='fw_port_stats_all' data-ref="fw_port_stats_all">fw_port_stats_all</a></dfn> {</td></tr>
<tr><th id="1435">1435</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_bytes" title='fw_port_stats_all::tx_bytes' data-ref="fw_port_stats_all::tx_bytes">tx_bytes</dfn>;</td></tr>
<tr><th id="1436">1436</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_frames" title='fw_port_stats_all::tx_frames' data-ref="fw_port_stats_all::tx_frames">tx_frames</dfn>;</td></tr>
<tr><th id="1437">1437</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_bcast" title='fw_port_stats_all::tx_bcast' data-ref="fw_port_stats_all::tx_bcast">tx_bcast</dfn>;</td></tr>
<tr><th id="1438">1438</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_mcast" title='fw_port_stats_all::tx_mcast' data-ref="fw_port_stats_all::tx_mcast">tx_mcast</dfn>;</td></tr>
<tr><th id="1439">1439</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_ucast" title='fw_port_stats_all::tx_ucast' data-ref="fw_port_stats_all::tx_ucast">tx_ucast</dfn>;</td></tr>
<tr><th id="1440">1440</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_error" title='fw_port_stats_all::tx_error' data-ref="fw_port_stats_all::tx_error">tx_error</dfn>;</td></tr>
<tr><th id="1441">1441</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_64b" title='fw_port_stats_all::tx_64b' data-ref="fw_port_stats_all::tx_64b">tx_64b</dfn>;</td></tr>
<tr><th id="1442">1442</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_65b_127b" title='fw_port_stats_all::tx_65b_127b' data-ref="fw_port_stats_all::tx_65b_127b">tx_65b_127b</dfn>;</td></tr>
<tr><th id="1443">1443</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_128b_255b" title='fw_port_stats_all::tx_128b_255b' data-ref="fw_port_stats_all::tx_128b_255b">tx_128b_255b</dfn>;</td></tr>
<tr><th id="1444">1444</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_256b_511b" title='fw_port_stats_all::tx_256b_511b' data-ref="fw_port_stats_all::tx_256b_511b">tx_256b_511b</dfn>;</td></tr>
<tr><th id="1445">1445</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_512b_1023b" title='fw_port_stats_all::tx_512b_1023b' data-ref="fw_port_stats_all::tx_512b_1023b">tx_512b_1023b</dfn>;</td></tr>
<tr><th id="1446">1446</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_1024b_1518b" title='fw_port_stats_all::tx_1024b_1518b' data-ref="fw_port_stats_all::tx_1024b_1518b">tx_1024b_1518b</dfn>;</td></tr>
<tr><th id="1447">1447</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_1519b_max" title='fw_port_stats_all::tx_1519b_max' data-ref="fw_port_stats_all::tx_1519b_max">tx_1519b_max</dfn>;</td></tr>
<tr><th id="1448">1448</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_drop" title='fw_port_stats_all::tx_drop' data-ref="fw_port_stats_all::tx_drop">tx_drop</dfn>;</td></tr>
<tr><th id="1449">1449</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_pause" title='fw_port_stats_all::tx_pause' data-ref="fw_port_stats_all::tx_pause">tx_pause</dfn>;</td></tr>
<tr><th id="1450">1450</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_ppp0" title='fw_port_stats_all::tx_ppp0' data-ref="fw_port_stats_all::tx_ppp0">tx_ppp0</dfn>;</td></tr>
<tr><th id="1451">1451</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_ppp1" title='fw_port_stats_all::tx_ppp1' data-ref="fw_port_stats_all::tx_ppp1">tx_ppp1</dfn>;</td></tr>
<tr><th id="1452">1452</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_ppp2" title='fw_port_stats_all::tx_ppp2' data-ref="fw_port_stats_all::tx_ppp2">tx_ppp2</dfn>;</td></tr>
<tr><th id="1453">1453</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_ppp3" title='fw_port_stats_all::tx_ppp3' data-ref="fw_port_stats_all::tx_ppp3">tx_ppp3</dfn>;</td></tr>
<tr><th id="1454">1454</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_ppp4" title='fw_port_stats_all::tx_ppp4' data-ref="fw_port_stats_all::tx_ppp4">tx_ppp4</dfn>;</td></tr>
<tr><th id="1455">1455</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_ppp5" title='fw_port_stats_all::tx_ppp5' data-ref="fw_port_stats_all::tx_ppp5">tx_ppp5</dfn>;</td></tr>
<tr><th id="1456">1456</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_ppp6" title='fw_port_stats_all::tx_ppp6' data-ref="fw_port_stats_all::tx_ppp6">tx_ppp6</dfn>;</td></tr>
<tr><th id="1457">1457</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::tx_ppp7" title='fw_port_stats_all::tx_ppp7' data-ref="fw_port_stats_all::tx_ppp7">tx_ppp7</dfn>;</td></tr>
<tr><th id="1458">1458</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_bytes" title='fw_port_stats_all::rx_bytes' data-ref="fw_port_stats_all::rx_bytes">rx_bytes</dfn>;</td></tr>
<tr><th id="1459">1459</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_frames" title='fw_port_stats_all::rx_frames' data-ref="fw_port_stats_all::rx_frames">rx_frames</dfn>;</td></tr>
<tr><th id="1460">1460</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_bcast" title='fw_port_stats_all::rx_bcast' data-ref="fw_port_stats_all::rx_bcast">rx_bcast</dfn>;</td></tr>
<tr><th id="1461">1461</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_mcast" title='fw_port_stats_all::rx_mcast' data-ref="fw_port_stats_all::rx_mcast">rx_mcast</dfn>;</td></tr>
<tr><th id="1462">1462</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_ucast" title='fw_port_stats_all::rx_ucast' data-ref="fw_port_stats_all::rx_ucast">rx_ucast</dfn>;</td></tr>
<tr><th id="1463">1463</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_mtu_error" title='fw_port_stats_all::rx_mtu_error' data-ref="fw_port_stats_all::rx_mtu_error">rx_mtu_error</dfn>;</td></tr>
<tr><th id="1464">1464</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_mtu_crc_error" title='fw_port_stats_all::rx_mtu_crc_error' data-ref="fw_port_stats_all::rx_mtu_crc_error">rx_mtu_crc_error</dfn>;</td></tr>
<tr><th id="1465">1465</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_crc_error" title='fw_port_stats_all::rx_crc_error' data-ref="fw_port_stats_all::rx_crc_error">rx_crc_error</dfn>;</td></tr>
<tr><th id="1466">1466</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_len_error" title='fw_port_stats_all::rx_len_error' data-ref="fw_port_stats_all::rx_len_error">rx_len_error</dfn>;</td></tr>
<tr><th id="1467">1467</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_sym_error" title='fw_port_stats_all::rx_sym_error' data-ref="fw_port_stats_all::rx_sym_error">rx_sym_error</dfn>;</td></tr>
<tr><th id="1468">1468</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_64b" title='fw_port_stats_all::rx_64b' data-ref="fw_port_stats_all::rx_64b">rx_64b</dfn>;</td></tr>
<tr><th id="1469">1469</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_65b_127b" title='fw_port_stats_all::rx_65b_127b' data-ref="fw_port_stats_all::rx_65b_127b">rx_65b_127b</dfn>;</td></tr>
<tr><th id="1470">1470</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_128b_255b" title='fw_port_stats_all::rx_128b_255b' data-ref="fw_port_stats_all::rx_128b_255b">rx_128b_255b</dfn>;</td></tr>
<tr><th id="1471">1471</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_256b_511b" title='fw_port_stats_all::rx_256b_511b' data-ref="fw_port_stats_all::rx_256b_511b">rx_256b_511b</dfn>;</td></tr>
<tr><th id="1472">1472</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_512b_1023b" title='fw_port_stats_all::rx_512b_1023b' data-ref="fw_port_stats_all::rx_512b_1023b">rx_512b_1023b</dfn>;</td></tr>
<tr><th id="1473">1473</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_1024b_1518b" title='fw_port_stats_all::rx_1024b_1518b' data-ref="fw_port_stats_all::rx_1024b_1518b">rx_1024b_1518b</dfn>;</td></tr>
<tr><th id="1474">1474</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_1519b_max" title='fw_port_stats_all::rx_1519b_max' data-ref="fw_port_stats_all::rx_1519b_max">rx_1519b_max</dfn>;</td></tr>
<tr><th id="1475">1475</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_pause" title='fw_port_stats_all::rx_pause' data-ref="fw_port_stats_all::rx_pause">rx_pause</dfn>;</td></tr>
<tr><th id="1476">1476</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_ppp0" title='fw_port_stats_all::rx_ppp0' data-ref="fw_port_stats_all::rx_ppp0">rx_ppp0</dfn>;</td></tr>
<tr><th id="1477">1477</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_ppp1" title='fw_port_stats_all::rx_ppp1' data-ref="fw_port_stats_all::rx_ppp1">rx_ppp1</dfn>;</td></tr>
<tr><th id="1478">1478</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_ppp2" title='fw_port_stats_all::rx_ppp2' data-ref="fw_port_stats_all::rx_ppp2">rx_ppp2</dfn>;</td></tr>
<tr><th id="1479">1479</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_ppp3" title='fw_port_stats_all::rx_ppp3' data-ref="fw_port_stats_all::rx_ppp3">rx_ppp3</dfn>;</td></tr>
<tr><th id="1480">1480</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_ppp4" title='fw_port_stats_all::rx_ppp4' data-ref="fw_port_stats_all::rx_ppp4">rx_ppp4</dfn>;</td></tr>
<tr><th id="1481">1481</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_ppp5" title='fw_port_stats_all::rx_ppp5' data-ref="fw_port_stats_all::rx_ppp5">rx_ppp5</dfn>;</td></tr>
<tr><th id="1482">1482</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_ppp6" title='fw_port_stats_all::rx_ppp6' data-ref="fw_port_stats_all::rx_ppp6">rx_ppp6</dfn>;</td></tr>
<tr><th id="1483">1483</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_ppp7" title='fw_port_stats_all::rx_ppp7' data-ref="fw_port_stats_all::rx_ppp7">rx_ppp7</dfn>;</td></tr>
<tr><th id="1484">1484</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_less_64b" title='fw_port_stats_all::rx_less_64b' data-ref="fw_port_stats_all::rx_less_64b">rx_less_64b</dfn>;</td></tr>
<tr><th id="1485">1485</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_bg_drop" title='fw_port_stats_all::rx_bg_drop' data-ref="fw_port_stats_all::rx_bg_drop">rx_bg_drop</dfn>;</td></tr>
<tr><th id="1486">1486</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_port_stats_all::rx_bg_trunc" title='fw_port_stats_all::rx_bg_trunc' data-ref="fw_port_stats_all::rx_bg_trunc">rx_bg_trunc</dfn>;</td></tr>
<tr><th id="1487">1487</th><td>		} <dfn class="decl field" id="fw_port_stats::all" title='fw_port_stats::all' data-ref="fw_port_stats::all">all</dfn>;</td></tr>
<tr><th id="1488">1488</th><td>	} <dfn class="decl field" id="fw_port_stats_cmd::u" title='fw_port_stats_cmd::u' data-ref="fw_port_stats_cmd::u">u</dfn>;</td></tr>
<tr><th id="1489">1489</th><td>};</td></tr>
<tr><th id="1490">1490</th><td></td></tr>
<tr><th id="1491">1491</th><td><b>struct</b> <dfn class="type def" id="fw_rss_ind_tbl_cmd" title='fw_rss_ind_tbl_cmd' data-ref="fw_rss_ind_tbl_cmd">fw_rss_ind_tbl_cmd</dfn> {</td></tr>
<tr><th id="1492">1492</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::op_to_viid" title='fw_rss_ind_tbl_cmd::op_to_viid' data-ref="fw_rss_ind_tbl_cmd::op_to_viid">op_to_viid</dfn>;</td></tr>
<tr><th id="1493">1493</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::retval_len16" title='fw_rss_ind_tbl_cmd::retval_len16' data-ref="fw_rss_ind_tbl_cmd::retval_len16">retval_len16</dfn>;</td></tr>
<tr><th id="1494">1494</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::niqid" title='fw_rss_ind_tbl_cmd::niqid' data-ref="fw_rss_ind_tbl_cmd::niqid">niqid</dfn>;</td></tr>
<tr><th id="1495">1495</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::startidx" title='fw_rss_ind_tbl_cmd::startidx' data-ref="fw_rss_ind_tbl_cmd::startidx">startidx</dfn>;</td></tr>
<tr><th id="1496">1496</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::r3" title='fw_rss_ind_tbl_cmd::r3' data-ref="fw_rss_ind_tbl_cmd::r3">r3</dfn>;</td></tr>
<tr><th id="1497">1497</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::iq0_to_iq2" title='fw_rss_ind_tbl_cmd::iq0_to_iq2' data-ref="fw_rss_ind_tbl_cmd::iq0_to_iq2">iq0_to_iq2</dfn>;</td></tr>
<tr><th id="1498">1498</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::iq3_to_iq5" title='fw_rss_ind_tbl_cmd::iq3_to_iq5' data-ref="fw_rss_ind_tbl_cmd::iq3_to_iq5">iq3_to_iq5</dfn>;</td></tr>
<tr><th id="1499">1499</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::iq6_to_iq8" title='fw_rss_ind_tbl_cmd::iq6_to_iq8' data-ref="fw_rss_ind_tbl_cmd::iq6_to_iq8">iq6_to_iq8</dfn>;</td></tr>
<tr><th id="1500">1500</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::iq9_to_iq11" title='fw_rss_ind_tbl_cmd::iq9_to_iq11' data-ref="fw_rss_ind_tbl_cmd::iq9_to_iq11">iq9_to_iq11</dfn>;</td></tr>
<tr><th id="1501">1501</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::iq12_to_iq14" title='fw_rss_ind_tbl_cmd::iq12_to_iq14' data-ref="fw_rss_ind_tbl_cmd::iq12_to_iq14">iq12_to_iq14</dfn>;</td></tr>
<tr><th id="1502">1502</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::iq15_to_iq17" title='fw_rss_ind_tbl_cmd::iq15_to_iq17' data-ref="fw_rss_ind_tbl_cmd::iq15_to_iq17">iq15_to_iq17</dfn>;</td></tr>
<tr><th id="1503">1503</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::iq18_to_iq20" title='fw_rss_ind_tbl_cmd::iq18_to_iq20' data-ref="fw_rss_ind_tbl_cmd::iq18_to_iq20">iq18_to_iq20</dfn>;</td></tr>
<tr><th id="1504">1504</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::iq21_to_iq23" title='fw_rss_ind_tbl_cmd::iq21_to_iq23' data-ref="fw_rss_ind_tbl_cmd::iq21_to_iq23">iq21_to_iq23</dfn>;</td></tr>
<tr><th id="1505">1505</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::iq24_to_iq26" title='fw_rss_ind_tbl_cmd::iq24_to_iq26' data-ref="fw_rss_ind_tbl_cmd::iq24_to_iq26">iq24_to_iq26</dfn>;</td></tr>
<tr><th id="1506">1506</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::iq27_to_iq29" title='fw_rss_ind_tbl_cmd::iq27_to_iq29' data-ref="fw_rss_ind_tbl_cmd::iq27_to_iq29">iq27_to_iq29</dfn>;</td></tr>
<tr><th id="1507">1507</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::iq30_iq31" title='fw_rss_ind_tbl_cmd::iq30_iq31' data-ref="fw_rss_ind_tbl_cmd::iq30_iq31">iq30_iq31</dfn>;</td></tr>
<tr><th id="1508">1508</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_ind_tbl_cmd::r15_lo" title='fw_rss_ind_tbl_cmd::r15_lo' data-ref="fw_rss_ind_tbl_cmd::r15_lo">r15_lo</dfn>;</td></tr>
<tr><th id="1509">1509</th><td>};</td></tr>
<tr><th id="1510">1510</th><td></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/S_FW_RSS_IND_TBL_CMD_VIID" data-ref="_M/S_FW_RSS_IND_TBL_CMD_VIID">S_FW_RSS_IND_TBL_CMD_VIID</dfn>	0</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/M_FW_RSS_IND_TBL_CMD_VIID" data-ref="_M/M_FW_RSS_IND_TBL_CMD_VIID">M_FW_RSS_IND_TBL_CMD_VIID</dfn>	0xfff</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define <dfn class="macro" id="_M/V_FW_RSS_IND_TBL_CMD_VIID" data-ref="_M/V_FW_RSS_IND_TBL_CMD_VIID">V_FW_RSS_IND_TBL_CMD_VIID</dfn>(x)	((x) &lt;&lt; S_FW_RSS_IND_TBL_CMD_VIID)</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/G_FW_RSS_IND_TBL_CMD_VIID" data-ref="_M/G_FW_RSS_IND_TBL_CMD_VIID">G_FW_RSS_IND_TBL_CMD_VIID</dfn>(x)	\</u></td></tr>
<tr><th id="1515">1515</th><td><u>	(((x) &gt;&gt; S_FW_RSS_IND_TBL_CMD_VIID) &amp; M_FW_RSS_IND_TBL_CMD_VIID)</u></td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/S_FW_RSS_IND_TBL_CMD_IQ0" data-ref="_M/S_FW_RSS_IND_TBL_CMD_IQ0">S_FW_RSS_IND_TBL_CMD_IQ0</dfn>	20</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/M_FW_RSS_IND_TBL_CMD_IQ0" data-ref="_M/M_FW_RSS_IND_TBL_CMD_IQ0">M_FW_RSS_IND_TBL_CMD_IQ0</dfn>	0x3ff</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/V_FW_RSS_IND_TBL_CMD_IQ0" data-ref="_M/V_FW_RSS_IND_TBL_CMD_IQ0">V_FW_RSS_IND_TBL_CMD_IQ0</dfn>(x)	((x) &lt;&lt; S_FW_RSS_IND_TBL_CMD_IQ0)</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/G_FW_RSS_IND_TBL_CMD_IQ0" data-ref="_M/G_FW_RSS_IND_TBL_CMD_IQ0">G_FW_RSS_IND_TBL_CMD_IQ0</dfn>(x)	\</u></td></tr>
<tr><th id="1521">1521</th><td><u>	(((x) &gt;&gt; S_FW_RSS_IND_TBL_CMD_IQ0) &amp; M_FW_RSS_IND_TBL_CMD_IQ0)</u></td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/S_FW_RSS_IND_TBL_CMD_IQ1" data-ref="_M/S_FW_RSS_IND_TBL_CMD_IQ1">S_FW_RSS_IND_TBL_CMD_IQ1</dfn>	10</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/M_FW_RSS_IND_TBL_CMD_IQ1" data-ref="_M/M_FW_RSS_IND_TBL_CMD_IQ1">M_FW_RSS_IND_TBL_CMD_IQ1</dfn>	0x3ff</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/V_FW_RSS_IND_TBL_CMD_IQ1" data-ref="_M/V_FW_RSS_IND_TBL_CMD_IQ1">V_FW_RSS_IND_TBL_CMD_IQ1</dfn>(x)	((x) &lt;&lt; S_FW_RSS_IND_TBL_CMD_IQ1)</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/G_FW_RSS_IND_TBL_CMD_IQ1" data-ref="_M/G_FW_RSS_IND_TBL_CMD_IQ1">G_FW_RSS_IND_TBL_CMD_IQ1</dfn>(x)	\</u></td></tr>
<tr><th id="1527">1527</th><td><u>	(((x) &gt;&gt; S_FW_RSS_IND_TBL_CMD_IQ1) &amp; M_FW_RSS_IND_TBL_CMD_IQ1)</u></td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/S_FW_RSS_IND_TBL_CMD_IQ2" data-ref="_M/S_FW_RSS_IND_TBL_CMD_IQ2">S_FW_RSS_IND_TBL_CMD_IQ2</dfn>	0</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/M_FW_RSS_IND_TBL_CMD_IQ2" data-ref="_M/M_FW_RSS_IND_TBL_CMD_IQ2">M_FW_RSS_IND_TBL_CMD_IQ2</dfn>	0x3ff</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/V_FW_RSS_IND_TBL_CMD_IQ2" data-ref="_M/V_FW_RSS_IND_TBL_CMD_IQ2">V_FW_RSS_IND_TBL_CMD_IQ2</dfn>(x)	((x) &lt;&lt; S_FW_RSS_IND_TBL_CMD_IQ2)</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/G_FW_RSS_IND_TBL_CMD_IQ2" data-ref="_M/G_FW_RSS_IND_TBL_CMD_IQ2">G_FW_RSS_IND_TBL_CMD_IQ2</dfn>(x)	\</u></td></tr>
<tr><th id="1533">1533</th><td><u>	(((x) &gt;&gt; S_FW_RSS_IND_TBL_CMD_IQ2) &amp; M_FW_RSS_IND_TBL_CMD_IQ2)</u></td></tr>
<tr><th id="1534">1534</th><td></td></tr>
<tr><th id="1535">1535</th><td><b>struct</b> <dfn class="type def" id="fw_rss_vi_config_cmd" title='fw_rss_vi_config_cmd' data-ref="fw_rss_vi_config_cmd">fw_rss_vi_config_cmd</dfn> {</td></tr>
<tr><th id="1536">1536</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_vi_config_cmd::op_to_viid" title='fw_rss_vi_config_cmd::op_to_viid' data-ref="fw_rss_vi_config_cmd::op_to_viid">op_to_viid</dfn>;</td></tr>
<tr><th id="1537">1537</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_vi_config_cmd::retval_len16" title='fw_rss_vi_config_cmd::retval_len16' data-ref="fw_rss_vi_config_cmd::retval_len16">retval_len16</dfn>;</td></tr>
<tr><th id="1538">1538</th><td>	<b>union</b> <dfn class="type def" id="fw_rss_vi_config" title='fw_rss_vi_config' data-ref="fw_rss_vi_config"><a class="type" href="#fw_rss_vi_config" title='fw_rss_vi_config' data-ref="fw_rss_vi_config">fw_rss_vi_config</a></dfn> {</td></tr>
<tr><th id="1539">1539</th><td>		<b>struct</b> <dfn class="type def" id="fw_rss_vi_config_manual" title='fw_rss_vi_config_manual' data-ref="fw_rss_vi_config_manual"><a class="type" href="#fw_rss_vi_config_manual" title='fw_rss_vi_config_manual' data-ref="fw_rss_vi_config_manual">fw_rss_vi_config_manual</a></dfn> {</td></tr>
<tr><th id="1540">1540</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_rss_vi_config_manual::r3" title='fw_rss_vi_config_manual::r3' data-ref="fw_rss_vi_config_manual::r3">r3</dfn>;</td></tr>
<tr><th id="1541">1541</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_rss_vi_config_manual::r4" title='fw_rss_vi_config_manual::r4' data-ref="fw_rss_vi_config_manual::r4">r4</dfn>;</td></tr>
<tr><th id="1542">1542</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_rss_vi_config_manual::r5" title='fw_rss_vi_config_manual::r5' data-ref="fw_rss_vi_config_manual::r5">r5</dfn>;</td></tr>
<tr><th id="1543">1543</th><td>		} <dfn class="decl field" id="fw_rss_vi_config::manual" title='fw_rss_vi_config::manual' data-ref="fw_rss_vi_config::manual">manual</dfn>;</td></tr>
<tr><th id="1544">1544</th><td>		<b>struct</b> <dfn class="type def" id="fw_rss_vi_config_basicvirtual" title='fw_rss_vi_config_basicvirtual' data-ref="fw_rss_vi_config_basicvirtual"><a class="type" href="#fw_rss_vi_config_basicvirtual" title='fw_rss_vi_config_basicvirtual' data-ref="fw_rss_vi_config_basicvirtual">fw_rss_vi_config_basicvirtual</a></dfn> {</td></tr>
<tr><th id="1545">1545</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_vi_config_basicvirtual::r6" title='fw_rss_vi_config_basicvirtual::r6' data-ref="fw_rss_vi_config_basicvirtual::r6">r6</dfn>;</td></tr>
<tr><th id="1546">1546</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_rss_vi_config_basicvirtual::defaultq_to_udpen" title='fw_rss_vi_config_basicvirtual::defaultq_to_udpen' data-ref="fw_rss_vi_config_basicvirtual::defaultq_to_udpen">defaultq_to_udpen</dfn>;</td></tr>
<tr><th id="1547">1547</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_rss_vi_config_basicvirtual::r9" title='fw_rss_vi_config_basicvirtual::r9' data-ref="fw_rss_vi_config_basicvirtual::r9">r9</dfn>;</td></tr>
<tr><th id="1548">1548</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_rss_vi_config_basicvirtual::r10" title='fw_rss_vi_config_basicvirtual::r10' data-ref="fw_rss_vi_config_basicvirtual::r10">r10</dfn>;</td></tr>
<tr><th id="1549">1549</th><td>		} <dfn class="decl field" id="fw_rss_vi_config::basicvirtual" title='fw_rss_vi_config::basicvirtual' data-ref="fw_rss_vi_config::basicvirtual">basicvirtual</dfn>;</td></tr>
<tr><th id="1550">1550</th><td>	} <dfn class="decl field" id="fw_rss_vi_config_cmd::u" title='fw_rss_vi_config_cmd::u' data-ref="fw_rss_vi_config_cmd::u">u</dfn>;</td></tr>
<tr><th id="1551">1551</th><td>};</td></tr>
<tr><th id="1552">1552</th><td></td></tr>
<tr><th id="1553">1553</th><td><u>#define <dfn class="macro" id="_M/S_FW_RSS_VI_CONFIG_CMD_VIID" data-ref="_M/S_FW_RSS_VI_CONFIG_CMD_VIID">S_FW_RSS_VI_CONFIG_CMD_VIID</dfn>	0</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define <dfn class="macro" id="_M/M_FW_RSS_VI_CONFIG_CMD_VIID" data-ref="_M/M_FW_RSS_VI_CONFIG_CMD_VIID">M_FW_RSS_VI_CONFIG_CMD_VIID</dfn>	0xfff</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/V_FW_RSS_VI_CONFIG_CMD_VIID" data-ref="_M/V_FW_RSS_VI_CONFIG_CMD_VIID">V_FW_RSS_VI_CONFIG_CMD_VIID</dfn>(x)	((x) &lt;&lt; S_FW_RSS_VI_CONFIG_CMD_VIID)</u></td></tr>
<tr><th id="1556">1556</th><td><u>#define <dfn class="macro" id="_M/G_FW_RSS_VI_CONFIG_CMD_VIID" data-ref="_M/G_FW_RSS_VI_CONFIG_CMD_VIID">G_FW_RSS_VI_CONFIG_CMD_VIID</dfn>(x)	\</u></td></tr>
<tr><th id="1557">1557</th><td><u>	(((x) &gt;&gt; S_FW_RSS_VI_CONFIG_CMD_VIID) &amp; M_FW_RSS_VI_CONFIG_CMD_VIID)</u></td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td><u>#define <dfn class="macro" id="_M/S_FW_RSS_VI_CONFIG_CMD_DEFAULTQ" data-ref="_M/S_FW_RSS_VI_CONFIG_CMD_DEFAULTQ">S_FW_RSS_VI_CONFIG_CMD_DEFAULTQ</dfn>		16</u></td></tr>
<tr><th id="1560">1560</th><td><u>#define <dfn class="macro" id="_M/M_FW_RSS_VI_CONFIG_CMD_DEFAULTQ" data-ref="_M/M_FW_RSS_VI_CONFIG_CMD_DEFAULTQ">M_FW_RSS_VI_CONFIG_CMD_DEFAULTQ</dfn>		0x3ff</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/V_FW_RSS_VI_CONFIG_CMD_DEFAULTQ" data-ref="_M/V_FW_RSS_VI_CONFIG_CMD_DEFAULTQ">V_FW_RSS_VI_CONFIG_CMD_DEFAULTQ</dfn>(x)	\</u></td></tr>
<tr><th id="1562">1562</th><td><u>	((x) &lt;&lt; S_FW_RSS_VI_CONFIG_CMD_DEFAULTQ)</u></td></tr>
<tr><th id="1563">1563</th><td><u>#define <dfn class="macro" id="_M/G_FW_RSS_VI_CONFIG_CMD_DEFAULTQ" data-ref="_M/G_FW_RSS_VI_CONFIG_CMD_DEFAULTQ">G_FW_RSS_VI_CONFIG_CMD_DEFAULTQ</dfn>(x)	\</u></td></tr>
<tr><th id="1564">1564</th><td><u>	(((x) &gt;&gt; S_FW_RSS_VI_CONFIG_CMD_DEFAULTQ) &amp; \</u></td></tr>
<tr><th id="1565">1565</th><td><u>	 M_FW_RSS_VI_CONFIG_CMD_DEFAULTQ)</u></td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td><u>#define <dfn class="macro" id="_M/S_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN" data-ref="_M/S_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN">S_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN</dfn>	4</u></td></tr>
<tr><th id="1568">1568</th><td><u>#define <dfn class="macro" id="_M/M_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN" data-ref="_M/M_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN">M_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN</dfn>	0x1</u></td></tr>
<tr><th id="1569">1569</th><td><u>#define <dfn class="macro" id="_M/V_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN" data-ref="_M/V_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN">V_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN</dfn>(x)	\</u></td></tr>
<tr><th id="1570">1570</th><td><u>	((x) &lt;&lt; S_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN)</u></td></tr>
<tr><th id="1571">1571</th><td><u>#define <dfn class="macro" id="_M/G_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN" data-ref="_M/G_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN">G_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN</dfn>(x)	\</u></td></tr>
<tr><th id="1572">1572</th><td><u>	(((x) &gt;&gt; S_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN) &amp; \</u></td></tr>
<tr><th id="1573">1573</th><td><u>	 M_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN)</u></td></tr>
<tr><th id="1574">1574</th><td><u>#define <dfn class="macro" id="_M/F_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN" data-ref="_M/F_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN">F_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN</dfn>	\</u></td></tr>
<tr><th id="1575">1575</th><td><u>	V_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN(1U)</u></td></tr>
<tr><th id="1576">1576</th><td></td></tr>
<tr><th id="1577">1577</th><td><u>#define <dfn class="macro" id="_M/S_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN" data-ref="_M/S_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN">S_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN</dfn>	3</u></td></tr>
<tr><th id="1578">1578</th><td><u>#define <dfn class="macro" id="_M/M_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN" data-ref="_M/M_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN">M_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN</dfn>	0x1</u></td></tr>
<tr><th id="1579">1579</th><td><u>#define <dfn class="macro" id="_M/V_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN" data-ref="_M/V_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN">V_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN</dfn>(x)	\</u></td></tr>
<tr><th id="1580">1580</th><td><u>	((x) &lt;&lt; S_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN)</u></td></tr>
<tr><th id="1581">1581</th><td><u>#define <dfn class="macro" id="_M/G_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN" data-ref="_M/G_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN">G_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN</dfn>(x)	\</u></td></tr>
<tr><th id="1582">1582</th><td><u>	(((x) &gt;&gt; S_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN) &amp; \</u></td></tr>
<tr><th id="1583">1583</th><td><u>	 M_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN)</u></td></tr>
<tr><th id="1584">1584</th><td><u>#define <dfn class="macro" id="_M/F_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN" data-ref="_M/F_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN">F_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN</dfn>	\</u></td></tr>
<tr><th id="1585">1585</th><td><u>	V_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN(1U)</u></td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td><u>#define <dfn class="macro" id="_M/S_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN" data-ref="_M/S_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN">S_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN</dfn>	2</u></td></tr>
<tr><th id="1588">1588</th><td><u>#define <dfn class="macro" id="_M/M_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN" data-ref="_M/M_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN">M_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN</dfn>	0x1</u></td></tr>
<tr><th id="1589">1589</th><td><u>#define <dfn class="macro" id="_M/V_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN" data-ref="_M/V_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN">V_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN</dfn>(x)	\</u></td></tr>
<tr><th id="1590">1590</th><td><u>	((x) &lt;&lt; S_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN)</u></td></tr>
<tr><th id="1591">1591</th><td><u>#define <dfn class="macro" id="_M/G_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN" data-ref="_M/G_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN">G_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN</dfn>(x)	\</u></td></tr>
<tr><th id="1592">1592</th><td><u>	(((x) &gt;&gt; S_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN) &amp; \</u></td></tr>
<tr><th id="1593">1593</th><td><u>	 M_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN)</u></td></tr>
<tr><th id="1594">1594</th><td><u>#define <dfn class="macro" id="_M/F_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN" data-ref="_M/F_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN">F_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN</dfn>	\</u></td></tr>
<tr><th id="1595">1595</th><td><u>	V_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN(1U)</u></td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td><u>#define <dfn class="macro" id="_M/S_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN" data-ref="_M/S_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN">S_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN</dfn>	1</u></td></tr>
<tr><th id="1598">1598</th><td><u>#define <dfn class="macro" id="_M/M_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN" data-ref="_M/M_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN">M_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN</dfn>	0x1</u></td></tr>
<tr><th id="1599">1599</th><td><u>#define <dfn class="macro" id="_M/V_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN" data-ref="_M/V_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN">V_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN</dfn>(x)	\</u></td></tr>
<tr><th id="1600">1600</th><td><u>	((x) &lt;&lt; S_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN)</u></td></tr>
<tr><th id="1601">1601</th><td><u>#define <dfn class="macro" id="_M/G_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN" data-ref="_M/G_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN">G_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN</dfn>(x)	\</u></td></tr>
<tr><th id="1602">1602</th><td><u>	(((x) &gt;&gt; S_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN) &amp; \</u></td></tr>
<tr><th id="1603">1603</th><td><u>	 M_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN)</u></td></tr>
<tr><th id="1604">1604</th><td><u>#define <dfn class="macro" id="_M/F_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN" data-ref="_M/F_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN">F_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN</dfn>	\</u></td></tr>
<tr><th id="1605">1605</th><td><u>	V_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN(1U)</u></td></tr>
<tr><th id="1606">1606</th><td></td></tr>
<tr><th id="1607">1607</th><td><u>#define <dfn class="macro" id="_M/S_FW_RSS_VI_CONFIG_CMD_UDPEN" data-ref="_M/S_FW_RSS_VI_CONFIG_CMD_UDPEN">S_FW_RSS_VI_CONFIG_CMD_UDPEN</dfn>	0</u></td></tr>
<tr><th id="1608">1608</th><td><u>#define <dfn class="macro" id="_M/M_FW_RSS_VI_CONFIG_CMD_UDPEN" data-ref="_M/M_FW_RSS_VI_CONFIG_CMD_UDPEN">M_FW_RSS_VI_CONFIG_CMD_UDPEN</dfn>	0x1</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define <dfn class="macro" id="_M/V_FW_RSS_VI_CONFIG_CMD_UDPEN" data-ref="_M/V_FW_RSS_VI_CONFIG_CMD_UDPEN">V_FW_RSS_VI_CONFIG_CMD_UDPEN</dfn>(x)	((x) &lt;&lt; S_FW_RSS_VI_CONFIG_CMD_UDPEN)</u></td></tr>
<tr><th id="1610">1610</th><td><u>#define <dfn class="macro" id="_M/G_FW_RSS_VI_CONFIG_CMD_UDPEN" data-ref="_M/G_FW_RSS_VI_CONFIG_CMD_UDPEN">G_FW_RSS_VI_CONFIG_CMD_UDPEN</dfn>(x)	\</u></td></tr>
<tr><th id="1611">1611</th><td><u>	(((x) &gt;&gt; S_FW_RSS_VI_CONFIG_CMD_UDPEN) &amp; M_FW_RSS_VI_CONFIG_CMD_UDPEN)</u></td></tr>
<tr><th id="1612">1612</th><td><u>#define <dfn class="macro" id="_M/F_FW_RSS_VI_CONFIG_CMD_UDPEN" data-ref="_M/F_FW_RSS_VI_CONFIG_CMD_UDPEN">F_FW_RSS_VI_CONFIG_CMD_UDPEN</dfn>	V_FW_RSS_VI_CONFIG_CMD_UDPEN(1U)</u></td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td><i>/******************************************************************************</i></td></tr>
<tr><th id="1615">1615</th><td><i> *   D E B U G   C O M M A N D s</i></td></tr>
<tr><th id="1616">1616</th><td><i> ******************************************************/</i></td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td><b>struct</b> <dfn class="type def" id="fw_debug_cmd" title='fw_debug_cmd' data-ref="fw_debug_cmd">fw_debug_cmd</dfn> {</td></tr>
<tr><th id="1619">1619</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_debug_cmd::op_type" title='fw_debug_cmd::op_type' data-ref="fw_debug_cmd::op_type">op_type</dfn>;</td></tr>
<tr><th id="1620">1620</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_debug_cmd::len16_pkd" title='fw_debug_cmd::len16_pkd' data-ref="fw_debug_cmd::len16_pkd">len16_pkd</dfn>;</td></tr>
<tr><th id="1621">1621</th><td>	<b>union</b> <dfn class="type def" id="fw_debug" title='fw_debug' data-ref="fw_debug"><a class="type" href="#fw_debug" title='fw_debug' data-ref="fw_debug">fw_debug</a></dfn> {</td></tr>
<tr><th id="1622">1622</th><td>		<b>struct</b> <dfn class="type def" id="fw_debug_assert" title='fw_debug_assert' data-ref="fw_debug_assert"><a class="type" href="#fw_debug_assert" title='fw_debug_assert' data-ref="fw_debug_assert">fw_debug_assert</a></dfn> {</td></tr>
<tr><th id="1623">1623</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_debug_assert::fcid" title='fw_debug_assert::fcid' data-ref="fw_debug_assert::fcid">fcid</dfn>;</td></tr>
<tr><th id="1624">1624</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_debug_assert::line" title='fw_debug_assert::line' data-ref="fw_debug_assert::line">line</dfn>;</td></tr>
<tr><th id="1625">1625</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_debug_assert::x" title='fw_debug_assert::x' data-ref="fw_debug_assert::x">x</dfn>;</td></tr>
<tr><th id="1626">1626</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_debug_assert::y" title='fw_debug_assert::y' data-ref="fw_debug_assert::y">y</dfn>;</td></tr>
<tr><th id="1627">1627</th><td>			<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_debug_assert::filename_0_7" title='fw_debug_assert::filename_0_7' data-ref="fw_debug_assert::filename_0_7">filename_0_7</dfn>[<var>8</var>];</td></tr>
<tr><th id="1628">1628</th><td>			<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>   <dfn class="decl field" id="fw_debug_assert::filename_8_15" title='fw_debug_assert::filename_8_15' data-ref="fw_debug_assert::filename_8_15">filename_8_15</dfn>[<var>8</var>];</td></tr>
<tr><th id="1629">1629</th><td>			<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="fw_debug_assert::r3" title='fw_debug_assert::r3' data-ref="fw_debug_assert::r3">r3</dfn>;</td></tr>
<tr><th id="1630">1630</th><td>		} <dfn class="decl field" id="fw_debug::assert" title='fw_debug::assert' data-ref="fw_debug::assert">assert</dfn>;</td></tr>
<tr><th id="1631">1631</th><td>		<b>struct</b> <dfn class="type def" id="fw_debug_prt" title='fw_debug_prt' data-ref="fw_debug_prt"><a class="type" href="#fw_debug_prt" title='fw_debug_prt' data-ref="fw_debug_prt">fw_debug_prt</a></dfn> {</td></tr>
<tr><th id="1632">1632</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_debug_prt::dprtstridx" title='fw_debug_prt::dprtstridx' data-ref="fw_debug_prt::dprtstridx">dprtstridx</dfn>;</td></tr>
<tr><th id="1633">1633</th><td>			<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fw_debug_prt::r3" title='fw_debug_prt::r3' data-ref="fw_debug_prt::r3">r3</dfn>[<var>3</var>];</td></tr>
<tr><th id="1634">1634</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_debug_prt::dprtstrparam0" title='fw_debug_prt::dprtstrparam0' data-ref="fw_debug_prt::dprtstrparam0">dprtstrparam0</dfn>;</td></tr>
<tr><th id="1635">1635</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_debug_prt::dprtstrparam1" title='fw_debug_prt::dprtstrparam1' data-ref="fw_debug_prt::dprtstrparam1">dprtstrparam1</dfn>;</td></tr>
<tr><th id="1636">1636</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_debug_prt::dprtstrparam2" title='fw_debug_prt::dprtstrparam2' data-ref="fw_debug_prt::dprtstrparam2">dprtstrparam2</dfn>;</td></tr>
<tr><th id="1637">1637</th><td>			<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="fw_debug_prt::dprtstrparam3" title='fw_debug_prt::dprtstrparam3' data-ref="fw_debug_prt::dprtstrparam3">dprtstrparam3</dfn>;</td></tr>
<tr><th id="1638">1638</th><td>		} <dfn class="decl field" id="fw_debug::prt" title='fw_debug::prt' data-ref="fw_debug::prt">prt</dfn>;</td></tr>
<tr><th id="1639">1639</th><td>	} <dfn class="decl field" id="fw_debug_cmd::u" title='fw_debug_cmd::u' data-ref="fw_debug_cmd::u">u</dfn>;</td></tr>
<tr><th id="1640">1640</th><td>};</td></tr>
<tr><th id="1641">1641</th><td></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/S_FW_DEBUG_CMD_TYPE" data-ref="_M/S_FW_DEBUG_CMD_TYPE">S_FW_DEBUG_CMD_TYPE</dfn>	0</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define <dfn class="macro" id="_M/M_FW_DEBUG_CMD_TYPE" data-ref="_M/M_FW_DEBUG_CMD_TYPE">M_FW_DEBUG_CMD_TYPE</dfn>	0xff</u></td></tr>
<tr><th id="1644">1644</th><td><u>#define <dfn class="macro" id="_M/V_FW_DEBUG_CMD_TYPE" data-ref="_M/V_FW_DEBUG_CMD_TYPE">V_FW_DEBUG_CMD_TYPE</dfn>(x)	((x) &lt;&lt; S_FW_DEBUG_CMD_TYPE)</u></td></tr>
<tr><th id="1645">1645</th><td><u>#define <dfn class="macro" id="_M/G_FW_DEBUG_CMD_TYPE" data-ref="_M/G_FW_DEBUG_CMD_TYPE">G_FW_DEBUG_CMD_TYPE</dfn>(x)	\</u></td></tr>
<tr><th id="1646">1646</th><td><u>	(((x) &gt;&gt; S_FW_DEBUG_CMD_TYPE) &amp; M_FW_DEBUG_CMD_TYPE)</u></td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td><i>/******************************************************************************</i></td></tr>
<tr><th id="1649">1649</th><td><i> *   P C I E   F W   R E G I S T E R</i></td></tr>
<tr><th id="1650">1650</th><td><i> **************************************/</i></td></tr>
<tr><th id="1651">1651</th><td></td></tr>
<tr><th id="1652">1652</th><td><i>/*</i></td></tr>
<tr><th id="1653">1653</th><td><i> * Register definitions for the PCIE_FW register which the firmware uses</i></td></tr>
<tr><th id="1654">1654</th><td><i> * to retain status across RESETs.  This register should be considered</i></td></tr>
<tr><th id="1655">1655</th><td><i> * as a READ-ONLY register for Host Software and only to be used to</i></td></tr>
<tr><th id="1656">1656</th><td><i> * track firmware initialization/error state, etc.</i></td></tr>
<tr><th id="1657">1657</th><td><i> */</i></td></tr>
<tr><th id="1658">1658</th><td><u>#define <dfn class="macro" id="_M/S_PCIE_FW_ERR" data-ref="_M/S_PCIE_FW_ERR">S_PCIE_FW_ERR</dfn>		31</u></td></tr>
<tr><th id="1659">1659</th><td><u>#define <dfn class="macro" id="_M/M_PCIE_FW_ERR" data-ref="_M/M_PCIE_FW_ERR">M_PCIE_FW_ERR</dfn>		0x1</u></td></tr>
<tr><th id="1660">1660</th><td><u>#define <dfn class="macro" id="_M/V_PCIE_FW_ERR" data-ref="_M/V_PCIE_FW_ERR">V_PCIE_FW_ERR</dfn>(x)	((x) &lt;&lt; S_PCIE_FW_ERR)</u></td></tr>
<tr><th id="1661">1661</th><td><u>#define <dfn class="macro" id="_M/G_PCIE_FW_ERR" data-ref="_M/G_PCIE_FW_ERR">G_PCIE_FW_ERR</dfn>(x)	(((x) &gt;&gt; S_PCIE_FW_ERR) &amp; M_PCIE_FW_ERR)</u></td></tr>
<tr><th id="1662">1662</th><td><u>#define <dfn class="macro" id="_M/F_PCIE_FW_ERR" data-ref="_M/F_PCIE_FW_ERR">F_PCIE_FW_ERR</dfn>		V_PCIE_FW_ERR(1U)</u></td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td><u>#define <dfn class="macro" id="_M/S_PCIE_FW_INIT" data-ref="_M/S_PCIE_FW_INIT">S_PCIE_FW_INIT</dfn>		30</u></td></tr>
<tr><th id="1665">1665</th><td><u>#define <dfn class="macro" id="_M/M_PCIE_FW_INIT" data-ref="_M/M_PCIE_FW_INIT">M_PCIE_FW_INIT</dfn>		0x1</u></td></tr>
<tr><th id="1666">1666</th><td><u>#define <dfn class="macro" id="_M/V_PCIE_FW_INIT" data-ref="_M/V_PCIE_FW_INIT">V_PCIE_FW_INIT</dfn>(x)	((x) &lt;&lt; S_PCIE_FW_INIT)</u></td></tr>
<tr><th id="1667">1667</th><td><u>#define <dfn class="macro" id="_M/G_PCIE_FW_INIT" data-ref="_M/G_PCIE_FW_INIT">G_PCIE_FW_INIT</dfn>(x)	(((x) &gt;&gt; S_PCIE_FW_INIT) &amp; M_PCIE_FW_INIT)</u></td></tr>
<tr><th id="1668">1668</th><td><u>#define <dfn class="macro" id="_M/F_PCIE_FW_INIT" data-ref="_M/F_PCIE_FW_INIT">F_PCIE_FW_INIT</dfn>		V_PCIE_FW_INIT(1U)</u></td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td><u>#define <dfn class="macro" id="_M/S_PCIE_FW_HALT" data-ref="_M/S_PCIE_FW_HALT">S_PCIE_FW_HALT</dfn>          29</u></td></tr>
<tr><th id="1671">1671</th><td><u>#define <dfn class="macro" id="_M/M_PCIE_FW_HALT" data-ref="_M/M_PCIE_FW_HALT">M_PCIE_FW_HALT</dfn>          0x1</u></td></tr>
<tr><th id="1672">1672</th><td><u>#define <dfn class="macro" id="_M/V_PCIE_FW_HALT" data-ref="_M/V_PCIE_FW_HALT">V_PCIE_FW_HALT</dfn>(x)       ((x) &lt;&lt; S_PCIE_FW_HALT)</u></td></tr>
<tr><th id="1673">1673</th><td><u>#define <dfn class="macro" id="_M/G_PCIE_FW_HALT" data-ref="_M/G_PCIE_FW_HALT">G_PCIE_FW_HALT</dfn>(x)       (((x) &gt;&gt; S_PCIE_FW_HALT) &amp; M_PCIE_FW_HALT)</u></td></tr>
<tr><th id="1674">1674</th><td><u>#define <dfn class="macro" id="_M/F_PCIE_FW_HALT" data-ref="_M/F_PCIE_FW_HALT">F_PCIE_FW_HALT</dfn>          V_PCIE_FW_HALT(1U)</u></td></tr>
<tr><th id="1675">1675</th><td></td></tr>
<tr><th id="1676">1676</th><td><u>#define <dfn class="macro" id="_M/S_PCIE_FW_EVAL" data-ref="_M/S_PCIE_FW_EVAL">S_PCIE_FW_EVAL</dfn>		24</u></td></tr>
<tr><th id="1677">1677</th><td><u>#define <dfn class="macro" id="_M/M_PCIE_FW_EVAL" data-ref="_M/M_PCIE_FW_EVAL">M_PCIE_FW_EVAL</dfn>		0x7</u></td></tr>
<tr><th id="1678">1678</th><td><u>#define <dfn class="macro" id="_M/V_PCIE_FW_EVAL" data-ref="_M/V_PCIE_FW_EVAL">V_PCIE_FW_EVAL</dfn>(x)	((x) &lt;&lt; S_PCIE_FW_EVAL)</u></td></tr>
<tr><th id="1679">1679</th><td><u>#define <dfn class="macro" id="_M/G_PCIE_FW_EVAL" data-ref="_M/G_PCIE_FW_EVAL">G_PCIE_FW_EVAL</dfn>(x)	(((x) &gt;&gt; S_PCIE_FW_EVAL) &amp; M_PCIE_FW_EVAL)</u></td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td><u>#define <dfn class="macro" id="_M/S_PCIE_FW_MASTER_VLD" data-ref="_M/S_PCIE_FW_MASTER_VLD">S_PCIE_FW_MASTER_VLD</dfn>	15</u></td></tr>
<tr><th id="1682">1682</th><td><u>#define <dfn class="macro" id="_M/M_PCIE_FW_MASTER_VLD" data-ref="_M/M_PCIE_FW_MASTER_VLD">M_PCIE_FW_MASTER_VLD</dfn>	0x1</u></td></tr>
<tr><th id="1683">1683</th><td><u>#define <dfn class="macro" id="_M/V_PCIE_FW_MASTER_VLD" data-ref="_M/V_PCIE_FW_MASTER_VLD">V_PCIE_FW_MASTER_VLD</dfn>(x)	((x) &lt;&lt; S_PCIE_FW_MASTER_VLD)</u></td></tr>
<tr><th id="1684">1684</th><td><u>#define <dfn class="macro" id="_M/G_PCIE_FW_MASTER_VLD" data-ref="_M/G_PCIE_FW_MASTER_VLD">G_PCIE_FW_MASTER_VLD</dfn>(x)	\</u></td></tr>
<tr><th id="1685">1685</th><td><u>	(((x) &gt;&gt; S_PCIE_FW_MASTER_VLD) &amp; M_PCIE_FW_MASTER_VLD)</u></td></tr>
<tr><th id="1686">1686</th><td><u>#define <dfn class="macro" id="_M/F_PCIE_FW_MASTER_VLD" data-ref="_M/F_PCIE_FW_MASTER_VLD">F_PCIE_FW_MASTER_VLD</dfn>	V_PCIE_FW_MASTER_VLD(1U)</u></td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td><u>#define <dfn class="macro" id="_M/S_PCIE_FW_MASTER" data-ref="_M/S_PCIE_FW_MASTER">S_PCIE_FW_MASTER</dfn>	12</u></td></tr>
<tr><th id="1689">1689</th><td><u>#define <dfn class="macro" id="_M/M_PCIE_FW_MASTER" data-ref="_M/M_PCIE_FW_MASTER">M_PCIE_FW_MASTER</dfn>	0x7</u></td></tr>
<tr><th id="1690">1690</th><td><u>#define <dfn class="macro" id="_M/V_PCIE_FW_MASTER" data-ref="_M/V_PCIE_FW_MASTER">V_PCIE_FW_MASTER</dfn>(x)	((x) &lt;&lt; S_PCIE_FW_MASTER)</u></td></tr>
<tr><th id="1691">1691</th><td><u>#define <dfn class="macro" id="_M/G_PCIE_FW_MASTER" data-ref="_M/G_PCIE_FW_MASTER">G_PCIE_FW_MASTER</dfn>(x)	(((x) &gt;&gt; S_PCIE_FW_MASTER) &amp; M_PCIE_FW_MASTER)</u></td></tr>
<tr><th id="1692">1692</th><td></td></tr>
<tr><th id="1693">1693</th><td><i>/******************************************************************************</i></td></tr>
<tr><th id="1694">1694</th><td><i> *   B I N A R Y   H E A D E R   F O R M A T</i></td></tr>
<tr><th id="1695">1695</th><td><i> **********************************************/</i></td></tr>
<tr><th id="1696">1696</th><td></td></tr>
<tr><th id="1697">1697</th><td><i>/*</i></td></tr>
<tr><th id="1698">1698</th><td><i> * firmware binary header format</i></td></tr>
<tr><th id="1699">1699</th><td><i> */</i></td></tr>
<tr><th id="1700">1700</th><td><b>struct</b> <dfn class="type def" id="fw_hdr" title='fw_hdr' data-ref="fw_hdr">fw_hdr</dfn> {</td></tr>
<tr><th id="1701">1701</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>	<dfn class="decl field" id="fw_hdr::ver" title='fw_hdr::ver' data-ref="fw_hdr::ver">ver</dfn>;</td></tr>
<tr><th id="1702">1702</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>	<dfn class="decl field" id="fw_hdr::chip" title='fw_hdr::chip' data-ref="fw_hdr::chip">chip</dfn>;			<i>/* terminator chip family */</i></td></tr>
<tr><th id="1703">1703</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a>	<dfn class="decl field" id="fw_hdr::len512" title='fw_hdr::len512' data-ref="fw_hdr::len512">len512</dfn>;			<i>/* bin length in units of 512-bytes */</i></td></tr>
<tr><th id="1704">1704</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a>	<dfn class="decl field" id="fw_hdr::fw_ver" title='fw_hdr::fw_ver' data-ref="fw_hdr::fw_ver">fw_ver</dfn>;			<i>/* firmware version */</i></td></tr>
<tr><th id="1705">1705</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a>	<dfn class="decl field" id="fw_hdr::tp_microcode_ver" title='fw_hdr::tp_microcode_ver' data-ref="fw_hdr::tp_microcode_ver">tp_microcode_ver</dfn>;	<i>/* tcp processor microcode version */</i></td></tr>
<tr><th id="1706">1706</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>	<dfn class="decl field" id="fw_hdr::intfver_nic" title='fw_hdr::intfver_nic' data-ref="fw_hdr::intfver_nic">intfver_nic</dfn>;</td></tr>
<tr><th id="1707">1707</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>	<dfn class="decl field" id="fw_hdr::intfver_vnic" title='fw_hdr::intfver_vnic' data-ref="fw_hdr::intfver_vnic">intfver_vnic</dfn>;</td></tr>
<tr><th id="1708">1708</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>	<dfn class="decl field" id="fw_hdr::intfver_ofld" title='fw_hdr::intfver_ofld' data-ref="fw_hdr::intfver_ofld">intfver_ofld</dfn>;</td></tr>
<tr><th id="1709">1709</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>	<dfn class="decl field" id="fw_hdr::intfver_ri" title='fw_hdr::intfver_ri' data-ref="fw_hdr::intfver_ri">intfver_ri</dfn>;</td></tr>
<tr><th id="1710">1710</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>	<dfn class="decl field" id="fw_hdr::intfver_iscsipdu" title='fw_hdr::intfver_iscsipdu' data-ref="fw_hdr::intfver_iscsipdu">intfver_iscsipdu</dfn>;</td></tr>
<tr><th id="1711">1711</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>	<dfn class="decl field" id="fw_hdr::intfver_iscsi" title='fw_hdr::intfver_iscsi' data-ref="fw_hdr::intfver_iscsi">intfver_iscsi</dfn>;</td></tr>
<tr><th id="1712">1712</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>	<dfn class="decl field" id="fw_hdr::intfver_fcoepdu" title='fw_hdr::intfver_fcoepdu' data-ref="fw_hdr::intfver_fcoepdu">intfver_fcoepdu</dfn>;</td></tr>
<tr><th id="1713">1713</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a>	<dfn class="decl field" id="fw_hdr::intfver_fcoe" title='fw_hdr::intfver_fcoe' data-ref="fw_hdr::intfver_fcoe">intfver_fcoe</dfn>;</td></tr>
<tr><th id="1714">1714</th><td>	<a class="macro" href="../cxgbe_compat.h.html#165" title="uint32_t" data-ref="_M/__u32">__u32</a>	<dfn class="decl field" id="fw_hdr::reserved2" title='fw_hdr::reserved2' data-ref="fw_hdr::reserved2">reserved2</dfn>;</td></tr>
<tr><th id="1715">1715</th><td>	<a class="macro" href="../cxgbe_compat.h.html#165" title="uint32_t" data-ref="_M/__u32">__u32</a>	<dfn class="decl field" id="fw_hdr::reserved3" title='fw_hdr::reserved3' data-ref="fw_hdr::reserved3">reserved3</dfn>;</td></tr>
<tr><th id="1716">1716</th><td>	<a class="macro" href="../cxgbe_compat.h.html#165" title="uint32_t" data-ref="_M/__u32">__u32</a>	<dfn class="decl field" id="fw_hdr::magic" title='fw_hdr::magic' data-ref="fw_hdr::magic">magic</dfn>;			<i>/* runtime or bootstrap fw */</i></td></tr>
<tr><th id="1717">1717</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a>	<dfn class="decl field" id="fw_hdr::flags" title='fw_hdr::flags' data-ref="fw_hdr::flags">flags</dfn>;</td></tr>
<tr><th id="1718">1718</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a>	<dfn class="decl field" id="fw_hdr::reserved6" title='fw_hdr::reserved6' data-ref="fw_hdr::reserved6">reserved6</dfn>[<var>23</var>];</td></tr>
<tr><th id="1719">1719</th><td>};</td></tr>
<tr><th id="1720">1720</th><td></td></tr>
<tr><th id="1721">1721</th><td><u>#define <dfn class="macro" id="_M/S_FW_HDR_FW_VER_MAJOR" data-ref="_M/S_FW_HDR_FW_VER_MAJOR">S_FW_HDR_FW_VER_MAJOR</dfn>	24</u></td></tr>
<tr><th id="1722">1722</th><td><u>#define <dfn class="macro" id="_M/M_FW_HDR_FW_VER_MAJOR" data-ref="_M/M_FW_HDR_FW_VER_MAJOR">M_FW_HDR_FW_VER_MAJOR</dfn>	0xff</u></td></tr>
<tr><th id="1723">1723</th><td><u>#define <dfn class="macro" id="_M/V_FW_HDR_FW_VER_MAJOR" data-ref="_M/V_FW_HDR_FW_VER_MAJOR">V_FW_HDR_FW_VER_MAJOR</dfn>(x) \</u></td></tr>
<tr><th id="1724">1724</th><td><u>	((x) &lt;&lt; S_FW_HDR_FW_VER_MAJOR)</u></td></tr>
<tr><th id="1725">1725</th><td><u>#define <dfn class="macro" id="_M/G_FW_HDR_FW_VER_MAJOR" data-ref="_M/G_FW_HDR_FW_VER_MAJOR">G_FW_HDR_FW_VER_MAJOR</dfn>(x) \</u></td></tr>
<tr><th id="1726">1726</th><td><u>	(((x) &gt;&gt; S_FW_HDR_FW_VER_MAJOR) &amp; M_FW_HDR_FW_VER_MAJOR)</u></td></tr>
<tr><th id="1727">1727</th><td></td></tr>
<tr><th id="1728">1728</th><td><u>#define <dfn class="macro" id="_M/S_FW_HDR_FW_VER_MINOR" data-ref="_M/S_FW_HDR_FW_VER_MINOR">S_FW_HDR_FW_VER_MINOR</dfn>	16</u></td></tr>
<tr><th id="1729">1729</th><td><u>#define <dfn class="macro" id="_M/M_FW_HDR_FW_VER_MINOR" data-ref="_M/M_FW_HDR_FW_VER_MINOR">M_FW_HDR_FW_VER_MINOR</dfn>	0xff</u></td></tr>
<tr><th id="1730">1730</th><td><u>#define <dfn class="macro" id="_M/V_FW_HDR_FW_VER_MINOR" data-ref="_M/V_FW_HDR_FW_VER_MINOR">V_FW_HDR_FW_VER_MINOR</dfn>(x) \</u></td></tr>
<tr><th id="1731">1731</th><td><u>	((x) &lt;&lt; S_FW_HDR_FW_VER_MINOR)</u></td></tr>
<tr><th id="1732">1732</th><td><u>#define <dfn class="macro" id="_M/G_FW_HDR_FW_VER_MINOR" data-ref="_M/G_FW_HDR_FW_VER_MINOR">G_FW_HDR_FW_VER_MINOR</dfn>(x) \</u></td></tr>
<tr><th id="1733">1733</th><td><u>	(((x) &gt;&gt; S_FW_HDR_FW_VER_MINOR) &amp; M_FW_HDR_FW_VER_MINOR)</u></td></tr>
<tr><th id="1734">1734</th><td></td></tr>
<tr><th id="1735">1735</th><td><u>#define <dfn class="macro" id="_M/S_FW_HDR_FW_VER_MICRO" data-ref="_M/S_FW_HDR_FW_VER_MICRO">S_FW_HDR_FW_VER_MICRO</dfn>	8</u></td></tr>
<tr><th id="1736">1736</th><td><u>#define <dfn class="macro" id="_M/M_FW_HDR_FW_VER_MICRO" data-ref="_M/M_FW_HDR_FW_VER_MICRO">M_FW_HDR_FW_VER_MICRO</dfn>	0xff</u></td></tr>
<tr><th id="1737">1737</th><td><u>#define <dfn class="macro" id="_M/V_FW_HDR_FW_VER_MICRO" data-ref="_M/V_FW_HDR_FW_VER_MICRO">V_FW_HDR_FW_VER_MICRO</dfn>(x) \</u></td></tr>
<tr><th id="1738">1738</th><td><u>	((x) &lt;&lt; S_FW_HDR_FW_VER_MICRO)</u></td></tr>
<tr><th id="1739">1739</th><td><u>#define <dfn class="macro" id="_M/G_FW_HDR_FW_VER_MICRO" data-ref="_M/G_FW_HDR_FW_VER_MICRO">G_FW_HDR_FW_VER_MICRO</dfn>(x) \</u></td></tr>
<tr><th id="1740">1740</th><td><u>	(((x) &gt;&gt; S_FW_HDR_FW_VER_MICRO) &amp; M_FW_HDR_FW_VER_MICRO)</u></td></tr>
<tr><th id="1741">1741</th><td></td></tr>
<tr><th id="1742">1742</th><td><u>#define <dfn class="macro" id="_M/S_FW_HDR_FW_VER_BUILD" data-ref="_M/S_FW_HDR_FW_VER_BUILD">S_FW_HDR_FW_VER_BUILD</dfn>	0</u></td></tr>
<tr><th id="1743">1743</th><td><u>#define <dfn class="macro" id="_M/M_FW_HDR_FW_VER_BUILD" data-ref="_M/M_FW_HDR_FW_VER_BUILD">M_FW_HDR_FW_VER_BUILD</dfn>	0xff</u></td></tr>
<tr><th id="1744">1744</th><td><u>#define <dfn class="macro" id="_M/V_FW_HDR_FW_VER_BUILD" data-ref="_M/V_FW_HDR_FW_VER_BUILD">V_FW_HDR_FW_VER_BUILD</dfn>(x) \</u></td></tr>
<tr><th id="1745">1745</th><td><u>	((x) &lt;&lt; S_FW_HDR_FW_VER_BUILD)</u></td></tr>
<tr><th id="1746">1746</th><td><u>#define <dfn class="macro" id="_M/G_FW_HDR_FW_VER_BUILD" data-ref="_M/G_FW_HDR_FW_VER_BUILD">G_FW_HDR_FW_VER_BUILD</dfn>(x) \</u></td></tr>
<tr><th id="1747">1747</th><td><u>	(((x) &gt;&gt; S_FW_HDR_FW_VER_BUILD) &amp; M_FW_HDR_FW_VER_BUILD)</u></td></tr>
<tr><th id="1748">1748</th><td></td></tr>
<tr><th id="1749">1749</th><td><u>#<span data-ppcond="34">endif</span> /* _T4FW_INTERFACE_H_ */</u></td></tr>
<tr><th id="1750">1750</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='t4_hw.c.html'>vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/t4_hw.c</a><br/>Generated on <em>2018-Jul-30</em> from project vpp_1804 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
