
# Configuration file for the carbon simulator
[general]
output_file = "sim.out"

# Total number of cores in all processes
total_cores = 11

# Total number of processes
num_processes = 1

enable_dcache_modeling = true
enable_icache_modeling = false
enable_performance_modeling = true

enable_shared_mem = true
enable_syscall_modeling = true

enable_logging = true
log_disabled_modules = "" # use space-delimited relative paths, such as "../common/core/core.cc ../common/system/lcp.cc"

[core/static_instruction_costs]
ADD=1
SUB=1
MUL=25
DIV=25
FADD=1
FSUB=1
FMUL=50
FDIV=50
GENERIC=1

[process_map]
process0 = "127.0.0.1"
process1 = "127.0.0.1"
process2 = "127.0.0.1"
process3 = "127.0.0.1"
process4 = "127.0.0.1"
process5 = "127.0.0.1"
process6 = "127.0.0.1"
process7 = "127.0.0.1"
process8 = "127.0.0.1"
process9 = "127.0.0.1"
process10 = "127.0.0.1"
process11 = "127.0.0.1"
process12 = "127.0.0.1"
process13 = "127.0.0.1"
process14 = "127.0.0.1"
process15 = "127.0.0.1"
process16 = "127.0.0.1"

[ocache]
track_dcache_loads = false
track_dcache_stores = false
dcache_threshold_hit = 100
dcache_threshold_miss = 100

icache_track_insts = false
icache_threshold_hit = 100
icache_threshold_miss = 100

cache_size = 64
line_size = 32
associativity = 8
mutation_interval =  0

dcache_size = 32
dcache_associativity = 4
dcache_max_search_depth = 1
icache_size = 32
icache_associativity = 4
icache_max_search_depth = 1

[dram]
ahl_param = 8
dram_access_cost = 100
max_sharers= 4

[network]
user_model = analytical
memory_model = analytical
system_model = magic

[stack]
stack_base = 2415919104
stack_size_per_core = 4194304
