#           time             counts unit events
     0.050076220         88,151,157      mem_inst_retired.any                                          (39.39%)
     0.050076220            537,442      branch-misses                                                 (43.55%)
     0.050076220        176,815,870      instructions              #    1.71  insn per cycle           (51.61%)
     0.050076220        103,317,931      cycles                                                        (51.61%)
     0.050076220          4,419,760      L1-icache-load-misses                                         (51.61%)
     0.050076220         41,001,869      L1-dcache-loads                                               (44.49%)
     0.050076220          1,091,549      L1-dcache-load-misses     #    2.66% of all L1-dcache accesses  (40.31%)
     0.050076220            222,352      L2-loads                                                      (32.25%)
     0.050076220              5,401      L2-load-misses            #    2.28% of all LL-cache accesses  (32.25%)
     0.050076220            250,769      LLC-loads                                                     (32.26%)
     0.050076220              5,207      LLC-load-misses           #    2.20% of all LL-cache accesses  (32.26%)
     0.100422759         99,942,409      mem_inst_retired.any                                          (31.78%)
     0.100422759            589,202      branch-misses                                                 (35.63%)
     0.100422759        217,202,845      instructions              #    1.67  insn per cycle           (51.52%)
     0.100422759        130,322,142      cycles                                                        (52.32%)
     0.100422759          6,829,202      L1-icache-load-misses                                         (52.32%)
     0.100422759         64,700,029      L1-dcache-loads                                               (52.32%)
     0.100422759          2,645,945      L1-dcache-load-misses     #    4.09% of all L1-dcache accesses  (48.50%)
     0.100422759            484,763      L2-loads                                                      (31.79%)
     0.100422759              3,073      L2-load-misses            #    0.68% of all LL-cache accesses  (31.79%)
     0.100422759            414,663      LLC-loads                                                     (31.79%)
     0.100422759              3,485      LLC-load-misses           #    0.77% of all LL-cache accesses  (31.79%)
     0.150711579         98,214,914      mem_inst_retired.any                                          (31.80%)
     0.150711579            580,528      branch-misses                                                 (31.82%)
     0.150711579        220,826,828      instructions              #    1.70  insn per cycle           (39.77%)
     0.150711579        130,205,084      cycles                                                        (46.92%)
     0.150711579          5,892,462      L1-icache-load-misses                                         (52.28%)
     0.150711579         65,837,893      L1-dcache-loads                                               (52.29%)
     0.150711579          2,291,156      L1-dcache-load-misses     #    3.48% of all L1-dcache accesses  (52.29%)
     0.150711579            363,500      L2-loads                                                      (37.20%)
     0.150711579              6,055      L2-load-misses            #    1.53% of all LL-cache accesses  (31.80%)
     0.150711579            429,403      LLC-loads                                                     (31.80%)
     0.150711579              7,279      LLC-load-misses           #    1.84% of all LL-cache accesses  (31.80%)
     0.201003151         86,545,384      mem_inst_retired.any                                          (31.81%)
     0.201003151            777,666      branch-misses                                                 (31.81%)
     0.201003151        225,992,386      instructions              #    1.74  insn per cycle           (39.76%)
     0.201003151        130,091,997      cycles                                                        (39.76%)
     0.201003151          2,080,760      L1-icache-load-misses                                         (42.35%)
     0.201003151         63,504,796      L1-dcache-loads                                               (50.31%)
     0.201003151          2,992,320      L1-dcache-load-misses     #    4.71% of all L1-dcache accesses  (52.28%)
     0.201003151            361,881      L2-loads                                                      (44.33%)
     0.201003151             19,086      L2-load-misses            #    5.33% of all LL-cache accesses  (41.76%)
     0.201003151            354,800      LLC-loads                                                     (33.80%)
     0.201003151             30,101      LLC-load-misses           #    8.40% of all LL-cache accesses  (31.82%)
     0.251316435         95,158,831      mem_inst_retired.any                                          (31.80%)
     0.251316435            809,849      branch-misses                                                 (31.80%)
     0.251316435        237,011,154      instructions              #    1.82  insn per cycle           (39.75%)
     0.251316435        130,267,304      cycles                                                        (39.75%)
     0.251316435          2,262,391      L1-icache-load-misses                                         (39.75%)
     0.251316435         63,108,260      L1-dcache-loads                                               (39.75%)
     0.251316435          2,950,579      L1-dcache-load-misses     #    4.68% of all L1-dcache accesses  (45.73%)
     0.251316435            401,201      L2-loads                                                      (44.35%)
     0.251316435             21,514      L2-load-misses            #    5.49% of all LL-cache accesses  (44.35%)
     0.251316435            382,066      LLC-loads                                                     (44.35%)
     0.251316435             20,842      LLC-load-misses           #    5.32% of all LL-cache accesses  (38.38%)
     0.301611580         90,410,961      mem_inst_retired.any                                          (42.93%)
     0.301611580            853,822      branch-misses                                                 (34.98%)
     0.301611580        228,070,009      instructions              #    1.75  insn per cycle           (42.94%)
     0.301611580        130,226,268      cycles                                                        (39.76%)
     0.301611580          2,343,244      L1-icache-load-misses                                         (39.76%)
     0.301611580         65,233,439      L1-dcache-loads                                               (39.76%)
     0.301611580          3,071,509      L1-dcache-load-misses     #    4.71% of all L1-dcache accesses  (39.76%)
     0.301611580            346,874      L2-loads                                                      (33.19%)
     0.301611580             21,851      L2-load-misses            #    5.80% of all LL-cache accesses  (41.14%)
     0.301611580            406,460      LLC-loads                                                     (44.33%)
     0.301611580             44,524      LLC-load-misses           #   11.82% of all LL-cache accesses  (44.33%)
     0.351909610         94,548,725      mem_inst_retired.any                                          (44.33%)
     0.351909610            911,861      branch-misses                                                 (44.33%)
     0.351909610        226,195,509      instructions              #    1.74  insn per cycle           (52.29%)
     0.351909610        130,223,033      cycles                                                        (47.51%)
     0.351909610          1,909,315      L1-icache-load-misses                                         (39.76%)
     0.351909610         58,581,603      L1-dcache-loads                                               (39.76%)
     0.351909610          3,943,420      L1-dcache-load-misses     #    6.73% of all L1-dcache accesses  (39.76%)
     0.351909610            476,438      L2-loads                                                      (31.81%)
     0.351909610              6,123      L2-load-misses            #    1.32% of all LL-cache accesses  (31.81%)
     0.351909610            452,308      LLC-loads                                                     (36.57%)
     0.351909610              9,785      LLC-load-misses           #    2.11% of all LL-cache accesses  (44.33%)
     0.402210572         85,521,894      mem_inst_retired.any                                          (39.98%)
     0.402210572          1,313,226      branch-misses                                                 (44.33%)
     0.402210572        211,181,059      instructions              #    1.62  insn per cycle           (52.29%)
     0.402210572        130,202,429      cycles                                                        (52.28%)
     0.402210572          1,034,392      L1-icache-load-misses                                         (52.09%)
     0.402210572         64,744,816      L1-dcache-loads                                               (44.14%)
     0.402210572          4,098,789      L1-dcache-load-misses     #    6.33% of all L1-dcache accesses  (39.76%)
     0.402210572            439,578      L2-loads                                                      (31.81%)
     0.402210572             12,490      L2-load-misses            #    2.90% of all LL-cache accesses  (31.81%)
     0.402210572            421,255      LLC-loads                                                     (31.81%)
     0.402210572             12,427      LLC-load-misses           #    2.89% of all LL-cache accesses  (31.99%)
     0.452518125         85,524,390      mem_inst_retired.any                                          (31.81%)
     0.452518125          1,304,821      branch-misses                                                 (35.39%)
     0.452518125        206,800,886      instructions              #    1.59  insn per cycle           (51.29%)
     0.452518125        130,222,992      cycles                                                        (52.29%)
     0.452518125          1,206,214      L1-icache-load-misses                                         (52.29%)
     0.452518125         59,260,030      L1-dcache-loads                                               (52.29%)
     0.452518125          4,065,896      L1-dcache-load-misses     #    6.86% of all L1-dcache accesses  (48.72%)
     0.452518125            551,274      L2-loads                                                      (31.81%)
     0.452518125              9,145      L2-load-misses            #    1.70% of all LL-cache accesses  (31.81%)
     0.452518125            526,800      LLC-loads                                                     (31.81%)
     0.452518125             10,988      LLC-load-misses           #    2.04% of all LL-cache accesses  (31.81%)
     0.502811946         89,212,418      mem_inst_retired.any                                          (31.81%)
     0.502811946          1,155,694      branch-misses                                                 (31.81%)
     0.502811946        220,950,956      instructions              #    1.70  insn per cycle           (39.76%)
     0.502811946        130,231,902      cycles                                                        (46.72%)
     0.502811946            936,170      L1-icache-load-misses                                         (52.28%)
     0.502811946         60,909,684      L1-dcache-loads                                               (52.28%)
     0.502811946          4,121,469      L1-dcache-load-misses     #    6.77% of all L1-dcache accesses  (52.28%)
     0.502811946            567,259      L2-loads                                                      (37.39%)
     0.502811946             10,677      L2-load-misses            #    1.79% of all LL-cache accesses  (31.81%)
     0.502811946            627,746      LLC-loads                                                     (31.81%)
     0.502811946              9,958      LLC-load-misses           #    1.67% of all LL-cache accesses  (31.81%)
     0.553116829         87,979,113      mem_inst_retired.any                                          (31.81%)
     0.553116829          1,202,499      branch-misses                                                 (31.81%)
     0.553116829        213,614,411      instructions              #    1.64  insn per cycle           (39.76%)
     0.553116829        130,162,490      cycles                                                        (39.76%)
     0.553116829            922,808      L1-icache-load-misses                                         (42.15%)
     0.553116829         59,174,124      L1-dcache-loads                                               (50.09%)
     0.553116829          4,123,156      L1-dcache-load-misses     #    6.97% of all L1-dcache accesses  (52.29%)
     0.553116829            551,071      L2-loads                                                      (44.34%)
     0.553116829             24,139      L2-load-misses            #    4.32% of all LL-cache accesses  (41.96%)
     0.553116829            566,879      LLC-loads                                                     (34.02%)
     0.553116829             20,539      LLC-load-misses           #    3.67% of all LL-cache accesses  (31.81%)
     0.603419932         89,039,759      mem_inst_retired.any                                          (31.81%)
     0.603419932          1,200,753      branch-misses                                                 (31.81%)
     0.603419932        215,172,984      instructions              #    1.65  insn per cycle           (39.76%)
     0.603419932        130,172,074      cycles                                                        (39.76%)
     0.603419932            874,521      L1-icache-load-misses                                         (39.76%)
     0.603419932         61,653,175      L1-dcache-loads                                               (39.76%)
     0.603419932          4,663,312      L1-dcache-load-misses     #    7.56% of all L1-dcache accesses  (45.51%)
     0.603419932            669,396      L2-loads                                                      (44.34%)
     0.603419932             25,591      L2-load-misses            #    4.10% of all LL-cache accesses  (44.34%)
     0.603419932            578,599      LLC-loads                                                     (44.33%)
     0.603419932             21,120      LLC-load-misses           #    3.38% of all LL-cache accesses  (38.60%)
     0.653717521         87,105,113      mem_inst_retired.any                                          (43.14%)
     0.653717521          1,208,110      branch-misses                                                 (35.19%)
     0.653717521        217,221,996      instructions              #    1.67  insn per cycle           (43.15%)
     0.653717521        130,139,574      cycles                                                        (39.75%)
     0.653717521          1,229,094      L1-icache-load-misses                                         (39.76%)
     0.653717521         64,336,035      L1-dcache-loads                                               (39.76%)
     0.653717521          4,267,979      L1-dcache-load-misses     #    6.63% of all L1-dcache accesses  (39.76%)
     0.653717521            535,916      L2-loads                                                      (32.99%)
     0.653717521             13,865      L2-load-misses            #    2.45% of all LL-cache accesses  (40.93%)
     0.653717521            595,440      LLC-loads                                                     (44.34%)
     0.653717521             21,760      LLC-load-misses           #    3.85% of all LL-cache accesses  (44.33%)
     0.704009759         82,991,580      mem_inst_retired.any                                          (44.33%)
     0.704009759          1,092,556      branch-misses                                                 (44.33%)
     0.704009759        212,657,399      instructions              #    1.63  insn per cycle           (52.28%)
     0.704009759        130,198,431      cycles                                                        (47.72%)
     0.704009759          1,016,005      L1-icache-load-misses                                         (39.78%)
     0.704009759         63,809,636      L1-dcache-loads                                               (39.76%)
     0.704009759          4,354,518      L1-dcache-load-misses     #    6.82% of all L1-dcache accesses  (39.76%)
     0.704009759            577,109      L2-loads                                                      (31.81%)
     0.704009759            272,122      L2-load-misses            #   48.69% of all LL-cache accesses  (31.81%)
     0.704009759            540,559      LLC-loads                                                     (36.36%)
     0.704009759            191,553      LLC-load-misses           #   34.28% of all LL-cache accesses  (44.31%)
     0.754324543         67,545,656      mem_inst_retired.any                                          (39.77%)
     0.754324543          1,184,948      branch-misses                                                 (44.35%)
     0.754324543        182,422,284      instructions              #    1.40  insn per cycle           (52.30%)
     0.754324543        130,259,901      cycles                                                        (52.29%)
     0.754324543          1,471,590      L1-icache-load-misses                                         (52.29%)
     0.754324543         60,466,945      L1-dcache-loads                                               (44.36%)
     0.754324543          2,943,237      L1-dcache-load-misses     #    4.87% of all L1-dcache accesses  (39.75%)
     0.754324543            412,138      L2-loads                                                      (31.80%)
     0.754324543             52,087      L2-load-misses            #   12.53% of all LL-cache accesses  (31.80%)
     0.754324543            419,249      LLC-loads                                                     (31.80%)
     0.754324543             11,445      LLC-load-misses           #    2.75% of all LL-cache accesses  (31.80%)
     0.804627393         87,661,794      mem_inst_retired.any                                          (31.81%)
     0.804627393          1,155,709      branch-misses                                                 (35.17%)
     0.804627393        216,251,859      instructions              #    1.66  insn per cycle           (51.07%)
     0.804627393        130,210,292      cycles                                                        (52.28%)
     0.804627393          2,094,771      L1-icache-load-misses                                         (52.28%)
     0.804627393         57,737,483      L1-dcache-loads                                               (52.28%)
     0.804627393          3,294,215      L1-dcache-load-misses     #    5.71% of all L1-dcache accesses  (48.94%)
     0.804627393            503,345      L2-loads                                                      (31.81%)
     0.804627393              1,527      L2-load-misses            #    0.32% of all LL-cache accesses  (31.81%)
     0.804627393            459,058      LLC-loads                                                     (31.81%)
     0.804627393              1,376      LLC-load-misses           #    0.29% of all LL-cache accesses  (31.81%)
     0.854929311         91,555,010      mem_inst_retired.any                                          (31.81%)
     0.854929311          1,113,866      branch-misses                                                 (31.80%)
     0.854929311        213,796,433      instructions              #    1.64  insn per cycle           (39.76%)
     0.854929311        130,229,414      cycles                                                        (46.50%)
     0.854929311          2,576,881      L1-icache-load-misses                                         (52.29%)
     0.854929311         53,604,160      L1-dcache-loads                                               (52.29%)
     0.854929311          2,652,026      L1-dcache-load-misses     #    4.95% of all L1-dcache accesses  (52.29%)
     0.854929311            476,690      L2-loads                                                      (37.62%)
     0.854929311              5,143      L2-load-misses            #    1.14% of all LL-cache accesses  (31.81%)
     0.854929311            423,030      LLC-loads                                                     (31.80%)
     0.854929311              7,681      LLC-load-misses           #    1.71% of all LL-cache accesses  (31.80%)
     0.905231127         62,560,661      mem_inst_retired.any                                          (31.81%)
     0.905231127          1,599,820      branch-misses                                                 (31.80%)
     0.905231127        161,425,356      instructions              #    1.24  insn per cycle           (39.75%)
     0.905231127        130,123,942      cycles                                                        (39.75%)
     0.905231127          3,217,030      L1-icache-load-misses                                         (41.91%)
     0.905231127         49,746,607      L1-dcache-loads                                               (49.86%)
     0.905231127          2,646,371      L1-dcache-load-misses     #    5.32% of all L1-dcache accesses  (52.29%)
     0.905231127            436,559      L2-loads                                                      (44.34%)
     0.905231127             10,466      L2-load-misses            #    2.61% of all LL-cache accesses  (42.20%)
     0.905231127            366,965      LLC-loads                                                     (34.25%)
     0.905231127             25,617      LLC-load-misses           #    6.38% of all LL-cache accesses  (31.81%)
     0.955526379         70,461,394      mem_inst_retired.any                                          (31.81%)
     0.955526379          1,341,944      branch-misses                                                 (31.81%)
     0.955526379        168,537,355      instructions              #    1.30  insn per cycle           (39.76%)
     0.955526379        130,107,944      cycles                                                        (39.76%)
     0.955526379          2,816,378      L1-icache-load-misses                                         (39.76%)
     0.955526379         47,202,345      L1-dcache-loads                                               (39.76%)
     0.955526379          2,290,431      L1-dcache-load-misses     #    4.85% of all L1-dcache accesses  (45.30%)
     0.955526379            395,769      L2-loads                                                      (44.33%)
     0.955526379             14,773      L2-load-misses            #    3.56% of all LL-cache accesses  (44.33%)
     0.955526379            434,237      LLC-loads                                                     (44.33%)
     0.955526379             24,796      LLC-load-misses           #    5.97% of all LL-cache accesses  (38.81%)
     1.005814203         74,887,115      mem_inst_retired.any                                          (43.33%)
     1.005814203          1,513,190      branch-misses                                                 (35.38%)
     1.005814203        178,131,046      instructions              #    1.37  insn per cycle           (43.34%)
     1.005814203        130,134,494      cycles                                                        (39.75%)
     1.005814203          2,515,795      L1-icache-load-misses                                         (39.78%)
     1.005814203         52,271,505      L1-dcache-loads                                               (39.78%)
     1.005814203          2,599,924      L1-dcache-load-misses     #    4.97% of all L1-dcache accesses  (39.78%)
     1.005814203            417,012      L2-loads                                                      (32.79%)
     1.005814203              5,866      L2-load-misses            #    1.41% of all LL-cache accesses  (40.74%)
     1.005814203            415,701      LLC-loads                                                     (44.33%)
     1.005814203              6,091      LLC-load-misses           #    1.46% of all LL-cache accesses  (44.31%)
     1.056107029         80,791,506      mem_inst_retired.any                                          (44.33%)
     1.056107029          1,475,452      branch-misses                                                 (44.32%)
     1.056107029        194,798,961      instructions              #    1.50  insn per cycle           (52.28%)
     1.056107029        130,166,436      cycles                                                        (47.91%)
     1.056107029          2,825,297      L1-icache-load-misses                                         (39.96%)
     1.056107029         48,634,809      L1-dcache-loads                                               (39.76%)
     1.056107029          2,246,801      L1-dcache-load-misses     #    4.62% of all L1-dcache accesses  (39.77%)
     1.056107029            390,388      L2-loads                                                      (31.81%)
     1.056107029              5,579      L2-load-misses            #    1.39% of all LL-cache accesses  (31.81%)
     1.056107029            411,595      LLC-loads                                                     (36.17%)
     1.056107029              4,283      LLC-load-misses           #    1.07% of all LL-cache accesses  (44.12%)
     1.106397570         79,635,021      mem_inst_retired.any                                          (39.60%)
     1.106397570          1,537,251      branch-misses                                                 (44.32%)
     1.106397570        186,735,239      instructions              #    1.43  insn per cycle           (52.28%)
     1.106397570        130,195,132      cycles                                                        (52.28%)
     1.106397570          2,371,867      L1-icache-load-misses                                         (52.28%)
     1.106397570         53,369,008      L1-dcache-loads                                               (44.52%)
     1.106397570          2,613,747      L1-dcache-load-misses     #    4.90% of all L1-dcache accesses  (39.77%)
     1.106397570            376,575      L2-loads                                                      (31.82%)
     1.106397570              4,815      L2-load-misses            #    1.27% of all LL-cache accesses  (31.82%)
     1.106397570            381,781      LLC-loads                                                     (31.82%)
     1.106397570              7,021      LLC-load-misses           #    1.85% of all LL-cache accesses  (31.82%)
     1.156726337         71,117,226      mem_inst_retired.any                                          (31.79%)
     1.156726337          1,335,034      branch-misses                                                 (35.00%)
     1.156726337        189,141,190      instructions              #    1.45  insn per cycle           (50.90%)
     1.156726337        130,192,559      cycles                                                        (52.31%)
     1.156726337          2,245,726      L1-icache-load-misses                                         (52.31%)
     1.156726337         53,079,846      L1-dcache-loads                                               (52.31%)
     1.156726337          2,883,047      L1-dcache-load-misses     #    5.43% of all L1-dcache accesses  (49.12%)
     1.156726337            536,006      L2-loads                                                      (31.79%)
     1.156726337             15,810      L2-load-misses            #    3.05% of all LL-cache accesses  (31.79%)
     1.156726337            499,664      LLC-loads                                                     (31.79%)
     1.156726337             16,380      LLC-load-misses           #    3.16% of all LL-cache accesses  (31.79%)
     1.207075745         69,197,572      mem_inst_retired.any                                          (31.77%)
     1.207075745          1,335,387      branch-misses                                                 (31.78%)
     1.207075745        199,981,694      instructions              #    1.53  insn per cycle           (39.72%)
     1.207075745        130,322,504      cycles                                                        (46.26%)
     1.207075745          2,224,752      L1-icache-load-misses                                         (52.34%)
     1.207075745         58,557,324      L1-dcache-loads                                               (52.34%)
     1.207075745          2,733,658      L1-dcache-load-misses     #    4.67% of all L1-dcache accesses  (52.34%)
     1.207075745            368,028      L2-loads                                                      (37.87%)
     1.207075745             25,592      L2-load-misses            #    6.95% of all LL-cache accesses  (31.77%)
     1.207075745            368,063      LLC-loads                                                     (31.77%)
     1.207075745             26,502      LLC-load-misses           #    7.20% of all LL-cache accesses  (31.77%)
     1.257376703        116,172,717      mem_inst_retired.any                                          (31.81%)
     1.257376703            615,479      branch-misses                                                 (31.81%)
     1.257376703        273,791,822      instructions              #    2.10  insn per cycle           (39.76%)
     1.257376703        130,215,425      cycles                                                        (39.76%)
     1.257376703          1,759,476      L1-icache-load-misses                                         (41.62%)
     1.257376703         69,035,620      L1-dcache-loads                                               (49.57%)
     1.257376703          3,169,634      L1-dcache-load-misses     #    4.59% of all L1-dcache accesses  (52.28%)
     1.257376703            389,233      L2-loads                                                      (44.33%)
     1.257376703              5,651      L2-load-misses            #    1.26% of all LL-cache accesses  (42.49%)
     1.257376703            505,056      LLC-loads                                                     (34.54%)
     1.257376703              4,683      LLC-load-misses           #    1.05% of all LL-cache accesses  (31.81%)
#           time             counts unit events
     1.307664889         80,815,968      mem_inst_retired.any                                          (31.82%)
     1.307664889          1,385,161      branch-misses                                                 (31.82%)
     1.307664889        197,147,046      instructions              #    1.51  insn per cycle           (39.77%)
     1.307664889        130,184,398      cycles                                                        (39.77%)
     1.307664889          2,924,616      L1-icache-load-misses                                         (39.78%)
     1.307664889         50,776,490      L1-dcache-loads                                               (39.78%)
     1.307664889          3,194,301      L1-dcache-load-misses     #    6.29% of all L1-dcache accesses  (45.01%)
     1.307664889            638,106      L2-loads                                                      (44.31%)
     1.307664889              5,303      L2-load-misses            #    0.90% of all LL-cache accesses  (44.31%)
     1.307664889            546,757      LLC-loads                                                     (44.31%)
     1.307664889              4,429      LLC-load-misses           #    0.75% of all LL-cache accesses  (39.10%)
     1.357970433         79,798,554      mem_inst_retired.any                                          (43.64%)
     1.357970433          1,374,212      branch-misses                                                 (35.69%)
     1.357970433        187,920,961      instructions              #    1.44  insn per cycle           (43.64%)
     1.357970433        130,256,952      cycles                                                        (39.75%)
     1.357970433          1,228,440      L1-icache-load-misses                                         (39.75%)
     1.357970433         57,592,421      L1-dcache-loads                                               (39.75%)
     1.357970433          3,483,182      L1-dcache-load-misses     #    6.05% of all L1-dcache accesses  (39.75%)
     1.357970433            624,576      L2-loads                                                      (32.49%)
     1.357970433              2,415      L2-load-misses            #    0.36% of all LL-cache accesses  (40.44%)
     1.357970433            725,656      LLC-loads                                                     (44.34%)
     1.357970433              1,520      LLC-load-misses           #    0.23% of all LL-cache accesses  (44.34%)
     1.408274491         80,392,929      mem_inst_retired.any                                          (44.34%)
     1.408274491          1,393,945      branch-misses                                                 (44.34%)
     1.408274491        190,651,579      instructions              #    1.46  insn per cycle           (52.29%)
     1.408274491        130,195,934      cycles                                                        (48.23%)
     1.408274491          2,076,270      L1-icache-load-misses                                         (40.28%)
     1.408274491         57,890,272      L1-dcache-loads                                               (39.76%)
     1.408274491          3,080,347      L1-dcache-load-misses     #    5.32% of all L1-dcache accesses  (39.76%)
     1.408274491            469,938      L2-loads                                                      (31.81%)
     1.408274491              6,746      L2-load-misses            #    1.36% of all LL-cache accesses  (31.81%)
     1.408274491            524,932      LLC-loads                                                     (35.86%)
     1.408274491              7,718      LLC-load-misses           #    1.55% of all LL-cache accesses  (43.80%)
     1.458559792         79,899,345      mem_inst_retired.any                                          (39.27%)
     1.458559792          1,530,011      branch-misses                                                 (44.32%)
     1.458559792        194,246,216      instructions              #    1.49  insn per cycle           (52.27%)
     1.458559792        130,199,538      cycles                                                        (52.27%)
     1.458559792          2,005,205      L1-icache-load-misses                                         (52.27%)
     1.458559792         56,934,153      L1-dcache-loads                                               (44.85%)
     1.458559792          2,883,042      L1-dcache-load-misses     #    5.06% of all L1-dcache accesses  (39.77%)
     1.458559792            510,995      L2-loads                                                      (31.82%)
     1.458559792              8,140      L2-load-misses            #    1.68% of all LL-cache accesses  (31.82%)
     1.458559792            458,570      LLC-loads                                                     (31.82%)
     1.458559792              3,843      LLC-load-misses           #    0.79% of all LL-cache accesses  (31.82%)
     1.508846455         78,138,825      mem_inst_retired.any                                          (31.82%)
     1.508846455          1,550,513      branch-misses                                                 (34.72%)
     1.508846455        191,813,296      instructions              #    1.47  insn per cycle           (50.62%)
     1.508846455        130,162,511      cycles                                                        (52.27%)
     1.508846455          2,367,236      L1-icache-load-misses                                         (52.26%)
     1.508846455         52,883,876      L1-dcache-loads                                               (52.27%)
     1.508846455          2,736,901      L1-dcache-load-misses     #    5.18% of all L1-dcache accesses  (49.39%)
     1.508846455            411,465      L2-loads                                                      (31.82%)
     1.508846455              2,646      L2-load-misses            #    0.64% of all LL-cache accesses  (31.82%)
     1.508846455            415,350      LLC-loads                                                     (31.82%)
     1.508846455              4,150      LLC-load-misses           #    1.00% of all LL-cache accesses  (31.83%)
     1.559142549         82,805,104      mem_inst_retired.any                                          (31.81%)
     1.559142549          1,462,845      branch-misses                                                 (31.81%)
     1.559142549        187,405,032      instructions              #    1.44  insn per cycle           (39.76%)
     1.559142549        130,233,321      cycles                                                        (46.06%)
     1.559142549          2,506,426      L1-icache-load-misses                                         (52.28%)
     1.559142549         55,079,350      L1-dcache-loads                                               (52.28%)
     1.559142549          2,774,079      L1-dcache-load-misses     #    5.04% of all L1-dcache accesses  (52.28%)
     1.559142549            413,084      L2-loads                                                      (38.04%)
     1.559142549              7,179      L2-load-misses            #    1.73% of all LL-cache accesses  (31.81%)
     1.559142549            417,546      LLC-loads                                                     (31.81%)
     1.559142549              3,404      LLC-load-misses           #    0.82% of all LL-cache accesses  (31.81%)
     1.609427029         81,659,073      mem_inst_retired.any                                          (31.82%)
     1.609427029          1,393,017      branch-misses                                                 (31.82%)
     1.609427029        194,398,035      instructions              #    1.49  insn per cycle           (39.77%)
     1.609427029        130,181,924      cycles                                                        (39.77%)
     1.609427029          2,864,525      L1-icache-load-misses                                         (41.51%)
     1.609427029         49,727,305      L1-dcache-loads                                               (49.46%)
     1.609427029          2,718,038      L1-dcache-load-misses     #    5.47% of all L1-dcache accesses  (52.27%)
     1.609427029            564,191      L2-loads                                                      (44.31%)
     1.609427029              4,068      L2-load-misses            #    0.73% of all LL-cache accesses  (42.60%)
     1.609427029            545,687      LLC-loads                                                     (34.64%)
     1.609427029              4,971      LLC-load-misses           #    0.90% of all LL-cache accesses  (31.82%)
     1.659724759         81,408,027      mem_inst_retired.any                                          (31.81%)
     1.659724759          1,605,745      branch-misses                                                 (31.81%)
     1.659724759        195,311,161      instructions              #    1.50  insn per cycle           (39.76%)
     1.659724759        130,229,084      cycles                                                        (39.76%)
     1.659724759          1,476,557      L1-icache-load-misses                                         (39.76%)
     1.659724759         57,850,684      L1-dcache-loads                                               (39.76%)
     1.659724759          2,877,171      L1-dcache-load-misses     #    4.97% of all L1-dcache accesses  (44.91%)
     1.659724759            527,650      L2-loads                                                      (44.33%)
     1.659724759              3,119      L2-load-misses            #    0.52% of all LL-cache accesses  (44.33%)
     1.659724759            663,369      LLC-loads                                                     (44.33%)
     1.659724759              1,168      LLC-load-misses           #    0.20% of all LL-cache accesses  (39.20%)
     1.710017967         81,260,897      mem_inst_retired.any                                          (43.74%)
     1.710017967          1,386,669      branch-misses                                                 (35.79%)
     1.710017967        197,755,012      instructions              #    1.52  insn per cycle           (43.75%)
     1.710017967        130,224,240      cycles                                                        (39.76%)
     1.710017967          2,772,510      L1-icache-load-misses                                         (39.76%)
     1.710017967         52,655,840      L1-dcache-loads                                               (39.76%)
     1.710017967          2,563,286      L1-dcache-load-misses     #    4.87% of all L1-dcache accesses  (39.76%)
     1.710017967            627,836      L2-loads                                                      (32.38%)
     1.710017967             11,742      L2-load-misses            #    1.66% of all LL-cache accesses  (40.33%)
     1.710017967            782,970      LLC-loads                                                     (44.33%)
     1.710017967              9,461      LLC-load-misses           #    1.34% of all LL-cache accesses  (44.33%)
     1.760331706         86,787,411      mem_inst_retired.any                                          (44.35%)
     1.760331706          1,444,909      branch-misses                                                 (44.35%)
     1.760331706        191,557,975      instructions              #    1.47  insn per cycle           (52.30%)
     1.760331706        130,237,241      cycles                                                        (48.34%)
     1.760331706            951,186      L1-icache-load-misses                                         (40.39%)
     1.760331706         54,999,652      L1-dcache-loads                                               (39.75%)
     1.760331706          4,683,443      L1-dcache-load-misses     #    8.52% of all L1-dcache accesses  (39.75%)
     1.760331706            991,807      L2-loads                                                      (31.80%)
     1.760331706              7,148      L2-load-misses            #    0.80% of all LL-cache accesses  (31.80%)
     1.760331706            784,524      LLC-loads                                                     (35.75%)
     1.760331706              5,585      LLC-load-misses           #    0.63% of all LL-cache accesses  (43.70%)
     1.810675990         81,249,909      mem_inst_retired.any                                          (39.11%)
     1.810675990          1,274,553      branch-misses                                                 (44.38%)
     1.810675990        206,359,300      instructions              #    1.58  insn per cycle           (52.33%)
     1.810675990        130,358,711      cycles                                                        (52.33%)
     1.810675990          1,705,066      L1-icache-load-misses                                         (52.33%)
     1.810675990         64,883,079      L1-dcache-loads                                               (45.03%)
     1.810675990          3,292,631      L1-dcache-load-misses     #    5.07% of all L1-dcache accesses  (39.73%)
     1.810675990            476,152      L2-loads                                                      (31.78%)
     1.810675990             14,004      L2-load-misses            #    2.95% of all LL-cache accesses  (31.78%)
     1.810675990            474,771      LLC-loads                                                     (31.78%)
     1.810675990              9,187      LLC-load-misses           #    1.93% of all LL-cache accesses  (31.78%)
     1.860968873         91,480,033      mem_inst_retired.any                                          (31.81%)
     1.860968873          1,149,615      branch-misses                                                 (34.48%)
     1.860968873        202,982,682      instructions              #    1.56  insn per cycle           (50.38%)
     1.860968873        130,191,883      cycles                                                        (52.27%)
     1.860968873          1,596,538      L1-icache-load-misses                                         (52.28%)
     1.860968873         54,947,924      L1-dcache-loads                                               (52.28%)
     1.860968873          3,315,349      L1-dcache-load-misses     #    6.03% of all L1-dcache accesses  (49.63%)
     1.860968873            519,597      L2-loads                                                      (31.82%)
     1.860968873              1,911      L2-load-misses            #    0.38% of all LL-cache accesses  (31.82%)
     1.860968873            491,584      LLC-loads                                                     (31.82%)
     1.860968873              8,546      LLC-load-misses           #    1.69% of all LL-cache accesses  (31.81%)
     1.911264053         83,598,170      mem_inst_retired.any                                          (31.81%)
     1.911264053          1,326,291      branch-misses                                                 (31.81%)
     1.911264053        188,680,269      instructions              #    1.45  insn per cycle           (39.76%)
     1.911264053        130,235,101      cycles                                                        (45.82%)
     1.911264053          1,288,486      L1-icache-load-misses                                         (52.28%)
     1.911264053         54,970,935      L1-dcache-loads                                               (52.28%)
     1.911264053          3,554,162      L1-dcache-load-misses     #    6.47% of all L1-dcache accesses  (52.28%)
     1.911264053            577,123      L2-loads                                                      (38.29%)
     1.911264053              7,848      L2-load-misses            #    1.22% of all LL-cache accesses  (31.81%)
     1.911264053            705,871      LLC-loads                                                     (31.81%)
     1.911264053             12,388      LLC-load-misses           #    1.93% of all LL-cache accesses  (31.81%)
     1.961552030         89,117,945      mem_inst_retired.any                                          (31.82%)
     1.961552030          1,157,625      branch-misses                                                 (31.82%)
     1.961552030        224,406,698      instructions              #    1.72  insn per cycle           (39.78%)
     1.961552030        130,175,891      cycles                                                        (39.78%)
     1.961552030          1,713,339      L1-icache-load-misses                                         (41.27%)
     1.961552030         57,313,458      L1-dcache-loads                                               (49.20%)
     1.961552030          3,092,768      L1-dcache-load-misses     #    5.40% of all L1-dcache accesses  (52.26%)
     1.961552030            681,117      L2-loads                                                      (44.31%)
     1.961552030              5,348      L2-load-misses            #    0.77% of all LL-cache accesses  (42.83%)
     1.961552030            710,055      LLC-loads                                                     (34.90%)
     1.961552030              2,284      LLC-load-misses           #    0.33% of all LL-cache accesses  (31.82%)
     2.011842374         81,237,641      mem_inst_retired.any                                          (31.81%)
     2.011842374          1,464,545      branch-misses                                                 (31.81%)
     2.011842374        181,067,688      instructions              #    1.39  insn per cycle           (39.77%)
     2.011842374        130,202,345      cycles                                                        (39.77%)
     2.011842374          1,629,608      L1-icache-load-misses                                         (39.77%)
     2.011842374         57,377,690      L1-dcache-loads                                               (39.77%)
     2.011842374          3,488,402      L1-dcache-load-misses     #    6.08% of all L1-dcache accesses  (44.66%)
     2.011842374            492,096      L2-loads                                                      (44.33%)
     2.011842374              8,020      L2-load-misses            #    1.53% of all LL-cache accesses  (44.33%)
     2.011842374            557,492      LLC-loads                                                     (44.33%)
     2.011842374             12,414      LLC-load-misses           #    2.37% of all LL-cache accesses  (39.45%)
     2.062145807         90,534,442      mem_inst_retired.any                                          (43.99%)
     2.062145807          1,159,014      branch-misses                                                 (36.04%)
     2.062145807        208,966,278      instructions              #    1.60  insn per cycle           (43.99%)
     2.062145807        130,243,041      cycles                                                        (39.76%)
     2.062145807          2,099,637      L1-icache-load-misses                                         (39.76%)
     2.062145807         51,354,361      L1-dcache-loads                                               (39.76%)
     2.062145807          2,692,001      L1-dcache-load-misses     #    5.24% of all L1-dcache accesses  (39.76%)
     2.062145807            630,593      L2-loads                                                      (32.14%)
     2.062145807              8,702      L2-load-misses            #    1.35% of all LL-cache accesses  (40.09%)
     2.062145807            661,397      LLC-loads                                                     (44.34%)
     2.062145807              5,081      LLC-load-misses           #    0.79% of all LL-cache accesses  (44.34%)
     2.112432243         79,728,716      mem_inst_retired.any                                          (44.33%)
     2.112432243          1,438,841      branch-misses                                                 (44.33%)
     2.112432243        195,999,407      instructions              #    1.51  insn per cycle           (52.28%)
     2.112432243        130,141,107      cycles                                                        (48.57%)
     2.112432243          1,555,956      L1-icache-load-misses                                         (40.60%)
     2.112432243         59,173,445      L1-dcache-loads                                               (39.76%)
     2.112432243          2,642,399      L1-dcache-load-misses     #    4.47% of all L1-dcache accesses  (39.76%)
     2.112432243            501,927      L2-loads                                                      (31.80%)
     2.112432243             12,506      L2-load-misses            #    2.57% of all LL-cache accesses  (31.82%)
     2.112432243            470,066      LLC-loads                                                     (35.53%)
     2.112432243             11,907      LLC-load-misses           #    2.45% of all LL-cache accesses  (43.48%)
     2.162721692         79,024,893      mem_inst_retired.any                                          (38.95%)
     2.162721692          1,501,933      branch-misses                                                 (44.32%)
     2.162721692        180,926,951      instructions              #    1.39  insn per cycle           (52.28%)
     2.162721692        130,201,386      cycles                                                        (52.27%)
     2.162721692          1,578,517      L1-icache-load-misses                                         (52.28%)
     2.162721692         55,988,938      L1-dcache-loads                                               (45.17%)
     2.162721692          2,806,943      L1-dcache-load-misses     #    5.01% of all L1-dcache accesses  (39.77%)
     2.162721692            428,178      L2-loads                                                      (31.82%)
     2.162721692              9,042      L2-load-misses            #    2.01% of all LL-cache accesses  (31.82%)
     2.162721692            470,441      LLC-loads                                                     (31.82%)
     2.162721692             13,685      LLC-load-misses           #    3.05% of all LL-cache accesses  (31.82%)
     2.213035434         80,194,735      mem_inst_retired.any                                          (31.80%)
     2.213035434          1,393,857      branch-misses                                                 (34.37%)
     2.213035434        191,859,472      instructions              #    1.47  insn per cycle           (50.27%)
     2.213035434        130,234,503      cycles                                                        (52.29%)
     2.213035434          1,786,423      L1-icache-load-misses                                         (52.29%)
     2.213035434         59,202,930      L1-dcache-loads                                               (52.29%)
     2.213035434          2,845,938      L1-dcache-load-misses     #    4.81% of all L1-dcache accesses  (49.74%)
     2.213035434            432,413      L2-loads                                                      (31.80%)
     2.213035434             10,347      L2-load-misses            #    2.27% of all LL-cache accesses  (31.80%)
     2.213035434            479,187      LLC-loads                                                     (31.80%)
     2.213035434             12,979      LLC-load-misses           #    2.85% of all LL-cache accesses  (31.80%)
     2.263326557         86,034,102      mem_inst_retired.any                                          (31.81%)
     2.263326557          1,416,724      branch-misses                                                 (31.81%)
     2.263326557        204,006,448      instructions              #    1.57  insn per cycle           (39.77%)
     2.263326557        130,229,033      cycles                                                        (45.69%)
     2.263326557          1,096,368      L1-icache-load-misses                                         (52.28%)
     2.263326557         51,232,265      L1-dcache-loads                                               (52.28%)
     2.263326557          2,449,788      L1-dcache-load-misses     #    4.78% of all L1-dcache accesses  (52.28%)
     2.263326557            479,159      L2-loads                                                      (38.41%)
     2.263326557              7,332      L2-load-misses            #    1.51% of all LL-cache accesses  (31.82%)
     2.263326557            493,547      LLC-loads                                                     (31.82%)
     2.263326557              7,729      LLC-load-misses           #    1.59% of all LL-cache accesses  (31.81%)
     2.313607652         87,170,800      mem_inst_retired.any                                          (31.82%)
     2.313607652          1,516,508      branch-misses                                                 (31.82%)
     2.313607652        190,878,979      instructions              #    1.47  insn per cycle           (39.78%)
     2.313607652        130,182,917      cycles                                                        (39.78%)
     2.313607652            801,634      L1-icache-load-misses                                         (41.15%)
     2.313607652         55,873,937      L1-dcache-loads                                               (49.10%)
     2.313607652          3,932,588      L1-dcache-load-misses     #    7.04% of all L1-dcache accesses  (52.27%)
     2.313607652            819,146      L2-loads                                                      (44.31%)
     2.313607652              8,362      L2-load-misses            #    1.08% of all LL-cache accesses  (42.96%)
     2.313607652            735,046      LLC-loads                                                     (35.00%)
     2.313607652              6,646      LLC-load-misses           #    0.86% of all LL-cache accesses  (31.82%)
     2.363883319         80,202,474      mem_inst_retired.any                                          (31.83%)
     2.363883319          1,396,761      branch-misses                                                 (31.83%)
     2.363883319        212,095,349      instructions              #    1.63  insn per cycle           (39.77%)
     2.363883319        130,134,450      cycles                                                        (39.77%)
     2.363883319          1,390,526      L1-icache-load-misses                                         (39.77%)
     2.363883319         52,781,629      L1-dcache-loads                                               (39.77%)
     2.363883319          2,648,777      L1-dcache-load-misses     #    5.02% of all L1-dcache accesses  (44.56%)
     2.363883319            707,303      L2-loads                                                      (44.32%)
     2.363883319              1,279      L2-load-misses            #    0.16% of all LL-cache accesses  (44.32%)
     2.363883319            920,912      LLC-loads                                                     (44.32%)
     2.363883319              1,269      LLC-load-misses           #    0.16% of all LL-cache accesses  (39.54%)
     2.414178927         86,968,883      mem_inst_retired.any                                          (44.06%)
     2.414178927          1,151,423      branch-misses                                                 (36.11%)
     2.414178927        211,107,697      instructions              #    1.62  insn per cycle           (44.07%)
     2.414178927        130,236,417      cycles                                                        (39.76%)
     2.414178927          1,887,664      L1-icache-load-misses                                         (39.76%)
     2.414178927         53,268,990      L1-dcache-loads                                               (39.76%)
     2.414178927          3,360,022      L1-dcache-load-misses     #    6.31% of all L1-dcache accesses  (39.76%)
     2.414178927            524,582      L2-loads                                                      (32.06%)
     2.414178927              2,099      L2-load-misses            #    0.36% of all LL-cache accesses  (40.01%)
     2.414178927            638,762      LLC-loads                                                     (44.33%)
     2.414178927              2,451      LLC-load-misses           #    0.42% of all LL-cache accesses  (44.33%)
     2.464469591         83,721,943      mem_inst_retired.any                                          (44.32%)
     2.464469591          1,249,770      branch-misses                                                 (44.32%)
     2.464469591        210,709,784      instructions              #    1.62  insn per cycle           (52.27%)
     2.464469591        130,169,042      cycles                                                        (48.63%)
     2.464469591          2,248,694      L1-icache-load-misses                                         (40.68%)
     2.464469591         56,495,334      L1-dcache-loads                                               (39.77%)
     2.464469591          3,029,134      L1-dcache-load-misses     #    5.36% of all L1-dcache accesses  (39.77%)
     2.464469591            547,530      L2-loads                                                      (31.82%)
     2.464469591              4,356      L2-load-misses            #    0.79% of all LL-cache accesses  (31.82%)
     2.464469591            551,344      LLC-loads                                                     (35.45%)
     2.464469591              1,550      LLC-load-misses           #    0.28% of all LL-cache accesses  (43.40%)
     2.514755239         95,231,435      mem_inst_retired.any                                          (38.88%)
     2.514755239          1,177,786      branch-misses                                                 (44.32%)
     2.514755239        208,855,403      instructions              #    1.60  insn per cycle           (52.27%)
     2.514755239        130,204,600      cycles                                                        (52.27%)
     2.514755239          1,844,940      L1-icache-load-misses                                         (52.27%)
     2.514755239         54,729,081      L1-dcache-loads                                               (45.23%)
     2.514755239          2,471,401      L1-dcache-load-misses     #    4.52% of all L1-dcache accesses  (39.77%)
     2.514755239            653,848      L2-loads                                                      (31.82%)
     2.514755239             11,109      L2-load-misses            #    1.60% of all LL-cache accesses  (31.82%)
     2.514755239            734,680      LLC-loads                                                     (31.82%)
     2.514755239              7,062      LLC-load-misses           #    1.02% of all LL-cache accesses  (31.82%)
#           time             counts unit events
     2.565069737         94,657,469      mem_inst_retired.any                                          (31.80%)
     2.565069737          1,098,597      branch-misses                                                 (34.31%)
     2.565069737        220,363,906      instructions              #    1.69  insn per cycle           (50.20%)
     2.565069737        130,253,853      cycles                                                        (52.30%)
     2.565069737          1,670,214      L1-icache-load-misses                                         (52.30%)
     2.565069737         59,184,803      L1-dcache-loads                                               (52.30%)
     2.565069737          3,270,715      L1-dcache-load-misses     #    5.53% of all L1-dcache accesses  (49.81%)
     2.565069737            689,520      L2-loads                                                      (31.80%)
     2.565069737              1,210      L2-load-misses            #    0.18% of all LL-cache accesses  (31.80%)
     2.565069737            669,705      LLC-loads                                                     (31.80%)
     2.565069737              4,729      LLC-load-misses           #    0.70% of all LL-cache accesses  (31.80%)
     2.615379180         87,762,101      mem_inst_retired.any                                          (31.80%)
     2.615379180          1,393,335      branch-misses                                                 (31.80%)
     2.615379180        220,946,479      instructions              #    1.70  insn per cycle           (39.75%)
     2.615379180        130,272,924      cycles                                                        (45.61%)
     2.615379180          1,955,808      L1-icache-load-misses                                         (52.30%)
     2.615379180         58,022,596      L1-dcache-loads                                               (52.30%)
     2.615379180          3,358,102      L1-dcache-load-misses     #    5.79% of all L1-dcache accesses  (52.30%)
     2.615379180            651,427      L2-loads                                                      (38.51%)
     2.615379180              7,178      L2-load-misses            #    1.05% of all LL-cache accesses  (31.80%)
     2.615379180            715,126      LLC-loads                                                     (31.80%)
     2.615379180              1,603      LLC-load-misses           #    0.23% of all LL-cache accesses  (31.80%)
     2.665694359         73,380,190      mem_inst_retired.any                                          (31.80%)
     2.665694359          1,306,869      branch-misses                                                 (31.80%)
     2.665694359        186,406,325      instructions              #    1.43  insn per cycle           (39.75%)
     2.665694359        130,253,863      cycles                                                        (39.75%)
     2.665694359          2,355,959      L1-icache-load-misses                                         (41.01%)
     2.665694359         55,385,794      L1-dcache-loads                                               (48.96%)
     2.665694359          3,045,990      L1-dcache-load-misses     #    5.50% of all L1-dcache accesses  (52.30%)
     2.665694359            462,499      L2-loads                                                      (44.35%)
     2.665694359              7,428      L2-load-misses            #    1.70% of all LL-cache accesses  (43.11%)
     2.665694359            412,681      LLC-loads                                                     (35.16%)
     2.665694359             73,768      LLC-load-misses           #   16.86% of all LL-cache accesses  (31.80%)
     2.715990130         81,537,317      mem_inst_retired.any                                          (31.81%)
     2.715990130          1,312,867      branch-misses                                                 (31.81%)
     2.715990130        201,347,427      instructions              #    1.55  insn per cycle           (39.76%)
     2.715990130        130,218,771      cycles                                                        (39.76%)
     2.715990130          2,628,208      L1-icache-load-misses                                         (39.76%)
     2.715990130         55,307,044      L1-dcache-loads                                               (39.76%)
     2.715990130          3,357,073      L1-dcache-load-misses     #    6.07% of all L1-dcache accesses  (44.37%)
     2.715990130            668,053      L2-loads                                                      (44.33%)
     2.715990130              1,660      L2-load-misses            #    0.26% of all LL-cache accesses  (44.33%)
     2.715990130            615,239      LLC-loads                                                     (44.33%)
     2.715990130              4,174      LLC-load-misses           #    0.65% of all LL-cache accesses  (39.74%)
     2.766307137         79,420,274      mem_inst_retired.any                                          (44.30%)
     2.766307137          1,402,808      branch-misses                                                 (36.35%)
     2.766307137        206,231,987      instructions              #    1.58  insn per cycle           (44.31%)
     2.766307137        130,276,369      cycles                                                        (39.75%)
     2.766307137          1,612,725      L1-icache-load-misses                                         (39.75%)
     2.766307137         60,150,037      L1-dcache-loads                                               (39.75%)
     2.766307137          3,404,872      L1-dcache-load-misses     #    5.66% of all L1-dcache accesses  (39.75%)
     2.766307137            541,342      L2-loads                                                      (31.83%)
     2.766307137              8,215      L2-load-misses            #    1.36% of all LL-cache accesses  (39.78%)
     2.766307137            670,881      LLC-loads                                                     (44.35%)
     2.766307137              7,201      LLC-load-misses           #    1.19% of all LL-cache accesses  (44.35%)
     2.816600892         86,292,498      mem_inst_retired.any                                          (44.33%)
     2.816600892            895,457      branch-misses                                                 (44.32%)
     2.816600892        219,779,170      instructions              #    1.69  insn per cycle           (52.28%)
     2.816600892        130,150,865      cycles                                                        (48.89%)
     2.816600892          1,362,465      L1-icache-load-misses                                         (40.94%)
     2.816600892         73,120,458      L1-dcache-loads                                               (39.76%)
     2.816600892          3,459,531      L1-dcache-load-misses     #    4.73% of all L1-dcache accesses  (39.76%)
     2.816600892            551,076      L2-loads                                                      (31.82%)
     2.816600892              1,210      L2-load-misses            #    0.23% of all LL-cache accesses  (31.81%)
     2.816600892            519,840      LLC-loads                                                     (35.19%)
     2.816600892              4,322      LLC-load-misses           #    0.81% of all LL-cache accesses  (43.14%)
     2.866893286        106,322,622      mem_inst_retired.any                                          (38.61%)
     2.866893286          1,085,887      branch-misses                                                 (44.33%)
     2.866893286        243,701,171      instructions              #    1.87  insn per cycle           (52.28%)
     2.866893286        130,225,892      cycles                                                        (52.28%)
     2.866893286          1,623,735      L1-icache-load-misses                                         (52.28%)
     2.866893286         65,864,642      L1-dcache-loads                                               (45.50%)
     2.866893286          2,158,835      L1-dcache-load-misses     #    3.28% of all L1-dcache accesses  (39.77%)
     2.866893286            553,185      L2-loads                                                      (31.81%)
     2.866893286              2,568      L2-load-misses            #    0.48% of all LL-cache accesses  (31.81%)
     2.866893286            506,057      LLC-loads                                                     (31.81%)
     2.866893286              4,548      LLC-load-misses           #    0.86% of all LL-cache accesses  (31.81%)
     2.917193412         94,699,563      mem_inst_retired.any                                          (31.81%)
     2.917193412          1,252,887      branch-misses                                                 (34.04%)
     2.917193412        211,982,254      instructions              #    1.63  insn per cycle           (49.94%)
     2.917193412        130,211,824      cycles                                                        (52.28%)
     2.917193412          1,975,242      L1-icache-load-misses                                         (52.28%)
     2.917193412         52,108,054      L1-dcache-loads                                               (52.28%)
     2.917193412          2,830,876      L1-dcache-load-misses     #    5.43% of all L1-dcache accesses  (50.07%)
     2.917193412            498,935      L2-loads                                                      (31.81%)
     2.917193412              7,884      L2-load-misses            #    1.63% of all LL-cache accesses  (31.81%)
     2.917193412            469,732      LLC-loads                                                     (31.81%)
     2.917193412              8,110      LLC-load-misses           #    1.67% of all LL-cache accesses  (31.81%)
     2.967488027         83,336,075      mem_inst_retired.any                                          (31.81%)
     2.967488027          1,635,748      branch-misses                                                 (31.81%)
     2.967488027        192,891,178      instructions              #    1.48  insn per cycle           (39.76%)
     2.967488027        130,233,447      cycles                                                        (45.37%)
     2.967488027          2,007,447      L1-icache-load-misses                                         (52.28%)
     2.967488027         59,283,358      L1-dcache-loads                                               (52.28%)
     2.967488027          3,148,621      L1-dcache-load-misses     #    5.31% of all L1-dcache accesses  (52.28%)
     2.967488027            595,122      L2-loads                                                      (38.73%)
     2.967488027              8,417      L2-load-misses            #    1.45% of all LL-cache accesses  (31.81%)
     2.967488027            563,598      LLC-loads                                                     (31.81%)
     2.967488027                958      LLC-load-misses           #    0.17% of all LL-cache accesses  (31.81%)
     3.017797865         92,076,307      mem_inst_retired.any                                          (31.79%)
     3.017797865          1,115,955      branch-misses                                                 (31.81%)
     3.017797865        211,106,293      instructions              #    1.62  insn per cycle           (39.76%)
     3.017797865        130,234,307      cycles                                                        (39.76%)
     3.017797865          2,403,638      L1-icache-load-misses                                         (40.80%)
     3.017797865         53,282,531      L1-dcache-loads                                               (48.76%)
     3.017797865          2,738,000      L1-dcache-load-misses     #    5.14% of all L1-dcache accesses  (52.30%)
     3.017797865            525,238      L2-loads                                                      (44.35%)
     3.017797865              1,699      L2-load-misses            #    0.31% of all LL-cache accesses  (43.30%)
     3.017797865            566,106      LLC-loads                                                     (35.36%)
     3.017797865              2,094      LLC-load-misses           #    0.38% of all LL-cache accesses  (31.79%)
     3.068123451         86,175,227      mem_inst_retired.any                                          (32.00%)
     3.068123451          1,218,657      branch-misses                                                 (31.79%)
     3.068123451        215,148,546      instructions              #    1.65  insn per cycle           (39.74%)
     3.068123451        130,266,628      cycles                                                        (39.74%)
     3.068123451          2,341,512      L1-icache-load-misses                                         (39.74%)
     3.068123451         53,595,505      L1-dcache-loads                                               (39.74%)
     3.068123451          2,800,829      L1-dcache-load-misses     #    5.23% of all L1-dcache accesses  (44.14%)
     3.068123451            589,439      L2-loads                                                      (44.14%)
     3.068123451             15,105      L2-load-misses            #    2.64% of all LL-cache accesses  (44.36%)
     3.068123451            556,242      LLC-loads                                                     (44.36%)
     3.068123451              5,418      LLC-load-misses           #    0.95% of all LL-cache accesses  (39.98%)
     3.118419144         77,452,407      mem_inst_retired.any                                          (44.33%)
     3.118419144          1,517,572      branch-misses                                                 (36.59%)
     3.118419144        198,669,206      instructions              #    1.53  insn per cycle           (44.54%)
     3.118419144        130,119,720      cycles                                                        (39.76%)
     3.118419144          1,636,084      L1-icache-load-misses                                         (39.76%)
     3.118419144         56,132,741      L1-dcache-loads                                               (39.76%)
     3.118419144          2,522,848      L1-dcache-load-misses     #    4.49% of all L1-dcache accesses  (39.76%)
     3.118419144            419,755      L2-loads                                                      (31.81%)
     3.118419144             25,439      L2-load-misses            #    5.68% of all LL-cache accesses  (39.54%)
     3.118419144            476,525      LLC-loads                                                     (44.34%)
     3.118419144             25,295      LLC-load-misses           #    5.64% of all LL-cache accesses  (44.34%)
     3.168722621         80,774,778      mem_inst_retired.any                                          (44.33%)
     3.168722621          1,290,709      branch-misses                                                 (44.33%)
     3.168722621        186,424,648      instructions              #    1.43  insn per cycle           (52.28%)
     3.168722621        130,052,116      cycles                                                        (49.12%)
     3.168722621          2,423,395      L1-icache-load-misses                                         (41.17%)
     3.168722621         48,964,179      L1-dcache-loads                                               (39.76%)
     3.168722621          2,798,675      L1-dcache-load-misses     #    5.72% of all L1-dcache accesses  (39.76%)
     3.168722621            646,842      L2-loads                                                      (31.81%)
     3.168722621             37,032      L2-load-misses            #    5.44% of all LL-cache accesses  (31.81%)
     3.168722621            715,341      LLC-loads                                                     (34.96%)
     3.168722621             35,326      LLC-load-misses           #    5.19% of all LL-cache accesses  (42.91%)
     3.219028713         74,782,797      mem_inst_retired.any                                          (38.36%)
     3.219028713          1,230,918      branch-misses                                                 (44.34%)
     3.219028713        199,163,830      instructions              #    1.53  insn per cycle           (52.29%)
     3.219028713        130,139,395      cycles                                                        (52.29%)
     3.219028713          1,800,934      L1-icache-load-misses                                         (52.29%)
     3.219028713         57,267,102      L1-dcache-loads                                               (45.76%)
     3.219028713          2,555,705      L1-dcache-load-misses     #    4.46% of all L1-dcache accesses  (39.76%)
     3.219028713            534,277      L2-loads                                                      (31.80%)
     3.219028713             34,231      L2-load-misses            #    7.04% of all LL-cache accesses  (31.80%)
     3.219028713            437,610      LLC-loads                                                     (31.80%)
     3.219028713             26,886      LLC-load-misses           #    5.53% of all LL-cache accesses  (31.80%)
     3.269325503         86,685,953      mem_inst_retired.any                                          (31.81%)
     3.269325503            969,207      branch-misses                                                 (33.78%)
     3.269325503        211,969,201      instructions              #    1.63  insn per cycle           (49.68%)
     3.269325503        130,174,721      cycles                                                        (52.28%)
     3.269325503          1,613,957      L1-icache-load-misses                                         (52.28%)
     3.269325503         60,350,712      L1-dcache-loads                                               (52.28%)
     3.269325503          4,388,041      L1-dcache-load-misses     #    7.27% of all L1-dcache accesses  (50.34%)
     3.269325503            785,587      L2-loads                                                      (31.81%)
     3.269325503              6,163      L2-load-misses            #    0.89% of all LL-cache accesses  (31.81%)
     3.269325503            600,733      LLC-loads                                                     (31.81%)
     3.269325503              7,917      LLC-load-misses           #    1.14% of all LL-cache accesses  (31.81%)
     3.319618461         84,155,353      mem_inst_retired.any                                          (31.81%)
     3.319618461          1,395,976      branch-misses                                                 (31.81%)
     3.319618461        187,877,325      instructions              #    1.44  insn per cycle           (39.77%)
     3.319618461        130,219,312      cycles                                                        (45.11%)
     3.319618461          1,331,588      L1-icache-load-misses                                         (52.28%)
     3.319618461         52,304,775      L1-dcache-loads                                               (52.28%)
     3.319618461          2,950,347      L1-dcache-load-misses     #    5.64% of all L1-dcache accesses  (52.28%)
     3.319618461            612,527      L2-loads                                                      (39.00%)
     3.319618461             12,649      L2-load-misses            #    1.90% of all LL-cache accesses  (31.81%)
     3.319618461            717,299      LLC-loads                                                     (31.81%)
     3.319618461             20,419      LLC-load-misses           #    3.07% of all LL-cache accesses  (31.81%)
     3.369965095         72,819,823      mem_inst_retired.any                                          (31.78%)
     3.369965095          1,461,853      branch-misses                                                 (31.78%)
     3.369965095        216,875,952      instructions              #    1.66  insn per cycle           (39.72%)
     3.369965095        130,382,951      cycles                                                        (39.71%)
     3.369965095          1,264,018      L1-icache-load-misses                                         (40.49%)
     3.369965095         59,743,380      L1-dcache-loads                                               (48.43%)
     3.369965095          3,211,985      L1-dcache-load-misses     #    5.38% of all L1-dcache accesses  (52.34%)
     3.369965095            609,021      L2-loads                                                      (44.40%)
     3.369965095              2,474      L2-load-misses            #    0.39% of all LL-cache accesses  (43.64%)
     3.369965095            673,153      LLC-loads                                                     (35.70%)
     3.369965095              4,976      LLC-load-misses           #    0.78% of all LL-cache accesses  (31.77%)
     3.420385805         76,642,533      mem_inst_retired.any                                          (32.46%)
     3.420385805          1,460,782      branch-misses                                                 (31.73%)
     3.420385805        199,219,780      instructions              #    1.53  insn per cycle           (39.67%)
     3.420385805        130,470,400      cycles                                                        (39.68%)
     3.420385805          1,860,613      L1-icache-load-misses                                         (39.68%)
     3.420385805         54,166,572      L1-dcache-loads                                               (39.68%)
     3.420385805          3,497,837      L1-dcache-load-misses     #    6.46% of all L1-dcache accesses  (43.70%)
     3.420385805            595,721      L2-loads                                                      (43.70%)
     3.420385805             12,649      L2-load-misses            #    2.24% of all LL-cache accesses  (44.44%)
     3.420385805            533,245      LLC-loads                                                     (44.44%)
     3.420385805              5,586      LLC-load-misses           #    0.99% of all LL-cache accesses  (40.44%)
     3.470675071         74,339,905      mem_inst_retired.any                                          (44.33%)
     3.470675071          1,547,327      branch-misses                                                 (37.11%)
     3.470675071        198,672,078      instructions              #    1.53  insn per cycle           (45.06%)
     3.470675071        130,181,081      cycles                                                        (39.77%)
     3.470675071          1,408,849      L1-icache-load-misses                                         (39.77%)
     3.470675071         58,497,307      L1-dcache-loads                                               (39.77%)
     3.470675071          3,077,702      L1-dcache-load-misses     #    5.26% of all L1-dcache accesses  (39.77%)
     3.470675071            454,153      L2-loads                                                      (31.81%)
     3.470675071             25,503      L2-load-misses            #    4.91% of all LL-cache accesses  (39.02%)
     3.470675071            585,065      LLC-loads                                                     (44.32%)
     3.470675071             15,966      LLC-load-misses           #    3.07% of all LL-cache accesses  (44.32%)
     3.520967249         76,190,655      mem_inst_retired.any                                          (44.33%)
     3.520967249          1,321,431      branch-misses                                                 (44.34%)
     3.520967249        182,620,316      instructions              #    1.40  insn per cycle           (52.30%)
     3.520967249        130,032,072      cycles                                                        (49.63%)
     3.520967249          1,695,126      L1-icache-load-misses                                         (41.69%)
     3.520967249         51,709,291      L1-dcache-loads                                               (39.76%)
     3.520967249          3,508,149      L1-dcache-load-misses     #    6.78% of all L1-dcache accesses  (39.76%)
     3.520967249            652,269      L2-loads                                                      (31.80%)
     3.520967249             65,524      L2-load-misses            #   10.56% of all LL-cache accesses  (31.80%)
     3.520967249            589,179      LLC-loads                                                     (34.45%)
     3.520967249             39,839      LLC-load-misses           #    6.42% of all LL-cache accesses  (42.40%)
     3.571319950         86,202,308      mem_inst_retired.any                                          (37.84%)
     3.571319950          1,360,396      branch-misses                                                 (44.39%)
     3.571319950        197,831,501      instructions              #    1.52  insn per cycle           (52.33%)
     3.571319950        130,228,433      cycles                                                        (52.33%)
     3.571319950          1,858,916      L1-icache-load-misses                                         (52.33%)
     3.571319950         53,411,616      L1-dcache-loads                                               (46.31%)
     3.571319950          2,349,692      L1-dcache-load-misses     #    4.40% of all L1-dcache accesses  (39.72%)
     3.571319950            371,236      L2-loads                                                      (31.78%)
     3.571319950             29,713      L2-load-misses            #    7.73% of all LL-cache accesses  (31.78%)
     3.571319950            397,234      LLC-loads                                                     (31.78%)
     3.571319950             35,280      LLC-load-misses           #    9.18% of all LL-cache accesses  (31.78%)
     3.621625198         53,934,988      mem_inst_retired.any                                          (31.80%)
     3.621625198            992,667      branch-misses                                                 (33.19%)
     3.621625198        157,963,191      instructions              #    1.21  insn per cycle           (49.09%)
     3.621625198        130,011,118      cycles                                                        (52.29%)
     3.621625198          1,790,325      L1-icache-load-misses                                         (52.29%)
     3.621625198         44,427,789      L1-dcache-loads                                               (52.29%)
     3.621625198          2,324,208      L1-dcache-load-misses     #    5.23% of all L1-dcache accesses  (50.93%)
     3.621625198            493,064      L2-loads                                                      (31.80%)
     3.621625198             47,378      L2-load-misses            #    9.85% of all LL-cache accesses  (31.81%)
     3.621625198            468,649      LLC-loads                                                     (31.81%)
     3.621625198             42,482      LLC-load-misses           #    8.83% of all LL-cache accesses  (31.81%)
     3.671927136         75,544,383      mem_inst_retired.any                                          (31.81%)
     3.671927136          1,390,868      branch-misses                                                 (31.81%)
     3.671927136        179,969,816      instructions              #    1.38  insn per cycle           (39.76%)
     3.671927136        130,109,905      cycles                                                        (44.51%)
     3.671927136          2,074,200      L1-icache-load-misses                                         (52.29%)
     3.671927136         53,048,019      L1-dcache-loads                                               (52.29%)
     3.671927136          2,460,791      L1-dcache-load-misses     #    4.64% of all L1-dcache accesses  (52.29%)
     3.671927136            514,467      L2-loads                                                      (39.60%)
     3.671927136             43,636      L2-load-misses            #    8.37% of all LL-cache accesses  (31.80%)
     3.671927136            528,123      LLC-loads                                                     (31.80%)
     3.671927136             48,330      LLC-load-misses           #    9.27% of all LL-cache accesses  (31.81%)
     3.722239060         72,000,621      mem_inst_retired.any                                          (31.81%)
     3.722239060          1,494,449      branch-misses                                                 (31.81%)
     3.722239060        174,127,774      instructions              #    1.34  insn per cycle           (39.75%)
     3.722239060        130,043,396      cycles                                                        (39.75%)
     3.722239060          2,348,299      L1-icache-load-misses                                         (39.92%)
     3.722239060         49,168,242      L1-dcache-loads                                               (47.86%)
     3.722239060          2,281,948      L1-dcache-load-misses     #    4.64% of all L1-dcache accesses  (52.29%)
     3.722239060            376,654      L2-loads                                                      (44.34%)
     3.722239060             40,271      L2-load-misses            #   10.54% of all LL-cache accesses  (44.19%)
     3.722239060            387,497      LLC-loads                                                     (36.25%)
     3.722239060             37,609      LLC-load-misses           #    9.84% of all LL-cache accesses  (31.81%)
     3.772563924         72,290,005      mem_inst_retired.any                                          (32.89%)
     3.772563924          1,496,624      branch-misses                                                 (31.80%)
     3.772563924        173,507,506      instructions              #    1.33  insn per cycle           (39.72%)
     3.772563924        130,091,538      cycles                                                        (39.73%)
     3.772563924          2,053,933      L1-icache-load-misses                                         (39.73%)
     3.772563924         53,870,560      L1-dcache-loads                                               (39.73%)
     3.772563924          2,384,435      L1-dcache-load-misses     #    4.43% of all L1-dcache accesses  (43.26%)
     3.772563924            375,910      L2-loads                                                      (43.26%)
     3.772563924             39,434      L2-load-misses            #   10.39% of all LL-cache accesses  (44.37%)
     3.772563924            382,863      LLC-loads                                                     (44.37%)
     3.772563924             34,611      LLC-load-misses           #    9.12% of all LL-cache accesses  (40.86%)
#           time             counts unit events
     3.822872817         72,222,161      mem_inst_retired.any                                          (44.36%)
     3.822872817          1,497,625      branch-misses                                                 (37.50%)
     3.822872817        171,208,223      instructions              #    1.32  insn per cycle           (45.45%)
     3.822872817        130,093,750      cycles                                                        (39.76%)
     3.822872817          2,472,180      L1-icache-load-misses                                         (39.76%)
     3.822872817         48,446,357      L1-dcache-loads                                               (39.77%)
     3.822872817          2,140,247      L1-dcache-load-misses     #    4.42% of all L1-dcache accesses  (39.76%)
     3.822872817            341,063      L2-loads                                                      (31.78%)
     3.822872817             31,538      L2-load-misses            #    9.29% of all LL-cache accesses  (38.63%)
     3.822872817            337,557      LLC-loads                                                     (44.33%)
     3.822872817             36,753      LLC-load-misses           #   10.83% of all LL-cache accesses  (44.33%)
     3.873179569         75,251,829      mem_inst_retired.any                                          (44.34%)
     3.873179569          1,428,185      branch-misses                                                 (44.34%)
     3.873179569        179,470,889      instructions              #    1.38  insn per cycle           (52.29%)
     3.873179569        130,118,129      cycles                                                        (50.03%)
     3.873179569          2,091,800      L1-icache-load-misses                                         (42.09%)
     3.873179569         56,015,546      L1-dcache-loads                                               (39.75%)
     3.873179569          2,316,571      L1-dcache-load-misses     #    4.14% of all L1-dcache accesses  (39.76%)
     3.873179569            422,402      L2-loads                                                      (31.81%)
     3.873179569             30,696      L2-load-misses            #    6.77% of all LL-cache accesses  (31.80%)
     3.873179569            484,355      LLC-loads                                                     (34.05%)
     3.873179569             33,110      LLC-load-misses           #    7.30% of all LL-cache accesses  (42.00%)
     3.923500500         81,964,802      mem_inst_retired.any                                          (37.43%)
     3.923500500          1,445,328      branch-misses                                                 (44.35%)
     3.923500500        200,112,150      instructions              #    1.54  insn per cycle           (52.30%)
     3.923500500        130,219,916      cycles                                                        (52.30%)
     3.923500500          2,032,925      L1-icache-load-misses                                         (52.30%)
     3.923500500         56,285,397      L1-dcache-loads                                               (46.69%)
     3.923500500          2,467,126      L1-dcache-load-misses     #    4.38% of all L1-dcache accesses  (39.75%)
     3.923500500            397,170      L2-loads                                                      (31.80%)
     3.923500500             21,434      L2-load-misses            #    5.39% of all LL-cache accesses  (31.80%)
     3.923500500            398,407      LLC-loads                                                     (31.80%)
     3.923500500             25,787      LLC-load-misses           #    6.48% of all LL-cache accesses  (31.80%)
     3.973799120         85,780,500      mem_inst_retired.any                                          (31.81%)
     3.973799120          1,262,652      branch-misses                                                 (32.83%)
     3.973799120        207,383,775      instructions              #    1.59  insn per cycle           (48.73%)
     3.973799120        130,118,198      cycles                                                        (52.28%)
     3.973799120          1,663,447      L1-icache-load-misses                                         (52.28%)
     3.973799120         55,972,630      L1-dcache-loads                                               (52.28%)
     3.973799120          2,711,495      L1-dcache-load-misses     #    4.84% of all L1-dcache accesses  (51.28%)
     3.973799120            441,060      L2-loads                                                      (31.81%)
     3.973799120             20,552      L2-load-misses            #    4.84% of all LL-cache accesses  (31.81%)
     3.973799120            408,345      LLC-loads                                                     (31.81%)
     3.973799120             18,768      LLC-load-misses           #    4.42% of all LL-cache accesses  (31.81%)
     4.024096480         85,489,670      mem_inst_retired.any                                          (31.82%)
     4.024096480          1,292,775      branch-misses                                                 (31.81%)
     4.024096480        203,120,224      instructions              #    1.56  insn per cycle           (39.77%)
     4.024096480        130,088,721      cycles                                                        (44.15%)
     4.024096480          1,381,779      L1-icache-load-misses                                         (52.11%)
     4.024096480         60,758,579      L1-dcache-loads                                               (52.27%)
     4.024096480          2,696,961      L1-dcache-load-misses     #    4.44% of all L1-dcache accesses  (52.28%)
     4.024096480            437,956      L2-loads                                                      (39.95%)
     4.024096480             25,666      L2-load-misses            #    5.42% of all LL-cache accesses  (31.99%)
     4.024096480            508,742      LLC-loads                                                     (31.82%)
     4.024096480             32,902      LLC-load-misses           #    6.95% of all LL-cache accesses  (31.82%)
     4.074414376         82,841,737      mem_inst_retired.any                                          (31.80%)
     4.074414376          1,488,319      branch-misses                                                 (31.80%)
     4.074414376        177,662,255      instructions              #    1.36  insn per cycle           (39.74%)
     4.074414376        130,182,857      cycles                                                        (39.75%)
     4.074414376          2,590,074      L1-icache-load-misses                                         (39.74%)
     4.074414376         52,216,043      L1-dcache-loads                                               (47.53%)
     4.074414376          2,333,131      L1-dcache-load-misses     #    4.47% of all L1-dcache accesses  (52.30%)
     4.074414376            473,595      L2-loads                                                      (44.35%)
     4.074414376             32,637      L2-load-misses            #    6.72% of all LL-cache accesses  (44.36%)
     4.074414376            498,275      LLC-loads                                                     (36.59%)
     4.074414376             27,633      LLC-load-misses           #    5.69% of all LL-cache accesses  (31.80%)
     4.124710823         75,458,889      mem_inst_retired.any                                          (33.19%)
     4.124710823          1,398,653      branch-misses                                                 (31.81%)
     4.124710823        182,427,502      instructions              #    1.40  insn per cycle           (39.76%)
     4.124710823        130,123,305      cycles                                                        (39.76%)
     4.124710823          2,457,836      L1-icache-load-misses                                         (39.76%)
     4.124710823         50,032,196      L1-dcache-loads                                               (39.76%)
     4.124710823          2,420,874      L1-dcache-load-misses     #    4.84% of all L1-dcache accesses  (42.93%)
     4.124710823            424,419      L2-loads                                                      (42.93%)
     4.124710823             31,527      L2-load-misses            #    7.06% of all LL-cache accesses  (44.34%)
     4.124710823            468,364      LLC-loads                                                     (44.33%)
     4.124710823             24,008      LLC-load-misses           #    5.38% of all LL-cache accesses  (41.18%)
     4.175026748         76,246,430      mem_inst_retired.any                                          (44.35%)
     4.175026748          1,296,802      branch-misses                                                 (37.79%)
     4.175026748        187,227,349      instructions              #    1.44  insn per cycle           (45.75%)
     4.175026748        130,179,690      cycles                                                        (39.74%)
     4.175026748          2,729,670      L1-icache-load-misses                                         (39.75%)
     4.175026748         52,617,146      L1-dcache-loads                                               (39.74%)
     4.175026748          3,511,287      L1-dcache-load-misses     #    6.67% of all L1-dcache accesses  (39.75%)
     4.175026748            587,310      L2-loads                                                      (31.80%)
     4.175026748             28,974      L2-load-misses            #    5.58% of all LL-cache accesses  (38.34%)
     4.175026748            451,606      LLC-loads                                                     (44.36%)
     4.175026748             29,326      LLC-load-misses           #    5.65% of all LL-cache accesses  (44.35%)
     4.225345817         79,697,235      mem_inst_retired.any                                          (44.37%)
     4.225345817          1,270,707      branch-misses                                                 (44.36%)
     4.225345817        193,440,442      instructions              #    1.49  insn per cycle           (52.31%)
     4.225345817        130,121,276      cycles                                                        (50.36%)
     4.225345817          2,820,053      L1-icache-load-misses                                         (42.39%)
     4.225345817         50,948,659      L1-dcache-loads                                               (39.73%)
     4.225345817          2,868,075      L1-dcache-load-misses     #    5.63% of all L1-dcache accesses  (39.73%)
     4.225345817            480,224      L2-loads                                                      (31.78%)
     4.225345817             21,944      L2-load-misses            #    4.65% of all LL-cache accesses  (31.81%)
     4.225345817            463,811      LLC-loads                                                     (33.74%)
     4.225345817             33,281      LLC-load-misses           #    7.05% of all LL-cache accesses  (41.69%)
     4.275650640         60,154,686      mem_inst_retired.any                                          (37.12%)
     4.275650640          1,379,785      branch-misses                                                 (44.34%)
     4.275650640        140,556,763      instructions              #    1.08  insn per cycle           (52.29%)
     4.275650640        130,040,513      cycles                                                        (52.30%)
     4.275650640          2,027,859      L1-icache-load-misses                                         (52.29%)
     4.275650640         36,850,248      L1-dcache-loads                                               (47.00%)
     4.275650640          2,089,658      L1-dcache-load-misses     #    5.67% of all L1-dcache accesses  (39.75%)
     4.275650640            494,568      L2-loads                                                      (31.80%)
     4.275650640             46,547      L2-load-misses            #    8.59% of all LL-cache accesses  (31.80%)
     4.275650640            589,744      LLC-loads                                                     (31.80%)
     4.275650640             45,561      LLC-load-misses           #    8.40% of all LL-cache accesses  (31.80%)
     4.325974197         59,201,379      mem_inst_retired.any                                          (31.80%)
     4.325974197          1,337,696      branch-misses                                                 (32.52%)
     4.325974197        164,868,119      instructions              #    1.27  insn per cycle           (48.41%)
     4.325974197        130,068,208      cycles                                                        (52.30%)
     4.325974197          1,603,931      L1-icache-load-misses                                         (52.30%)
     4.325974197         50,125,091      L1-dcache-loads                                               (52.30%)
     4.325974197          2,343,471      L1-dcache-load-misses     #    4.68% of all L1-dcache accesses  (51.60%)
     4.325974197            516,318      L2-loads                                                      (31.80%)
     4.325974197             30,180      L2-load-misses            #    5.75% of all LL-cache accesses  (31.81%)
     4.325974197            533,555      LLC-loads                                                     (31.80%)
     4.325974197             30,946      LLC-load-misses           #    5.90% of all LL-cache accesses  (31.80%)
     4.376276080         59,381,219      mem_inst_retired.any                                          (31.81%)
     4.376276080          1,353,643      branch-misses                                                 (31.81%)
     4.376276080        166,820,590      instructions              #    1.28  insn per cycle           (39.76%)
     4.376276080        130,155,943      cycles                                                        (43.82%)
     4.376276080          2,277,501      L1-icache-load-misses                                         (51.77%)
     4.376276080         52,410,073      L1-dcache-loads                                               (52.28%)
     4.376276080          3,214,813      L1-dcache-load-misses     #    6.13% of all L1-dcache accesses  (52.29%)
     4.376276080            531,378      L2-loads                                                      (40.29%)
     4.376276080             15,253      L2-load-misses            #    2.93% of all LL-cache accesses  (32.34%)
     4.376276080            510,644      LLC-loads                                                     (31.81%)
     4.376276080             30,155      LLC-load-misses           #    5.79% of all LL-cache accesses  (31.81%)
     4.426583911         73,617,363      mem_inst_retired.any                                          (31.80%)
     4.426583911          1,492,327      branch-misses                                                 (31.80%)
     4.426583911        183,254,559      instructions              #    1.41  insn per cycle           (39.75%)
     4.426583911        130,215,366      cycles                                                        (39.75%)
     4.426583911          1,422,684      L1-icache-load-misses                                         (39.75%)
     4.426583911         54,803,729      L1-dcache-loads                                               (47.19%)
     4.426583911          2,991,677      L1-dcache-load-misses     #    5.46% of all L1-dcache accesses  (52.30%)
     4.426583911            634,885      L2-loads                                                      (44.35%)
     4.426583911             11,834      L2-load-misses            #    1.67% of all LL-cache accesses  (44.34%)
     4.426583911            781,663      LLC-loads                                                     (36.93%)
     4.426583911             12,291      LLC-load-misses           #    1.74% of all LL-cache accesses  (31.80%)
     4.476876612         82,734,147      mem_inst_retired.any                                          (33.52%)
     4.476876612          1,477,753      branch-misses                                                 (31.81%)
     4.476876612        185,217,744      instructions              #    1.42  insn per cycle           (39.76%)
     4.476876612        130,203,371      cycles                                                        (39.76%)
     4.476876612          2,660,019      L1-icache-load-misses                                         (39.76%)
     4.476876612         52,560,126      L1-dcache-loads                                               (39.76%)
     4.476876612          2,636,418      L1-dcache-load-misses     #    5.02% of all L1-dcache accesses  (42.60%)
     4.476876612            636,892      L2-loads                                                      (42.60%)
     4.476876612              2,258      L2-load-misses            #    0.36% of all LL-cache accesses  (44.32%)
     4.476876612            612,393      LLC-loads                                                     (44.33%)
     4.476876612             10,498      LLC-load-misses           #    1.68% of all LL-cache accesses  (41.50%)
     4.527162789         74,790,891      mem_inst_retired.any                                          (44.32%)
     4.527162789          1,675,286      branch-misses                                                 (38.08%)
     4.527162789        179,151,483      instructions              #    1.38  insn per cycle           (46.03%)
     4.527162789        130,190,513      cycles                                                        (39.77%)
     4.527162789          2,736,808      L1-icache-load-misses                                         (39.77%)
     4.527162789         51,878,384      L1-dcache-loads                                               (39.77%)
     4.527162789          2,639,826      L1-dcache-load-misses     #    5.09% of all L1-dcache accesses  (39.77%)
     4.527162789            549,159      L2-loads                                                      (31.81%)
     4.527162789             12,398      L2-load-misses            #    2.32% of all LL-cache accesses  (38.04%)
     4.527162789            518,694      LLC-loads                                                     (44.33%)
     4.527162789              6,275      LLC-load-misses           #    1.18% of all LL-cache accesses  (44.33%)
     4.577476918         74,344,100      mem_inst_retired.any                                          (44.35%)
     4.577476918          1,373,802      branch-misses                                                 (44.35%)
     4.577476918        196,168,837      instructions              #    1.51  insn per cycle           (52.30%)
     4.577476918        130,232,254      cycles                                                        (50.61%)
     4.577476918          2,270,319      L1-icache-load-misses                                         (42.67%)
     4.577476918         54,563,789      L1-dcache-loads                                               (39.75%)
     4.577476918          2,666,923      L1-dcache-load-misses     #    4.89% of all L1-dcache accesses  (39.75%)
     4.577476918            467,883      L2-loads                                                      (31.80%)
     4.577476918              8,200      L2-load-misses            #    1.73% of all LL-cache accesses  (31.80%)
     4.577476918            482,433      LLC-loads                                                     (33.47%)
     4.577476918              5,768      LLC-load-misses           #    1.21% of all LL-cache accesses  (41.42%)
     4.627768545         89,317,903      mem_inst_retired.any                                          (36.86%)
     4.627768545          1,243,889      branch-misses                                                 (44.33%)
     4.627768545        212,299,344      instructions              #    1.63  insn per cycle           (52.28%)
     4.627768545        130,237,362      cycles                                                        (52.28%)
     4.627768545          1,778,807      L1-icache-load-misses                                         (52.28%)
     4.627768545         58,804,089      L1-dcache-loads                                               (47.25%)
     4.627768545          3,739,448      L1-dcache-load-misses     #    6.36% of all L1-dcache accesses  (39.76%)
     4.627768545            702,229      L2-loads                                                      (31.81%)
     4.627768545                952      L2-load-misses            #    0.14% of all LL-cache accesses  (31.81%)
     4.627768545            686,695      LLC-loads                                                     (31.81%)
     4.627768545              1,826      LLC-load-misses           #    0.26% of all LL-cache accesses  (31.81%)
     4.678067718         87,287,824      mem_inst_retired.any                                          (31.81%)
     4.678067718          1,432,778      branch-misses                                                 (32.29%)
     4.678067718        210,999,319      instructions              #    1.62  insn per cycle           (48.20%)
     4.678067718        130,198,239      cycles                                                        (52.28%)
     4.678067718          1,272,199      L1-icache-load-misses                                         (52.28%)
     4.678067718         53,926,039      L1-dcache-loads                                               (52.28%)
     4.678067718          2,762,281      L1-dcache-load-misses     #    5.12% of all L1-dcache accesses  (51.82%)
     4.678067718            682,780      L2-loads                                                      (31.82%)
     4.678067718             14,018      L2-load-misses            #    2.26% of all LL-cache accesses  (31.82%)
     4.678067718            560,229      LLC-loads                                                     (31.81%)
     4.678067718             14,066      LLC-load-misses           #    2.26% of all LL-cache accesses  (31.81%)
     4.728363493         83,066,408      mem_inst_retired.any                                          (31.81%)
     4.728363493          1,484,186      branch-misses                                                 (31.81%)
     4.728363493        189,093,497      instructions              #    1.45  insn per cycle           (39.76%)
     4.728363493        130,221,802      cycles                                                        (43.63%)
     4.728363493          1,256,098      L1-icache-load-misses                                         (51.59%)
     4.728363493         56,160,218      L1-dcache-loads                                               (52.28%)
     4.728363493          3,610,690      L1-dcache-load-misses     #    6.43% of all L1-dcache accesses  (52.28%)
     4.728363493            749,424      L2-loads                                                      (40.47%)
     4.728363493             22,129      L2-load-misses            #    2.83% of all LL-cache accesses  (32.52%)
     4.728363493            816,926      LLC-loads                                                     (31.81%)
     4.728363493             18,137      LLC-load-misses           #    2.32% of all LL-cache accesses  (31.81%)
     4.778657740         82,618,609      mem_inst_retired.any                                          (31.82%)
     4.778657740          1,103,465      branch-misses                                                 (31.82%)
     4.778657740        197,374,090      instructions              #    1.52  insn per cycle           (39.77%)
     4.778657740        130,156,992      cycles                                                        (39.76%)
     4.778657740            229,815      L1-icache-load-misses                                         (39.76%)
     4.778657740         57,044,830      L1-dcache-loads                                               (47.02%)
     4.778657740          3,282,292      L1-dcache-load-misses     #    5.75% of all L1-dcache accesses  (52.27%)
     4.778657740            767,139      L2-loads                                                      (44.34%)
     4.778657740              8,879      L2-load-misses            #    1.19% of all LL-cache accesses  (44.34%)
     4.778657740            723,576      LLC-loads                                                     (37.10%)
     4.778657740              3,797      LLC-load-misses           #    0.51% of all LL-cache accesses  (31.81%)
     4.829004310         86,130,414      mem_inst_retired.any                                          (33.74%)
     4.829004310            949,242      branch-misses                                                 (31.78%)
     4.829004310        204,575,267      instructions              #    1.57  insn per cycle           (39.73%)
     4.829004310        130,227,161      cycles                                                        (39.72%)
     4.829004310          1,810,764      L1-icache-load-misses                                         (39.72%)
     4.829004310         53,775,249      L1-dcache-loads                                               (39.72%)
     4.829004310          3,326,399      L1-dcache-load-misses     #    6.19% of all L1-dcache accesses  (42.41%)
     4.829004310            575,351      L2-loads                                                      (42.40%)
     4.829004310             29,628      L2-load-misses            #    5.27% of all LL-cache accesses  (44.37%)
     4.829004310            549,555      LLC-loads                                                     (44.38%)
     4.829004310             30,316      LLC-load-misses           #    5.39% of all LL-cache accesses  (41.72%)
     4.879418033         56,037,294      mem_inst_retired.any                                          (44.46%)
     4.879418033          1,148,344      branch-misses                                                 (38.49%)
     4.879418033        175,973,529      instructions              #    1.35  insn per cycle           (46.43%)
     4.879418033        130,418,721      cycles                                                        (39.67%)
     4.879418033          1,437,147      L1-icache-load-misses                                         (39.67%)
     4.879418033         47,650,753      L1-dcache-loads                                               (39.67%)
     4.879418033          3,473,629      L1-dcache-load-misses     #    7.29% of all L1-dcache accesses  (39.66%)
     4.879418033            824,557      L2-loads                                                      (31.73%)
     4.879418033             60,022      L2-load-misses            #    7.96% of all LL-cache accesses  (37.69%)
     4.879418033            683,647      LLC-loads                                                     (44.46%)
     4.879418033             86,325      LLC-load-misses           #   11.45% of all LL-cache accesses  (44.47%)
     4.929815864         55,378,415      mem_inst_retired.any                                          (44.43%)
     4.929815864            961,557      branch-misses                                                 (44.43%)
     4.929815864        121,286,859      instructions              #    0.93  insn per cycle           (52.37%)
     4.929815864        130,231,961      cycles                                                        (51.20%)
     4.929815864            564,835      L1-icache-load-misses                                         (43.27%)
     4.929815864         43,033,677      L1-dcache-loads                                               (39.69%)
     4.929815864          3,717,571      L1-dcache-load-misses     #    8.64% of all L1-dcache accesses  (39.69%)
     4.929815864            874,748      L2-loads                                                      (31.76%)
     4.929815864             34,027      L2-load-misses            #    3.71% of all LL-cache accesses  (31.76%)
     4.929815864            959,119      LLC-loads                                                     (32.91%)
     4.929815864             41,432      LLC-load-misses           #    4.52% of all LL-cache accesses  (40.84%)
     4.980111838         87,683,160      mem_inst_retired.any                                          (36.17%)
     4.980111838          1,093,588      branch-misses                                                 (44.12%)
     4.980111838        212,494,341      instructions              #    1.63  insn per cycle           (52.27%)
     4.980111838        130,113,164      cycles                                                        (52.30%)
     4.980111838            990,606      L1-icache-load-misses                                         (52.30%)
     4.980111838         60,578,050      L1-dcache-loads                                               (47.94%)
     4.980111838          4,622,494      L1-dcache-load-misses     #    7.63% of all L1-dcache accesses  (39.99%)
     4.980111838            946,627      L2-loads                                                      (31.82%)
     4.980111838             57,201      L2-load-misses            #    6.14% of all LL-cache accesses  (31.82%)
     4.980111838            916,187      LLC-loads                                                     (31.79%)
     4.980111838             51,121      LLC-load-misses           #    5.49% of all LL-cache accesses  (31.79%)
     5.030499507         77,486,887      mem_inst_retired.any                                          (31.75%)
     5.030499507          1,253,646      branch-misses                                                 (31.75%)
     5.030499507        207,246,887      instructions              #    1.59  insn per cycle           (47.44%)
     5.030499507        130,402,482      cycles                                                        (52.36%)
     5.030499507          1,322,687      L1-icache-load-misses                                         (52.37%)
     5.030499507         62,434,820      L1-dcache-loads                                               (52.37%)
     5.030499507          3,276,929      L1-dcache-load-misses     #    5.25% of all L1-dcache accesses  (52.37%)
     5.030499507            641,188      L2-loads                                                      (31.76%)
     5.030499507             35,170      L2-load-misses            #    5.98% of all LL-cache accesses  (31.76%)
     5.030499507            535,162      LLC-loads                                                     (31.76%)
     5.030499507             15,399      LLC-load-misses           #    2.62% of all LL-cache accesses  (31.76%)
#           time             counts unit events
     5.080899422         87,702,327      mem_inst_retired.any                                          (31.73%)
     5.080899422          1,379,828      branch-misses                                                 (31.74%)
     5.080899422        194,644,632      instructions              #    1.49  insn per cycle           (39.68%)
     5.080899422        130,394,140      cycles                                                        (42.68%)
     5.080899422          1,759,699      L1-icache-load-misses                                         (50.62%)
     5.080899422         58,442,424      L1-dcache-loads                                               (52.39%)
     5.080899422          3,377,354      L1-dcache-load-misses     #    5.78% of all L1-dcache accesses  (52.39%)
     5.080899422            806,006      L2-loads                                                      (41.46%)
     5.080899422             77,689      L2-load-misses            #   11.07% of all LL-cache accesses  (33.52%)
     5.080899422            598,055      LLC-loads                                                     (31.75%)
     5.080899422             36,979      LLC-load-misses           #    5.27% of all LL-cache accesses  (31.75%)
     5.131204771         92,671,640      mem_inst_retired.any                                          (31.81%)
     5.131204771          1,019,964      branch-misses                                                 (31.81%)
     5.131204771        208,319,488      instructions              #    1.60  insn per cycle           (39.76%)
     5.131204771        130,207,348      cycles                                                        (39.76%)
     5.131204771          2,857,840      L1-icache-load-misses                                         (39.76%)
     5.131204771         50,674,124      L1-dcache-loads                                               (45.94%)
     5.131204771          2,076,089      L1-dcache-load-misses     #    4.10% of all L1-dcache accesses  (52.29%)
     5.131204771            399,428      L2-loads                                                      (44.34%)
     5.131204771             14,382      L2-load-misses            #    2.87% of all LL-cache accesses  (44.34%)
     5.131204771            603,719      LLC-loads                                                     (38.17%)
     5.131204771             12,092      LLC-load-misses           #    2.41% of all LL-cache accesses  (31.81%)
     5.181493052         72,764,697      mem_inst_retired.any                                          (34.75%)
     5.181493052          1,515,061      branch-misses                                                 (31.82%)
     5.181493052        187,913,937      instructions              #    1.44  insn per cycle           (39.77%)
     5.181493052        130,187,463      cycles                                                        (39.77%)
     5.181493052          2,315,272      L1-icache-load-misses                                         (39.77%)
     5.181493052         53,688,183      L1-dcache-loads                                               (39.77%)
     5.181493052          3,087,065      L1-dcache-load-misses     #    5.75% of all L1-dcache accesses  (41.37%)
     5.181493052            495,681      L2-loads                                                      (41.37%)
     5.181493052              9,555      L2-load-misses            #    2.02% of all LL-cache accesses  (44.32%)
     5.181493052            449,714      LLC-loads                                                     (44.32%)
     5.181493052              9,510      LLC-load-misses           #    2.01% of all LL-cache accesses  (42.73%)
     5.231787771         81,163,519      mem_inst_retired.any                                          (44.33%)
     5.231787771          1,322,553      branch-misses                                                 (39.32%)
     5.231787771        197,219,618      instructions              #    1.51  insn per cycle           (47.27%)
     5.231787771        130,200,447      cycles                                                        (39.76%)
     5.231787771          2,567,110      L1-icache-load-misses                                         (39.76%)
     5.231787771         50,072,114      L1-dcache-loads                                               (39.76%)
     5.231787771          2,319,303      L1-dcache-load-misses     #    4.63% of all L1-dcache accesses  (39.76%)
     5.231787771            454,919      L2-loads                                                      (31.81%)
     5.231787771             15,510      L2-load-misses            #    3.16% of all LL-cache accesses  (36.81%)
     5.231787771            526,253      LLC-loads                                                     (44.33%)
     5.231787771             18,706      LLC-load-misses           #    3.81% of all LL-cache accesses  (44.33%)
     5.282104670         80,142,227      mem_inst_retired.any                                          (44.35%)
     5.282104670          1,394,272      branch-misses                                                 (44.35%)
     5.282104670        194,704,976      instructions              #    1.50  insn per cycle           (52.30%)
     5.282104670        130,215,026      cycles                                                        (51.86%)
     5.282104670          1,620,009      L1-icache-load-misses                                         (43.91%)
     5.282104670         59,657,493      L1-dcache-loads                                               (39.75%)
     5.282104670          2,650,815      L1-dcache-load-misses     #    4.44% of all L1-dcache accesses  (39.75%)
     5.282104670            475,838      L2-loads                                                      (31.80%)
     5.282104670             23,755      L2-load-misses            #    5.29% of all LL-cache accesses  (31.80%)
     5.282104670            422,740      LLC-loads                                                     (32.23%)
     5.282104670             17,899      LLC-load-misses           #    3.98% of all LL-cache accesses  (40.17%)
     5.332400169         77,089,213      mem_inst_retired.any                                          (35.63%)
     5.332400169          1,283,741      branch-misses                                                 (43.57%)
     5.332400169        182,118,973      instructions              #    1.40  insn per cycle           (52.27%)
     5.332400169        130,060,808      cycles                                                        (52.27%)
     5.332400169          1,404,724      L1-icache-load-misses                                         (52.27%)
     5.332400169         46,065,025      L1-dcache-loads                                               (48.49%)
     5.332400169          2,526,185      L1-dcache-load-misses     #    5.48% of all L1-dcache accesses  (40.54%)
     5.332400169            608,616      L2-loads                                                      (31.82%)
     5.332400169             41,205      L2-load-misses            #    6.19% of all LL-cache accesses  (31.82%)
     5.332400169            722,339      LLC-loads                                                     (31.82%)
     5.332400169             33,997      LLC-load-misses           #    5.11% of all LL-cache accesses  (31.82%)
     5.382698813         76,143,864      mem_inst_retired.any                                          (31.81%)
     5.382698813          1,340,989      branch-misses                                                 (31.81%)
     5.382698813        218,288,139      instructions              #    1.68  insn per cycle           (46.95%)
     5.382698813        130,230,704      cycles                                                        (52.29%)
     5.382698813            515,645      L1-icache-load-misses                                         (52.29%)
     5.382698813         66,103,908      L1-dcache-loads                                               (52.29%)
     5.382698813          4,496,068      L1-dcache-load-misses     #    6.80% of all L1-dcache accesses  (52.29%)
     5.382698813            941,924      L2-loads                                                      (31.81%)
     5.382698813             13,147      L2-load-misses            #    1.47% of all LL-cache accesses  (31.81%)
     5.382698813            847,721      LLC-loads                                                     (31.81%)
     5.382698813              7,585      LLC-load-misses           #    0.85% of all LL-cache accesses  (31.81%)
     5.432989175         92,624,096      mem_inst_retired.any                                          (31.82%)
     5.432989175          1,017,313      branch-misses                                                 (31.82%)
     5.432989175        200,467,838      instructions              #    1.54  insn per cycle           (39.77%)
     5.432989175        130,192,826      cycles                                                        (42.38%)
     5.432989175          2,148,708      L1-icache-load-misses                                         (50.34%)
     5.432989175         49,744,566      L1-dcache-loads                                               (52.27%)
     5.432989175          2,334,996      L1-dcache-load-misses     #    4.69% of all L1-dcache accesses  (52.27%)
     5.432989175            435,815      L2-loads                                                      (41.72%)
     5.432989175              4,862      L2-load-misses            #    0.77% of all LL-cache accesses  (33.77%)
     5.432989175            830,192      LLC-loads                                                     (31.82%)
     5.432989175              3,268      LLC-load-misses           #    0.52% of all LL-cache accesses  (31.82%)
     5.483275184         76,361,526      mem_inst_retired.any                                          (31.82%)
     5.483275184          1,560,615      branch-misses                                                 (31.82%)
     5.483275184        208,363,852      instructions              #    1.60  insn per cycle           (39.77%)
     5.483275184        130,164,464      cycles                                                        (39.77%)
     5.483275184            792,322      L1-icache-load-misses                                         (39.77%)
     5.483275184         50,700,886      L1-dcache-loads                                               (45.79%)
     5.483275184          3,392,205      L1-dcache-load-misses     #    6.69% of all L1-dcache accesses  (52.27%)
     5.483275184            653,802      L2-loads                                                      (44.32%)
     5.483275184             20,527      L2-load-misses            #    3.10% of all LL-cache accesses  (44.32%)
     5.483275184            671,121      LLC-loads                                                     (38.32%)
     5.483275184             16,279      LLC-load-misses           #    2.46% of all LL-cache accesses  (31.82%)
     5.533566899        108,401,084      mem_inst_retired.any                                          (34.89%)
     5.533566899          1,138,357      branch-misses                                                 (31.81%)
     5.533566899        226,869,434      instructions              #    1.74  insn per cycle           (39.77%)
     5.533566899        130,186,838      cycles                                                        (39.77%)
     5.533566899          1,351,822      L1-icache-load-misses                                         (39.77%)
     5.533566899         70,101,706      L1-dcache-loads                                               (39.77%)
     5.533566899          3,838,330      L1-dcache-load-misses     #    5.48% of all L1-dcache accesses  (41.23%)
     5.533566899            594,882      L2-loads                                                      (41.23%)
     5.533566899             30,980      L2-load-misses            #    5.25% of all LL-cache accesses  (44.32%)
     5.533566899            584,826      LLC-loads                                                     (44.32%)
     5.533566899             26,325      LLC-load-misses           #    4.46% of all LL-cache accesses  (42.87%)
     5.583863957         86,469,038      mem_inst_retired.any                                          (44.33%)
     5.583863957          1,049,555      branch-misses                                                 (39.46%)
     5.583863957        232,165,221      instructions              #    1.78  insn per cycle           (47.42%)
     5.583863957        130,208,542      cycles                                                        (39.76%)
     5.583863957          1,645,825      L1-icache-load-misses                                         (39.76%)
     5.583863957         64,463,376      L1-dcache-loads                                               (39.76%)
     5.583863957          2,368,103      L1-dcache-load-misses     #    3.67% of all L1-dcache accesses  (39.76%)
     5.583863957            619,332      L2-loads                                                      (31.81%)
     5.583863957             27,581      L2-load-misses            #    3.45% of all LL-cache accesses  (36.67%)
     5.583863957            980,763      LLC-loads                                                     (44.33%)
     5.583863957             29,917      LLC-load-misses           #    3.74% of all LL-cache accesses  (44.33%)
     5.634158297         95,262,254      mem_inst_retired.any                                          (44.33%)
     5.634158297          1,048,917      branch-misses                                                 (44.33%)
     5.634158297        224,837,248      instructions              #    1.73  insn per cycle           (52.28%)
     5.634158297        130,164,841      cycles                                                        (51.99%)
     5.634158297          1,626,890      L1-icache-load-misses                                         (44.04%)
     5.634158297         58,140,633      L1-dcache-loads                                               (39.76%)
     5.634158297          2,771,853      L1-dcache-load-misses     #    4.77% of all L1-dcache accesses  (39.77%)
     5.634158297            451,210      L2-loads                                                      (31.81%)
     5.634158297             19,051      L2-load-misses            #    4.27% of all LL-cache accesses  (31.81%)
     5.634158297            440,590      LLC-loads                                                     (32.09%)
     5.634158297             11,400      LLC-load-misses           #    2.56% of all LL-cache accesses  (40.04%)
     5.684449222         83,471,962      mem_inst_retired.any                                          (35.51%)
     5.684449222          1,359,512      branch-misses                                                 (43.47%)
     5.684449222        195,198,657      instructions              #    1.50  insn per cycle           (52.28%)
     5.684449222        130,149,368      cycles                                                        (52.27%)
     5.684449222          2,467,629      L1-icache-load-misses                                         (52.28%)
     5.684449222         50,238,326      L1-dcache-loads                                               (48.60%)
     5.684449222          2,722,072      L1-dcache-load-misses     #    5.42% of all L1-dcache accesses  (40.65%)
     5.684449222            528,653      L2-loads                                                      (31.82%)
     5.684449222             35,728      L2-load-misses            #    6.57% of all LL-cache accesses  (31.82%)
     5.684449222            558,717      LLC-loads                                                     (31.81%)
     5.684449222             10,586      LLC-load-misses           #    1.95% of all LL-cache accesses  (31.81%)
     5.734754485         74,142,243      mem_inst_retired.any                                          (31.80%)
     5.734754485          1,534,886      branch-misses                                                 (31.80%)
     5.734754485        188,280,107      instructions              #    1.45  insn per cycle           (46.85%)
     5.734754485        130,225,958      cycles                                                        (52.29%)
     5.734754485          2,310,542      L1-icache-load-misses                                         (52.29%)
     5.734754485         51,577,853      L1-dcache-loads                                               (52.29%)
     5.734754485          2,317,910      L1-dcache-load-misses     #    4.49% of all L1-dcache accesses  (52.29%)
     5.734754485            378,599      L2-loads                                                      (31.81%)
     5.734754485             21,484      L2-load-misses            #    5.82% of all LL-cache accesses  (31.81%)
     5.734754485            359,246      LLC-loads                                                     (31.81%)
     5.734754485             22,419      LLC-load-misses           #    6.08% of all LL-cache accesses  (31.81%)
     5.785046077         82,172,014      mem_inst_retired.any                                          (31.82%)
     5.785046077          1,405,539      branch-misses                                                 (31.82%)
     5.785046077        212,254,988      instructions              #    1.63  insn per cycle           (39.77%)
     5.785046077        130,199,451      cycles                                                        (42.28%)
     5.785046077          1,536,400      L1-icache-load-misses                                         (50.23%)
     5.785046077         55,878,096      L1-dcache-loads                                               (52.28%)
     5.785046077          3,395,211      L1-dcache-load-misses     #    6.08% of all L1-dcache accesses  (52.28%)
     5.785046077            576,194      L2-loads                                                      (41.83%)
     5.785046077             16,940      L2-load-misses            #    2.97% of all LL-cache accesses  (33.88%)
     5.785046077            565,095      LLC-loads                                                     (31.81%)
     5.785046077             18,953      LLC-load-misses           #    3.32% of all LL-cache accesses  (31.81%)
     5.835335484         81,000,635      mem_inst_retired.any                                          (31.82%)
     5.835335484          1,463,624      branch-misses                                                 (31.81%)
     5.835335484        207,952,548      instructions              #    1.60  insn per cycle           (39.77%)
     5.835335484        130,204,843      cycles                                                        (39.77%)
     5.835335484          1,465,247      L1-icache-load-misses                                         (39.77%)
     5.835335484         58,072,051      L1-dcache-loads                                               (45.67%)
     5.835335484          3,082,627      L1-dcache-load-misses     #    5.31% of all L1-dcache accesses  (52.28%)
     5.835335484            553,204      L2-loads                                                      (44.32%)
     5.835335484              6,515      L2-load-misses            #    1.15% of all LL-cache accesses  (44.32%)
     5.835335484            583,194      LLC-loads                                                     (38.44%)
     5.835335484              2,244      LLC-load-misses           #    0.39% of all LL-cache accesses  (31.82%)
     5.885643489         78,396,961      mem_inst_retired.any                                          (35.03%)
     5.885643489          1,584,942      branch-misses                                                 (31.80%)
     5.885643489        185,183,961      instructions              #    1.42  insn per cycle           (39.75%)
     5.885643489        130,242,702      cycles                                                        (39.75%)
     5.885643489          2,446,945      L1-icache-load-misses                                         (39.75%)
     5.885643489         50,920,939      L1-dcache-loads                                               (39.75%)
     5.885643489          2,347,796      L1-dcache-load-misses     #    4.61% of all L1-dcache accesses  (41.10%)
     5.885643489            394,432      L2-loads                                                      (41.10%)
     5.885643489              9,364      L2-load-misses            #    2.29% of all LL-cache accesses  (44.34%)
     5.885643489            424,229      LLC-loads                                                     (44.34%)
     5.885643489              6,489      LLC-load-misses           #    1.59% of all LL-cache accesses  (43.01%)
     5.935922629         75,891,423      mem_inst_retired.any                                          (44.30%)
     5.935922629          1,585,166      branch-misses                                                 (39.58%)
     5.935922629        178,031,862      instructions              #    1.37  insn per cycle           (47.54%)
     5.935922629        130,107,975      cycles                                                        (39.76%)
     5.935922629          2,051,615      L1-icache-load-misses                                         (39.78%)
     5.935922629         53,367,050      L1-dcache-loads                                               (39.78%)
     5.935922629          2,917,243      L1-dcache-load-misses     #    5.47% of all L1-dcache accesses  (39.78%)
     5.935922629            519,463      L2-loads                                                      (31.83%)
     5.935922629              9,174      L2-load-misses            #    1.81% of all LL-cache accesses  (36.54%)
     5.935922629            495,712      LLC-loads                                                     (44.32%)
     5.935922629              5,248      LLC-load-misses           #    1.03% of all LL-cache accesses  (44.30%)
     5.986205470         76,127,280      mem_inst_retired.any                                          (44.31%)
     5.986205470          1,417,272      branch-misses                                                 (44.31%)
     5.986205470        188,589,346      instructions              #    1.45  insn per cycle           (52.27%)
     5.986205470        130,154,336      cycles                                                        (52.09%)
     5.986205470          2,883,678      L1-icache-load-misses                                         (44.14%)
     5.986205470         54,752,315      L1-dcache-loads                                               (39.77%)
     5.986205470          2,084,312      L1-dcache-load-misses     #    3.81% of all L1-dcache accesses  (39.77%)
     5.986205470            356,548      L2-loads                                                      (31.82%)
     5.986205470              6,920      L2-load-misses            #    1.98% of all LL-cache accesses  (31.82%)
     5.986205470            343,213      LLC-loads                                                     (31.99%)
     5.986205470              7,103      LLC-load-misses           #    2.03% of all LL-cache accesses  (39.94%)
     6.036489636         66,232,382      mem_inst_retired.any                                          (35.43%)
     6.036489636          1,336,069      branch-misses                                                 (43.38%)
     6.036489636        198,752,381      instructions              #    1.53  insn per cycle           (52.27%)
     6.036489636        130,169,081      cycles                                                        (52.27%)
     6.036489636          1,398,620      L1-icache-load-misses                                         (52.27%)
     6.036489636         56,209,473      L1-dcache-loads                                               (48.68%)
     6.036489636          3,687,134      L1-dcache-load-misses     #    6.56% of all L1-dcache accesses  (40.73%)
     6.036489636            579,058      L2-loads                                                      (31.82%)
     6.036489636              6,055      L2-load-misses            #    1.12% of all LL-cache accesses  (31.82%)
     6.036489636            498,734      LLC-loads                                                     (31.82%)
     6.036489636              5,134      LLC-load-misses           #    0.95% of all LL-cache accesses  (31.82%)
     6.086783913         84,202,437      mem_inst_retired.any                                          (31.82%)
     6.086783913          1,350,483      branch-misses                                                 (31.81%)
     6.086783913        192,688,263      instructions              #    1.48  insn per cycle           (46.78%)
     6.086783913        130,193,150      cycles                                                        (52.28%)
     6.086783913          1,858,131      L1-icache-load-misses                                         (52.29%)
     6.086783913         58,649,916      L1-dcache-loads                                               (52.29%)
     6.086783913          3,470,094      L1-dcache-load-misses     #    5.92% of all L1-dcache accesses  (52.28%)
     6.086783913            814,379      L2-loads                                                      (31.80%)
     6.086783913             22,808      L2-load-misses            #    2.89% of all LL-cache accesses  (31.80%)
     6.086783913            762,186      LLC-loads                                                     (31.80%)
     6.086783913             28,316      LLC-load-misses           #    3.59% of all LL-cache accesses  (31.82%)
     6.137125605         77,202,967      mem_inst_retired.any                                          (31.78%)
     6.137125605          1,503,980      branch-misses                                                 (31.78%)
     6.137125605        168,125,037      instructions              #    1.29  insn per cycle           (39.73%)
     6.137125605        130,297,285      cycles                                                        (42.17%)
     6.137125605          1,783,986      L1-icache-load-misses                                         (50.11%)
     6.137125605         55,651,863      L1-dcache-loads                                               (52.32%)
     6.137125605          4,459,441      L1-dcache-load-misses     #    8.01% of all L1-dcache accesses  (52.32%)
     6.137125605            989,240      L2-loads                                                      (41.95%)
     6.137125605             17,907      L2-load-misses            #    1.74% of all LL-cache accesses  (34.01%)
     6.137125605          1,070,295      LLC-loads                                                     (31.79%)
     6.137125605             14,251      LLC-load-misses           #    1.38% of all LL-cache accesses  (31.79%)
     6.187437992         86,014,572      mem_inst_retired.any                                          (31.80%)
     6.187437992          1,154,031      branch-misses                                                 (31.80%)
     6.187437992        207,203,076      instructions              #    1.59  insn per cycle           (39.75%)
     6.187437992        130,259,369      cycles                                                        (39.75%)
     6.187437992          1,421,016      L1-icache-load-misses                                         (39.75%)
     6.187437992         60,709,231      L1-dcache-loads                                               (45.49%)
     6.187437992          3,322,011      L1-dcache-load-misses     #    5.47% of all L1-dcache accesses  (52.30%)
     6.187437992            695,798      L2-loads                                                      (44.35%)
     6.187437992             19,432      L2-load-misses            #    3.25% of all LL-cache accesses  (44.35%)
     6.187437992            498,470      LLC-loads                                                     (38.63%)
     6.187437992              4,738      LLC-load-misses           #    0.79% of all LL-cache accesses  (31.80%)
     6.237757457         68,228,463      mem_inst_retired.any                                          (35.25%)
     6.237757457          1,341,968      branch-misses                                                 (31.80%)
     6.237757457        180,175,338      instructions              #    1.38  insn per cycle           (39.74%)
     6.237757457        130,252,107      cycles                                                        (39.74%)
     6.237757457          1,822,710      L1-icache-load-misses                                         (39.74%)
     6.237757457         54,136,419      L1-dcache-loads                                               (39.74%)
     6.237757457          3,840,435      L1-dcache-load-misses     #    7.09% of all L1-dcache accesses  (40.88%)
     6.237757457            717,783      L2-loads                                                      (40.88%)
     6.237757457              5,616      L2-load-misses            #    0.83% of all LL-cache accesses  (44.35%)
     6.237757457            639,576      LLC-loads                                                     (44.35%)
     6.237757457             10,089      LLC-load-misses           #    1.49% of all LL-cache accesses  (43.23%)
     6.288053816         72,834,635      mem_inst_retired.any                                          (44.32%)
     6.288053816          1,610,485      branch-misses                                                 (39.83%)
     6.288053816        201,901,583      instructions              #    1.55  insn per cycle           (47.78%)
     6.288053816        130,135,766      cycles                                                        (39.83%)
     6.288053816          2,068,442      L1-icache-load-misses                                         (39.77%)
     6.288053816         55,138,417      L1-dcache-loads                                               (39.77%)
     6.288053816          3,186,933      L1-dcache-load-misses     #    5.78% of all L1-dcache accesses  (39.77%)
     6.288053816            544,220      L2-loads                                                      (31.82%)
     6.288053816              5,221      L2-load-misses            #    0.95% of all LL-cache accesses  (36.30%)
     6.288053816            560,606      LLC-loads                                                     (44.25%)
     6.288053816              6,252      LLC-load-misses           #    1.13% of all LL-cache accesses  (44.32%)
#           time             counts unit events
     6.338333128         76,239,507      mem_inst_retired.any                                          (44.32%)
     6.338333128          1,452,842      branch-misses                                                 (44.31%)
     6.338333128        182,470,919      instructions              #    1.40  insn per cycle           (52.27%)
     6.338333128        130,195,441      cycles                                                        (52.27%)
     6.338333128          2,423,434      L1-icache-load-misses                                         (44.40%)
     6.338333128         53,820,666      L1-dcache-loads                                               (39.77%)
     6.338333128          2,966,884      L1-dcache-load-misses     #    5.51% of all L1-dcache accesses  (39.77%)
     6.338333128            800,900      L2-loads                                                      (31.82%)
     6.338333128             12,894      L2-load-misses            #    1.61% of all LL-cache accesses  (31.82%)
     6.338333128            798,524      LLC-loads                                                     (31.82%)
     6.338333128              3,026      LLC-load-misses           #    0.38% of all LL-cache accesses  (39.68%)
     6.388657808         79,922,324      mem_inst_retired.any                                          (35.14%)
     6.388657808          1,345,884      branch-misses                                                 (43.09%)
     6.388657808        194,756,632      instructions              #    1.50  insn per cycle           (52.30%)
     6.388657808        130,269,824      cycles                                                        (52.30%)
     6.388657808          1,637,229      L1-icache-load-misses                                         (52.31%)
     6.388657808         52,343,437      L1-dcache-loads                                               (48.98%)
     6.388657808          3,372,389      L1-dcache-load-misses     #    6.44% of all L1-dcache accesses  (41.03%)
     6.388657808            711,260      L2-loads                                                      (31.80%)
     6.388657808              4,311      L2-load-misses            #    0.60% of all LL-cache accesses  (31.80%)
     6.388657808            726,985      LLC-loads                                                     (31.80%)
     6.388657808              4,890      LLC-load-misses           #    0.68% of all LL-cache accesses  (31.79%)
     6.438944911         65,095,492      mem_inst_retired.any                                          (31.81%)
     6.438944911          1,491,287      branch-misses                                                 (31.81%)
     6.438944911        198,260,212      instructions              #    1.52  insn per cycle           (46.45%)
     6.438944911        130,225,705      cycles                                                        (52.28%)
     6.438944911          1,650,259      L1-icache-load-misses                                         (52.28%)
     6.438944911         57,128,519      L1-dcache-loads                                               (52.28%)
     6.438944911          3,381,049      L1-dcache-load-misses     #    5.92% of all L1-dcache accesses  (52.28%)
     6.438944911            644,268      L2-loads                                                      (31.82%)
     6.438944911              6,901      L2-load-misses            #    1.15% of all LL-cache accesses  (31.82%)
     6.438944911            559,399      LLC-loads                                                     (31.82%)
     6.438944911              8,395      LLC-load-misses           #    1.39% of all LL-cache accesses  (31.82%)
     6.489247427         82,558,388      mem_inst_retired.any                                          (31.81%)
     6.489247427          1,569,741      branch-misses                                                 (31.81%)
     6.489247427        176,105,813      instructions              #    1.35  insn per cycle           (39.76%)
     6.489247427        130,231,605      cycles                                                        (41.89%)
     6.489247427          1,834,793      L1-icache-load-misses                                         (49.84%)
     6.489247427         53,863,569      L1-dcache-loads                                               (52.28%)
     6.489247427          3,809,864      L1-dcache-load-misses     #    7.07% of all L1-dcache accesses  (52.28%)
     6.489247427            766,487      L2-loads                                                      (42.22%)
     6.489247427             20,214      L2-load-misses            #    2.52% of all LL-cache accesses  (34.27%)
     6.489247427            836,911      LLC-loads                                                     (31.81%)
     6.489247427              7,683      LLC-load-misses           #    0.96% of all LL-cache accesses  (31.81%)
     6.539530527         79,187,897      mem_inst_retired.any                                          (31.82%)
     6.539530527          1,243,460      branch-misses                                                 (31.82%)
     6.539530527        206,323,137      instructions              #    1.59  insn per cycle           (39.77%)
     6.539530527        130,118,826      cycles                                                        (39.77%)
     6.539530527          1,608,698      L1-icache-load-misses                                         (39.77%)
     6.539530527         46,336,659      L1-dcache-loads                                               (45.27%)
     6.539530527          2,845,081      L1-dcache-load-misses     #    6.14% of all L1-dcache accesses  (52.27%)
     6.539530527            814,821      L2-loads                                                      (44.32%)
     6.539530527             30,835      L2-load-misses            #    3.65% of all LL-cache accesses  (44.32%)
     6.539530527            873,663      LLC-loads                                                     (38.84%)
     6.539530527             11,279      LLC-load-misses           #    1.34% of all LL-cache accesses  (31.82%)
     6.589909803         82,080,151      mem_inst_retired.any                                          (35.51%)
     6.589909803          1,314,041      branch-misses                                                 (31.76%)
     6.589909803        186,791,485      instructions              #    1.43  insn per cycle           (39.70%)
     6.589909803        130,306,378      cycles                                                        (39.70%)
     6.589909803          2,086,335      L1-icache-load-misses                                         (39.70%)
     6.589909803         48,975,974      L1-dcache-loads                                               (39.70%)
     6.589909803          3,181,733      L1-dcache-load-misses     #    6.50% of all L1-dcache accesses  (40.65%)
     6.589909803            759,100      L2-loads                                                      (40.65%)
     6.589909803             44,935      L2-load-misses            #    6.11% of all LL-cache accesses  (44.41%)
     6.589909803            711,349      LLC-loads                                                     (44.42%)
     6.589909803             65,009      LLC-load-misses           #    8.84% of all LL-cache accesses  (43.48%)
     6.640205144         63,680,661      mem_inst_retired.any                                          (44.32%)
     6.640205144          1,537,204      branch-misses                                                 (40.14%)
     6.640205144        178,681,855      instructions              #    1.37  insn per cycle           (48.09%)
     6.640205144        130,027,572      cycles                                                        (40.15%)
     6.640205144          1,344,366      L1-icache-load-misses                                         (39.76%)
     6.640205144         51,375,742      L1-dcache-loads                                               (39.77%)
     6.640205144          2,637,048      L1-dcache-load-misses     #    5.13% of all L1-dcache accesses  (39.76%)
     6.640205144            472,667      L2-loads                                                      (31.81%)
     6.640205144             59,636      L2-load-misses            #   12.59% of all LL-cache accesses  (35.99%)
     6.640205144            474,548      LLC-loads                                                     (43.93%)
     6.640205144             30,935      LLC-load-misses           #    6.53% of all LL-cache accesses  (44.33%)
     6.690507884         58,646,390      mem_inst_retired.any                                          (44.34%)
     6.690507884          1,153,810      branch-misses                                                 (44.34%)
     6.690507884        140,797,107      instructions              #    1.08  insn per cycle           (52.29%)
     6.690507884        130,117,986      cycles                                                        (52.29%)
     6.690507884          1,766,007      L1-icache-load-misses                                         (44.73%)
     6.690507884         44,681,975      L1-dcache-loads                                               (39.76%)
     6.690507884          2,357,407      L1-dcache-load-misses     #    5.28% of all L1-dcache accesses  (39.76%)
     6.690507884            540,822      L2-loads                                                      (31.81%)
     6.690507884             27,228      L2-load-misses            #    4.78% of all LL-cache accesses  (31.81%)
     6.690507884            599,231      LLC-loads                                                     (31.80%)
     6.690507884             26,102      LLC-load-misses           #    4.58% of all LL-cache accesses  (39.36%)
     6.740806598         73,804,044      mem_inst_retired.any                                          (34.81%)
     6.740806598          1,154,797      branch-misses                                                 (42.76%)
     6.740806598        189,651,659      instructions              #    1.46  insn per cycle           (52.28%)
     6.740806598        130,052,152      cycles                                                        (52.28%)
     6.740806598          1,818,893      L1-icache-load-misses                                         (52.29%)
     6.740806598         46,899,554      L1-dcache-loads                                               (49.30%)
     6.740806598          2,569,956      L1-dcache-load-misses     #    5.48% of all L1-dcache accesses  (41.35%)
     6.740806598            434,135      L2-loads                                                      (31.81%)
     6.740806598            130,114      L2-load-misses            #   27.18% of all LL-cache accesses  (31.81%)
     6.740806598            523,202      LLC-loads                                                     (31.81%)
     6.740806598            107,199      LLC-load-misses           #   22.40% of all LL-cache accesses  (31.81%)
     6.791159312         78,730,807      mem_inst_retired.any                                          (31.77%)
     6.791159312          1,199,854      branch-misses                                                 (31.77%)
     6.791159312        191,849,141      instructions              #    1.47  insn per cycle           (46.09%)
     6.791159312        130,260,905      cycles                                                        (52.34%)
     6.791159312          1,932,583      L1-icache-load-misses                                         (52.34%)
     6.791159312         63,157,835      L1-dcache-loads                                               (52.34%)
     6.791159312          2,774,467      L1-dcache-load-misses     #    4.39% of all L1-dcache accesses  (52.34%)
     6.791159312            577,141      L2-loads                                                      (31.77%)
     6.791159312            105,155      L2-load-misses            #   16.25% of all LL-cache accesses  (31.77%)
     6.791159312            717,383      LLC-loads                                                     (31.78%)
     6.791159312             95,077      LLC-load-misses           #   14.69% of all LL-cache accesses  (31.77%)
     6.841509284         79,606,054      mem_inst_retired.any                                          (31.78%)
     6.841509284          1,066,117      branch-misses                                                 (31.78%)
     6.841509284        222,466,628      instructions              #    1.71  insn per cycle           (39.73%)
     6.841509284        130,216,808      cycles                                                        (41.41%)
     6.841509284          1,158,741      L1-icache-load-misses                                         (49.35%)
     6.841509284         55,406,190      L1-dcache-loads                                               (52.33%)
     6.841509284          2,673,347      L1-dcache-load-misses     #    4.82% of all L1-dcache accesses  (52.33%)
     6.841509284            715,088      L2-loads                                                      (42.72%)
     6.841509284             66,524      L2-load-misses            #    9.35% of all LL-cache accesses  (34.77%)
     6.841509284            708,016      LLC-loads                                                     (31.78%)
     6.841509284             91,527      LLC-load-misses           #   12.86% of all LL-cache accesses  (31.78%)
     6.891958095         49,872,959      mem_inst_retired.any                                          (31.71%)
     6.891958095            589,226      branch-misses                                                 (31.71%)
     6.891958095        178,085,076      instructions              #    1.37  insn per cycle           (39.64%)
     6.891958095        130,364,026      cycles                                                        (39.64%)
     6.891958095          1,473,496      L1-icache-load-misses                                         (39.64%)
     6.891958095         54,766,693      L1-dcache-loads                                               (44.61%)
     6.891958095          2,020,235      L1-dcache-load-misses     #    3.69% of all L1-dcache accesses  (52.43%)
     6.891958095            543,077      L2-loads                                                      (44.50%)
     6.891958095            196,598      L2-load-misses            #   31.45% of all LL-cache accesses  (44.50%)
     6.891958095            707,227      LLC-loads                                                     (39.56%)
     6.891958095            204,923      LLC-load-misses           #   32.78% of all LL-cache accesses  (31.71%)
     6.942359868         54,993,088      mem_inst_retired.any                                          (36.40%)
     6.942359868          1,009,693      branch-misses                                                 (31.74%)
     6.942359868        143,069,568      instructions              #    1.10  insn per cycle           (39.68%)
     6.942359868        130,106,738      cycles                                                        (39.67%)
     6.942359868          1,078,705      L1-icache-load-misses                                         (39.68%)
     6.942359868         29,514,147      L1-dcache-loads                                               (39.68%)
     6.942359868          2,146,407      L1-dcache-load-misses     #    7.27% of all L1-dcache accesses  (39.78%)
     6.942359868            610,402      L2-loads                                                      (39.78%)
     6.942359868            114,196      L2-load-misses            #   18.49% of all LL-cache accesses  (44.45%)
     6.942359868            625,000      LLC-loads                                                     (44.45%)
     6.942359868            102,931      LLC-load-misses           #   16.66% of all LL-cache accesses  (44.37%)
     6.992678585         72,986,250      mem_inst_retired.any                                          (44.35%)
     6.992678585            880,633      branch-misses                                                 (41.05%)
     6.992678585        174,304,330      instructions              #    1.34  insn per cycle           (49.01%)
     6.992678585        130,006,732      cycles                                                        (41.07%)
     6.992678585          1,209,016      L1-icache-load-misses                                         (39.74%)
     6.992678585         55,106,410      L1-dcache-loads                                               (39.74%)
     6.992678585          3,398,859      L1-dcache-load-misses     #    6.17% of all L1-dcache accesses  (39.75%)
     6.992678585            711,330      L2-loads                                                      (31.81%)
     6.992678585             79,794      L2-load-misses            #   10.56% of all LL-cache accesses  (35.08%)
     6.992678585            799,788      LLC-loads                                                     (43.02%)
     6.992678585             94,134      LLC-load-misses           #   12.46% of all LL-cache accesses  (44.35%)
     7.043147384         80,584,641      mem_inst_retired.any                                          (44.52%)
     7.043147384          1,068,433      branch-misses                                                 (44.53%)
     7.043147384        195,881,802      instructions              #    1.50  insn per cycle           (52.45%)
     7.043147384        130,554,733      cycles                                                        (52.45%)
     7.043147384          1,599,947      L1-icache-load-misses                                         (45.86%)
     7.043147384         53,101,040      L1-dcache-loads                                               (39.63%)
     7.043147384          2,942,498      L1-dcache-load-misses     #    5.54% of all L1-dcache accesses  (39.63%)
     7.043147384            823,778      L2-loads                                                      (31.70%)
     7.043147384            118,410      L2-load-misses            #   17.12% of all LL-cache accesses  (31.69%)
     7.043147384            559,755      LLC-loads                                                     (31.69%)
     7.043147384             97,574      LLC-load-misses           #   14.11% of all LL-cache accesses  (38.28%)
     7.093452124         80,023,755      mem_inst_retired.any                                          (33.54%)
     7.093452124          1,057,495      branch-misses                                                 (41.47%)
     7.093452124        206,572,320      instructions              #    1.59  insn per cycle           (52.28%)
     7.093452124        130,031,546      cycles                                                        (52.27%)
     7.093452124          1,083,178      L1-icache-load-misses                                         (52.28%)
     7.093452124         60,021,269      L1-dcache-loads                                               (50.58%)
     7.093452124          2,924,362      L1-dcache-load-misses     #    4.87% of all L1-dcache accesses  (42.65%)
     7.093452124            663,912      L2-loads                                                      (31.81%)
     7.093452124            113,124      L2-load-misses            #   18.99% of all LL-cache accesses  (31.81%)
     7.093452124            527,796      LLC-loads                                                     (31.81%)
     7.093452124            112,244      LLC-load-misses           #   18.84% of all LL-cache accesses  (31.81%)
     7.143896592         84,636,256      mem_inst_retired.any                                          (31.72%)
     7.143896592            899,310      branch-misses                                                 (31.71%)
     7.143896592        180,457,409      instructions              #    1.38  insn per cycle           (44.72%)
     7.143896592        130,471,171      cycles                                                        (52.42%)
     7.143896592          1,150,075      L1-icache-load-misses                                         (52.42%)
     7.143896592         42,403,133      L1-dcache-loads                                               (52.43%)
     7.143896592          2,619,255      L1-dcache-load-misses     #    6.18% of all L1-dcache accesses  (52.43%)
     7.143896592            701,526      L2-loads                                                      (31.72%)
     7.143896592             54,050      L2-load-misses            #    7.50% of all LL-cache accesses  (31.72%)
     7.143896592            738,926      LLC-loads                                                     (31.72%)
     7.143896592             92,781      LLC-load-misses           #   12.88% of all LL-cache accesses  (31.72%)
     7.194315079         59,774,429      mem_inst_retired.any                                          (31.73%)
     7.194315079          1,028,069      branch-misses                                                 (31.74%)
     7.194315079        159,949,128      instructions              #    1.23  insn per cycle           (39.67%)
     7.194315079        130,284,539      cycles                                                        (39.90%)
     7.194315079            960,105      L1-icache-load-misses                                         (47.84%)
     7.194315079         48,287,142      L1-dcache-loads                                               (52.39%)
     7.194315079          2,752,050      L1-dcache-load-misses     #    5.70% of all L1-dcache accesses  (52.39%)
     7.194315079            798,458      L2-loads                                                      (44.26%)
     7.194315079            169,179      L2-load-misses            #   23.23% of all LL-cache accesses  (36.31%)
     7.194315079            657,846      LLC-loads                                                     (31.74%)
     7.194315079            143,434      LLC-load-misses           #   19.70% of all LL-cache accesses  (31.73%)
     7.244624171         73,896,865      mem_inst_retired.any                                          (31.80%)
     7.244624171          1,050,148      branch-misses                                                 (31.80%)
     7.244624171        212,560,622      instructions              #    1.63  insn per cycle           (39.75%)
     7.244624171        130,117,967      cycles                                                        (39.75%)
     7.244624171          1,226,389      L1-icache-load-misses                                         (39.75%)
     7.244624171         57,534,925      L1-dcache-loads                                               (43.13%)
     7.244624171          1,966,899      L1-dcache-load-misses     #    3.42% of all L1-dcache accesses  (51.08%)
     7.244624171            557,826      L2-loads                                                      (44.34%)
     7.244624171             62,902      L2-load-misses            #   10.04% of all LL-cache accesses  (44.34%)
     7.244624171            695,729      LLC-loads                                                     (40.99%)
     7.244624171             88,819      LLC-load-misses           #   14.17% of all LL-cache accesses  (33.03%)
     7.294922580         90,976,779      mem_inst_retired.any                                          (37.59%)
     7.294922580            719,740      branch-misses                                                 (31.81%)
     7.294922580        222,740,215      instructions              #    1.71  insn per cycle           (39.76%)
     7.294922580        130,105,834      cycles                                                        (39.76%)
     7.294922580          1,515,263      L1-icache-load-misses                                         (39.76%)
     7.294922580         48,191,840      L1-dcache-loads                                               (39.75%)
     7.294922580          2,870,680      L1-dcache-load-misses     #    5.96% of all L1-dcache accesses  (39.75%)
     7.294922580            669,787      L2-loads                                                      (38.53%)
     7.294922580             79,571      L2-load-misses            #   10.41% of all LL-cache accesses  (44.34%)
     7.294922580            858,604      LLC-loads                                                     (44.35%)
     7.294922580             65,178      LLC-load-misses           #    8.53% of all LL-cache accesses  (44.35%)
     7.345461187         80,677,158      mem_inst_retired.any                                          (44.59%)
     7.345461187          1,284,966      branch-misses                                                 (42.43%)
     7.345461187        178,539,257      instructions              #    1.37  insn per cycle           (50.35%)
     7.345461187        130,654,799      cycles                                                        (42.44%)
     7.345461187          1,610,336      L1-icache-load-misses                                         (39.57%)
     7.345461187         54,876,006      L1-dcache-loads                                               (39.57%)
     7.345461187          3,187,169      L1-dcache-load-misses     #    5.81% of all L1-dcache accesses  (39.58%)
     7.345461187            606,424      L2-loads                                                      (31.67%)
     7.345461187             26,905      L2-load-misses            #    4.04% of all LL-cache accesses  (33.80%)
     7.345461187            726,754      LLC-loads                                                     (41.71%)
     7.345461187             50,598      LLC-load-misses           #    7.59% of all LL-cache accesses  (44.58%)
     7.395764686         81,753,001      mem_inst_retired.any                                          (44.34%)
     7.395764686          1,138,983      branch-misses                                                 (44.35%)
     7.395764686        200,573,839      instructions              #    1.54  insn per cycle           (52.30%)
     7.395764686        130,236,574      cycles                                                        (52.29%)
     7.395764686          1,573,005      L1-icache-load-misses                                         (47.23%)
     7.395764686         52,406,187      L1-dcache-loads                                               (39.75%)
     7.395764686          2,878,563      L1-dcache-load-misses     #    5.49% of all L1-dcache accesses  (39.75%)
     7.395764686            445,104      L2-loads                                                      (31.80%)
     7.395764686             31,678      L2-load-misses            #    6.06% of all LL-cache accesses  (31.80%)
     7.395764686            600,984      LLC-loads                                                     (31.80%)
     7.395764686             38,920      LLC-load-misses           #    7.44% of all LL-cache accesses  (36.86%)
     7.446078278         90,070,961      mem_inst_retired.any                                          (32.30%)
     7.446078278          1,206,766      branch-misses                                                 (40.24%)
     7.446078278        185,261,045      instructions              #    1.42  insn per cycle           (52.28%)
     7.446078278        130,124,032      cycles                                                        (52.29%)
     7.446078278          1,674,300      L1-icache-load-misses                                         (52.29%)
     7.446078278         61,693,605      L1-dcache-loads                                               (51.82%)
     7.446078278          3,164,270      L1-dcache-load-misses     #    5.13% of all L1-dcache accesses  (43.88%)
     7.446078278            693,155      L2-loads                                                      (31.81%)
     7.446078278             54,865      L2-load-misses            #    7.05% of all LL-cache accesses  (31.81%)
     7.446078278            862,693      LLC-loads                                                     (31.81%)
     7.446078278             83,699      LLC-load-misses           #   10.76% of all LL-cache accesses  (31.80%)
     7.496391203         79,193,859      mem_inst_retired.any                                          (31.80%)
     7.496391203          1,050,736      branch-misses                                                 (31.80%)
     7.496391203        188,192,596      instructions              #    1.45  insn per cycle           (43.60%)
     7.496391203        130,152,439      cycles                                                        (51.54%)
     7.496391203          1,041,156      L1-icache-load-misses                                         (52.29%)
     7.496391203         56,729,189      L1-dcache-loads                                               (52.30%)
     7.496391203          3,465,655      L1-dcache-load-misses     #    6.11% of all L1-dcache accesses  (52.30%)
     7.496391203            859,288      L2-loads                                                      (32.57%)
     7.496391203             61,349      L2-load-misses            #    7.40% of all LL-cache accesses  (31.81%)
     7.496391203            798,207      LLC-loads                                                     (31.81%)
     7.496391203            102,485      LLC-load-misses           #   12.37% of all LL-cache accesses  (31.80%)
     7.546694765         97,752,871      mem_inst_retired.any                                          (31.81%)
     7.546694765            878,916      branch-misses                                                 (31.80%)
     7.546694765        230,858,868      instructions              #    1.77  insn per cycle           (39.75%)
     7.546694765        130,210,733      cycles                                                        (39.76%)
     7.546694765          1,258,295      L1-icache-load-misses                                         (46.96%)
     7.546694765         65,522,930      L1-dcache-loads                                               (52.29%)
     7.546694765          2,092,027      L1-dcache-load-misses     #    3.19% of all L1-dcache accesses  (52.29%)
     7.546694765            468,983      L2-loads                                                      (44.34%)
     7.546694765             61,097      L2-load-misses            #   12.45% of all LL-cache accesses  (37.15%)
     7.546694765            512,754      LLC-loads                                                     (31.81%)
     7.546694765             40,148      LLC-load-misses           #    8.18% of all LL-cache accesses  (31.80%)
#           time             counts unit events
     7.596985210         73,052,853      mem_inst_retired.any                                          (31.82%)
     7.596985210          1,479,853      branch-misses                                                 (31.82%)
     7.596985210        183,836,938      instructions              #    1.41  insn per cycle           (39.77%)
     7.596985210        130,101,901      cycles                                                        (39.77%)
     7.596985210          1,802,116      L1-icache-load-misses                                         (39.77%)
     7.596985210         44,538,079      L1-dcache-loads                                               (42.39%)
     7.596985210          2,415,301      L1-dcache-load-misses     #    5.42% of all L1-dcache accesses  (50.33%)
     7.596985210            508,888      L2-loads                                                      (44.32%)
     7.596985210             33,624      L2-load-misses            #    6.71% of all LL-cache accesses  (44.32%)
     7.596985210            493,730      LLC-loads                                                     (41.72%)
     7.596985210             17,853      LLC-load-misses           #    3.56% of all LL-cache accesses  (33.77%)
     7.647281453         82,573,517      mem_inst_retired.any                                          (38.29%)
     7.647281453          1,422,103      branch-misses                                                 (31.81%)
     7.647281453        181,901,008      instructions              #    1.40  insn per cycle           (39.76%)
     7.647281453        130,187,163      cycles                                                        (39.76%)
     7.647281453          1,005,580      L1-icache-load-misses                                         (39.76%)
     7.647281453         53,977,131      L1-dcache-loads                                               (39.76%)
     7.647281453          4,023,824      L1-dcache-load-misses     #    7.45% of all L1-dcache accesses  (39.76%)
     7.647281453            843,603      L2-loads                                                      (37.83%)
     7.647281453             26,249      L2-load-misses            #    3.10% of all LL-cache accesses  (44.33%)
     7.647281453            851,762      LLC-loads                                                     (44.33%)
     7.647281453             36,413      LLC-load-misses           #    4.30% of all LL-cache accesses  (44.33%)
     7.697571235         75,490,223      mem_inst_retired.any                                          (44.32%)
     7.697571235          1,462,380      branch-misses                                                 (42.86%)
     7.697571235        207,561,035      instructions              #    1.59  insn per cycle           (50.82%)
     7.697571235        130,152,888      cycles                                                        (42.88%)
     7.697571235          1,634,094      L1-icache-load-misses                                         (39.78%)
     7.697571235         60,971,816      L1-dcache-loads                                               (39.77%)
     7.697571235          2,962,507      L1-dcache-load-misses     #    4.86% of all L1-dcache accesses  (39.77%)
     7.697571235            487,981      L2-loads                                                      (31.81%)
     7.697571235             90,284      L2-load-misses            #   17.02% of all LL-cache accesses  (33.25%)
     7.697571235            572,768      LLC-loads                                                     (41.20%)
     7.697571235             30,795      LLC-load-misses           #    5.81% of all LL-cache accesses  (44.32%)
     7.747871521         79,672,931      mem_inst_retired.any                                          (44.34%)
     7.747871521          1,518,671      branch-misses                                                 (44.33%)
     7.747871521        187,112,003      instructions              #    1.44  insn per cycle           (52.29%)
     7.747871521        130,188,128      cycles                                                        (52.29%)
     7.747871521          1,936,032      L1-icache-load-misses                                         (47.44%)
     7.747871521         52,193,861      L1-dcache-loads                                               (39.76%)
     7.747871521          2,460,430      L1-dcache-load-misses     #    4.71% of all L1-dcache accesses  (39.76%)
     7.747871521            446,818      L2-loads                                                      (31.81%)
     7.747871521             30,990      L2-load-misses            #    6.63% of all LL-cache accesses  (31.81%)
     7.747871521            487,802      LLC-loads                                                     (31.81%)
     7.747871521             22,692      LLC-load-misses           #    4.86% of all LL-cache accesses  (36.65%)
     7.798182167         77,917,785      mem_inst_retired.any                                          (32.09%)
     7.798182167          1,477,297      branch-misses                                                 (40.04%)
     7.798182167        197,218,523      instructions              #    1.51  insn per cycle           (52.29%)
     7.798182167        130,183,879      cycles                                                        (52.29%)
     7.798182167          2,206,253      L1-icache-load-misses                                         (52.29%)
     7.798182167         51,184,344      L1-dcache-loads                                               (52.03%)
     7.798182167          2,047,653      L1-dcache-load-misses     #    4.00% of all L1-dcache accesses  (44.08%)
     7.798182167            327,539      L2-loads                                                      (31.80%)
     7.798182167             28,849      L2-load-misses            #    8.18% of all LL-cache accesses  (31.80%)
     7.798182167            377,834      LLC-loads                                                     (31.80%)
     7.798182167             20,211      LLC-load-misses           #    5.73% of all LL-cache accesses  (31.80%)
     7.848502431         72,725,385      mem_inst_retired.any                                          (31.80%)
     7.848502431          1,614,170      branch-misses                                                 (31.80%)
     7.848502431        175,832,448      instructions              #    1.35  insn per cycle           (43.39%)
     7.848502431        130,255,928      cycles                                                        (51.34%)
     7.848502431          2,391,369      L1-icache-load-misses                                         (52.30%)
     7.848502431         51,368,902      L1-dcache-loads                                               (52.30%)
     7.848502431          2,476,454      L1-dcache-load-misses     #    4.82% of all L1-dcache accesses  (52.30%)
     7.848502431            426,376      L2-loads                                                      (32.78%)
     7.848502431             16,006      L2-load-misses            #    3.77% of all LL-cache accesses  (31.80%)
     7.848502431            422,002      LLC-loads                                                     (31.80%)
     7.848502431             21,339      LLC-load-misses           #    5.03% of all LL-cache accesses  (31.80%)
     7.898798600         65,416,686      mem_inst_retired.any                                          (31.81%)
     7.898798600          1,370,105      branch-misses                                                 (31.81%)
     7.898798600        188,847,069      instructions              #    1.45  insn per cycle           (39.76%)
     7.898798600        130,209,035      cycles                                                        (39.76%)
     7.898798600          2,563,431      L1-icache-load-misses                                         (46.75%)
     7.898798600         52,777,718      L1-dcache-loads                                               (52.28%)
     7.898798600          3,579,308      L1-dcache-load-misses     #    6.78% of all L1-dcache accesses  (52.28%)
     7.898798600            707,958      L2-loads                                                      (44.33%)
     7.898798600             26,405      L2-load-misses            #    4.30% of all LL-cache accesses  (37.36%)
     7.898798600            520,658      LLC-loads                                                     (31.81%)
     7.898798600             13,686      LLC-load-misses           #    2.23% of all LL-cache accesses  (31.81%)
     7.949089941         84,911,662      mem_inst_retired.any                                          (31.80%)
     7.949089941          1,334,292      branch-misses                                                 (31.82%)
     7.949089941        187,056,960      instructions              #    1.44  insn per cycle           (39.78%)
     7.949089941        130,175,397      cycles                                                        (39.78%)
     7.949089941          1,723,971      L1-icache-load-misses                                         (39.78%)
     7.949089941         58,117,401      L1-dcache-loads                                               (42.19%)
     7.949089941          3,278,609      L1-dcache-load-misses     #    5.64% of all L1-dcache accesses  (50.14%)
     7.949089941            716,704      L2-loads                                                      (44.33%)
     7.949089941             15,512      L2-load-misses            #    2.15% of all LL-cache accesses  (44.31%)
     7.949089941            727,597      LLC-loads                                                     (41.91%)
     7.949089941              3,039      LLC-load-misses           #    0.42% of all LL-cache accesses  (33.96%)
     7.999380891         87,252,938      mem_inst_retired.any                                          (38.51%)
     7.999380891          1,039,899      branch-misses                                                 (31.82%)
     7.999380891        215,991,901      instructions              #    1.66  insn per cycle           (39.76%)
     7.999380891        130,149,396      cycles                                                        (39.76%)
     7.999380891          1,636,929      L1-icache-load-misses                                         (39.76%)
     7.999380891         53,009,549      L1-dcache-loads                                               (39.76%)
     7.999380891          2,722,591      L1-dcache-load-misses     #    5.14% of all L1-dcache accesses  (39.75%)
     7.999380891            576,486      L2-loads                                                      (37.62%)
     7.999380891             27,312      L2-load-misses            #    5.01% of all LL-cache accesses  (44.33%)
     7.999380891            513,400      LLC-loads                                                     (44.33%)
     7.999380891             21,095      LLC-load-misses           #    3.87% of all LL-cache accesses  (44.34%)
     8.049677228         90,690,885      mem_inst_retired.any                                          (44.34%)
     8.049677228          1,221,232      branch-misses                                                 (43.08%)
     8.049677228        224,079,377      instructions              #    1.72  insn per cycle           (51.04%)
     8.049677228        130,138,545      cycles                                                        (43.09%)
     8.049677228          1,343,684      L1-icache-load-misses                                         (39.78%)
     8.049677228         66,080,034      L1-dcache-loads                                               (39.78%)
     8.049677228          2,826,487      L1-dcache-load-misses     #    4.28% of all L1-dcache accesses  (39.78%)
     8.049677228            585,836      L2-loads                                                      (31.79%)
     8.049677228             69,014      L2-load-misses            #   13.48% of all LL-cache accesses  (33.04%)
     8.049677228            438,091      LLC-loads                                                     (40.99%)
     8.049677228             39,191      LLC-load-misses           #    7.66% of all LL-cache accesses  (44.31%)
     8.099980972         72,945,492      mem_inst_retired.any                                          (44.34%)
     8.099980972          1,472,367      branch-misses                                                 (44.34%)
     8.099980972        190,012,215      instructions              #    1.46  insn per cycle           (52.29%)
     8.099980972        130,231,631      cycles                                                        (52.29%)
     8.099980972          1,935,873      L1-icache-load-misses                                         (47.66%)
     8.099980972         58,668,121      L1-dcache-loads                                               (39.76%)
     8.099980972          2,528,702      L1-dcache-load-misses     #    4.31% of all L1-dcache accesses  (39.76%)
     8.099980972            494,815      L2-loads                                                      (31.81%)
     8.099980972             18,351      L2-load-misses            #    3.74% of all LL-cache accesses  (31.81%)
     8.099980972            485,849      LLC-loads                                                     (31.81%)
     8.099980972             16,019      LLC-load-misses           #    3.27% of all LL-cache accesses  (36.42%)
     8.150278462         81,792,788      mem_inst_retired.any                                          (31.87%)
     8.150278462          1,367,831      branch-misses                                                 (39.82%)
     8.150278462        202,418,752      instructions              #    1.56  insn per cycle           (52.27%)
     8.150278462        130,149,981      cycles                                                        (52.29%)
     8.150278462          1,396,301      L1-icache-load-misses                                         (52.29%)
     8.150278462         55,786,766      L1-dcache-loads                                               (52.24%)
     8.150278462          3,279,275      L1-dcache-load-misses     #    5.88% of all L1-dcache accesses  (44.29%)
     8.150278462            631,072      L2-loads                                                      (31.82%)
     8.150278462             11,603      L2-load-misses            #    1.81% of all LL-cache accesses  (31.82%)
     8.150278462            651,360      LLC-loads                                                     (31.80%)
     8.150278462              6,578      LLC-load-misses           #    1.03% of all LL-cache accesses  (31.80%)
     8.200570255         78,610,969      mem_inst_retired.any                                          (31.82%)
     8.200570255          1,510,272      branch-misses                                                 (31.82%)
     8.200570255        182,604,027      instructions              #    1.40  insn per cycle           (43.24%)
     8.200570255        130,118,945      cycles                                                        (51.16%)
     8.200570255          1,822,045      L1-icache-load-misses                                         (52.26%)
     8.200570255         56,630,612      L1-dcache-loads                                               (52.26%)
     8.200570255          2,645,536      L1-dcache-load-misses     #    4.67% of all L1-dcache accesses  (52.26%)
     8.200570255            456,375      L2-loads                                                      (32.94%)
     8.200570255             12,570      L2-load-misses            #    2.42% of all LL-cache accesses  (31.83%)
     8.200570255            582,541      LLC-loads                                                     (31.83%)
     8.200570255             30,539      LLC-load-misses           #    5.88% of all LL-cache accesses  (31.83%)
     8.250869428         73,806,820      mem_inst_retired.any                                          (31.81%)
     8.250869428          1,550,480      branch-misses                                                 (31.81%)
     8.250869428        171,319,995      instructions              #    1.32  insn per cycle           (39.76%)
     8.250869428        130,116,979      cycles                                                        (39.76%)
     8.250869428          2,088,788      L1-icache-load-misses                                         (46.60%)
     8.250869428         51,750,341      L1-dcache-loads                                               (52.28%)
     8.250869428          2,405,428      L1-dcache-load-misses     #    4.65% of all L1-dcache accesses  (52.28%)
     8.250869428            514,847      L2-loads                                                      (44.33%)
     8.250869428             26,589      L2-load-misses            #    5.03% of all LL-cache accesses  (37.50%)
     8.250869428            543,305      LLC-loads                                                     (31.81%)
     8.250869428             34,929      LLC-load-misses           #    6.60% of all LL-cache accesses  (31.82%)
     8.301187307         79,701,221      mem_inst_retired.any                                          (31.80%)
     8.301187307          1,398,817      branch-misses                                                 (31.80%)
     8.301187307        195,135,193      instructions              #    1.50  insn per cycle           (39.75%)
     8.301187307        130,232,978      cycles                                                        (39.75%)
     8.301187307          1,963,700      L1-icache-load-misses                                         (39.75%)
     8.301187307         49,524,619      L1-dcache-loads                                               (42.02%)
     8.301187307          2,861,727      L1-dcache-load-misses     #    5.78% of all L1-dcache accesses  (49.97%)
     8.301187307            503,691      L2-loads                                                      (44.35%)
     8.301187307             19,039      L2-load-misses            #    3.84% of all LL-cache accesses  (44.35%)
     8.301187307            488,195      LLC-loads                                                     (42.10%)
     8.301187307             13,494      LLC-load-misses           #    2.72% of all LL-cache accesses  (34.15%)
     8.351480184         68,766,899      mem_inst_retired.any                                          (38.70%)
     8.351480184          1,693,284      branch-misses                                                 (31.81%)
     8.351480184        168,342,078      instructions              #    1.29  insn per cycle           (39.76%)
     8.351480184        130,179,625      cycles                                                        (39.76%)
     8.351480184          2,844,185      L1-icache-load-misses                                         (39.76%)
     8.351480184         51,467,485      L1-dcache-loads                                               (39.76%)
     8.351480184          2,277,918      L1-dcache-load-misses     #    4.43% of all L1-dcache accesses  (39.76%)
     8.351480184            403,180      L2-loads                                                      (37.43%)
     8.351480184             28,813      L2-load-misses            #    7.19% of all LL-cache accesses  (44.33%)
     8.351480184            398,116      LLC-loads                                                     (44.33%)
     8.351480184             26,872      LLC-load-misses           #    6.71% of all LL-cache accesses  (44.33%)
     8.401780126         73,344,846      mem_inst_retired.any                                          (44.33%)
     8.401780126          1,527,838      branch-misses                                                 (43.27%)
     8.401780126        196,687,605      instructions              #    1.51  insn per cycle           (51.23%)
     8.401780126        130,176,483      cycles                                                        (43.28%)
     8.401780126          1,957,658      L1-icache-load-misses                                         (39.76%)
     8.401780126         60,799,307      L1-dcache-loads                                               (39.76%)
     8.401780126          3,902,032      L1-dcache-load-misses     #    6.42% of all L1-dcache accesses  (39.76%)
     8.401780126            694,179      L2-loads                                                      (31.81%)
     8.401780126             18,574      L2-load-misses            #    2.98% of all LL-cache accesses  (32.86%)
     8.401780126            552,487      LLC-loads                                                     (40.81%)
     8.401780126             23,336      LLC-load-misses           #    3.74% of all LL-cache accesses  (44.33%)
     8.452122121         69,470,132      mem_inst_retired.any                                          (44.17%)
     8.452122121          1,400,951      branch-misses                                                 (44.38%)
     8.452122121        183,771,273      instructions              #    1.41  insn per cycle           (52.32%)
     8.452122121        130,281,847      cycles                                                        (52.32%)
     8.452122121          1,201,730      L1-icache-load-misses                                         (47.90%)
     8.452122121         45,189,515      L1-dcache-loads                                               (39.96%)
     8.452122121          3,469,218      L1-dcache-load-misses     #    7.68% of all L1-dcache accesses  (39.73%)
     8.452122121            817,164      L2-loads                                                      (31.78%)
     8.452122121             36,268      L2-load-misses            #    4.66% of all LL-cache accesses  (31.78%)
     8.452122121            739,219      LLC-loads                                                     (31.78%)
     8.452122121             30,558      LLC-load-misses           #    3.93% of all LL-cache accesses  (36.20%)
     8.502420896         74,519,831      mem_inst_retired.any                                          (31.81%)
     8.502420896          1,281,213      branch-misses                                                 (39.55%)
     8.502420896        180,221,688      instructions              #    1.38  insn per cycle           (52.28%)
     8.502420896        130,168,918      cycles                                                        (52.28%)
     8.502420896            766,712      L1-icache-load-misses                                         (52.28%)
     8.502420896         60,114,004      L1-dcache-loads                                               (52.28%)
     8.502420896          3,964,858      L1-dcache-load-misses     #    6.60% of all L1-dcache accesses  (44.56%)
     8.502420896            804,270      L2-loads                                                      (31.81%)
     8.502420896             50,186      L2-load-misses            #    5.17% of all LL-cache accesses  (31.81%)
     8.502420896          1,138,599      LLC-loads                                                     (31.81%)
     8.502420896             38,472      LLC-load-misses           #    3.96% of all LL-cache accesses  (31.81%)
     8.552726527         74,868,854      mem_inst_retired.any                                          (31.81%)
     8.552726527            918,298      branch-misses                                                 (31.81%)
     8.552726527        158,779,041      instructions              #    1.22  insn per cycle           (42.93%)
     8.552726527        130,088,151      cycles                                                        (50.87%)
     8.552726527          2,591,350      L1-icache-load-misses                                         (52.28%)
     8.552726527         43,320,259      L1-dcache-loads                                               (52.28%)
     8.552726527          2,577,329      L1-dcache-load-misses     #    5.95% of all L1-dcache accesses  (52.28%)
     8.552726527          1,091,753      L2-loads                                                      (33.24%)
     8.552726527             40,653      L2-load-misses            #    4.12% of all LL-cache accesses  (31.81%)
     8.552726527            881,072      LLC-loads                                                     (31.81%)
     8.552726527            106,813      LLC-load-misses           #   10.83% of all LL-cache accesses  (31.81%)
     8.603077289         87,498,054      mem_inst_retired.any                                          (31.78%)
     8.603077289            835,891      branch-misses                                                 (31.77%)
     8.603077289        205,707,555      instructions              #    1.58  insn per cycle           (39.71%)
     8.603077289        130,217,199      cycles                                                        (39.71%)
     8.603077289          1,696,210      L1-icache-load-misses                                         (46.24%)
     8.603077289         54,296,309      L1-dcache-loads                                               (52.33%)
     8.603077289          2,736,622      L1-dcache-load-misses     #    5.04% of all L1-dcache accesses  (52.33%)
     8.603077289            679,203      L2-loads                                                      (44.40%)
     8.603077289             19,429      L2-load-misses            #    2.37% of all LL-cache accesses  (37.88%)
     8.603077289            960,584      LLC-loads                                                     (31.78%)
     8.603077289             15,338      LLC-load-misses           #    1.87% of all LL-cache accesses  (31.78%)
     8.653368084         81,229,087      mem_inst_retired.any                                          (31.82%)
     8.653368084          1,445,669      branch-misses                                                 (31.82%)
     8.653368084        190,561,893      instructions              #    1.46  insn per cycle           (39.77%)
     8.653368084        130,112,342      cycles                                                        (39.77%)
     8.653368084          2,127,136      L1-icache-load-misses                                         (39.77%)
     8.653368084         51,402,368      L1-dcache-loads                                               (41.63%)
     8.653368084          2,615,491      L1-dcache-load-misses     #    5.09% of all L1-dcache accesses  (49.58%)
     8.653368084            432,864      L2-loads                                                      (44.32%)
     8.653368084             22,525      L2-load-misses            #    5.19% of all LL-cache accesses  (44.32%)
     8.653368084            435,608      LLC-loads                                                     (42.48%)
     8.653368084             25,831      LLC-load-misses           #    5.95% of all LL-cache accesses  (34.53%)
     8.703665646         88,959,393      mem_inst_retired.any                                          (39.06%)
     8.703665646          1,328,286      branch-misses                                                 (31.81%)
     8.703665646        219,177,841      instructions              #    1.68  insn per cycle           (39.76%)
     8.703665646        130,201,356      cycles                                                        (39.76%)
     8.703665646          1,602,492      L1-icache-load-misses                                         (39.76%)
     8.703665646         53,985,231      L1-dcache-loads                                               (39.76%)
     8.703665646          2,781,215      L1-dcache-load-misses     #    5.15% of all L1-dcache accesses  (39.76%)
     8.703665646            665,357      L2-loads                                                      (37.06%)
     8.703665646            124,227      L2-load-misses            #   19.67% of all LL-cache accesses  (44.33%)
     8.703665646            597,555      LLC-loads                                                     (44.33%)
     8.703665646             21,132      LLC-load-misses           #    3.35% of all LL-cache accesses  (44.34%)
     8.753981424         95,130,362      mem_inst_retired.any                                          (44.35%)
     8.753981424          1,270,460      branch-misses                                                 (43.66%)
     8.753981424        215,053,020      instructions              #    1.65  insn per cycle           (51.61%)
     8.753981424        130,245,256      cycles                                                        (43.66%)
     8.753981424          1,722,333      L1-icache-load-misses                                         (39.75%)
     8.753981424         62,343,127      L1-dcache-loads                                               (39.75%)
     8.753981424          3,040,330      L1-dcache-load-misses     #    4.88% of all L1-dcache accesses  (39.75%)
     8.753981424            438,907      L2-loads                                                      (31.80%)
     8.753981424              3,411      L2-load-misses            #    0.81% of all LL-cache accesses  (32.48%)
     8.753981424            403,124      LLC-loads                                                     (40.43%)
     8.753981424              9,921      LLC-load-misses           #    2.36% of all LL-cache accesses  (44.35%)
     8.804257925        101,639,758      mem_inst_retired.any                                          (43.83%)
     8.804257925          1,093,037      branch-misses                                                 (44.30%)
     8.804257925        229,438,819      instructions              #    1.76  insn per cycle           (52.26%)
     8.804257925        130,145,809      cycles                                                        (52.26%)
     8.804257925          1,231,305      L1-icache-load-misses                                         (48.22%)
     8.804257925         50,565,768      L1-dcache-loads                                               (40.27%)
     8.804257925          2,822,140      L1-dcache-load-misses     #    5.58% of all L1-dcache accesses  (39.78%)
     8.804257925            571,856      L2-loads                                                      (31.83%)
     8.804257925             20,223      L2-load-misses            #    3.23% of all LL-cache accesses  (31.82%)
     8.804257925            679,584      LLC-loads                                                     (31.82%)
     8.804257925             20,066      LLC-load-misses           #    3.21% of all LL-cache accesses  (35.85%)
#           time             counts unit events
     8.854550889        100,019,435      mem_inst_retired.any                                          (31.81%)
     8.854550889            901,496      branch-misses                                                 (39.28%)
     8.854550889        241,475,190      instructions              #    1.85  insn per cycle           (52.28%)
     8.854550889        130,177,210      cycles                                                        (52.28%)
     8.854550889            809,128      L1-icache-load-misses                                         (52.28%)
     8.854550889         66,234,409      L1-dcache-loads                                               (52.29%)
     8.854550889          3,201,525      L1-dcache-load-misses     #    4.83% of all L1-dcache accesses  (44.83%)
     8.854550889            627,514      L2-loads                                                      (31.82%)
     8.854550889             11,739      L2-load-misses            #    1.74% of all LL-cache accesses  (31.82%)
     8.854550889            722,214      LLC-loads                                                     (31.81%)
     8.854550889             31,307      LLC-load-misses           #    4.64% of all LL-cache accesses  (31.81%)
     8.904867583        105,418,387      mem_inst_retired.any                                          (31.80%)
     8.904867583            794,486      branch-misses                                                 (31.80%)
     8.904867583        255,597,968      instructions              #    1.96  insn per cycle           (42.66%)
     8.904867583        130,266,450      cycles                                                        (50.61%)
     8.904867583          1,773,798      L1-icache-load-misses                                         (52.30%)
     8.904867583         68,104,574      L1-dcache-loads                                               (52.30%)
     8.904867583          2,352,002      L1-dcache-load-misses     #    3.45% of all L1-dcache accesses  (52.30%)
     8.904867583            503,449      L2-loads                                                      (33.51%)
     8.904867583              7,813      L2-load-misses            #    1.41% of all LL-cache accesses  (31.80%)
     8.904867583            603,003      LLC-loads                                                     (31.80%)
     8.904867583              6,902      LLC-load-misses           #    1.25% of all LL-cache accesses  (31.80%)
     8.955156708        109,392,600      mem_inst_retired.any                                          (31.82%)
     8.955156708            914,822      branch-misses                                                 (31.82%)
     8.955156708        201,194,331      instructions              #    1.55  insn per cycle           (39.77%)
     8.955156708        130,098,422      cycles                                                        (39.76%)
     8.955156708          2,375,106      L1-icache-load-misses                                         (46.02%)
     8.955156708         51,403,647      L1-dcache-loads                                               (52.27%)
     8.955156708          2,443,024      L1-dcache-load-misses     #    4.75% of all L1-dcache accesses  (52.27%)
     8.955156708            386,109      L2-loads                                                      (44.32%)
     8.955156708              8,590      L2-load-misses            #    2.35% of all LL-cache accesses  (38.09%)
     8.955156708            345,433      LLC-loads                                                     (31.82%)
     8.955156708             20,124      LLC-load-misses           #    5.50% of all LL-cache accesses  (31.82%)
     9.005487607         70,393,599      mem_inst_retired.any                                          (31.78%)
     9.005487607          1,399,720      branch-misses                                                 (31.80%)
     9.005487607        189,109,028      instructions              #    1.45  insn per cycle           (39.74%)
     9.005487607        130,272,160      cycles                                                        (39.75%)
     9.005487607          2,342,637      L1-icache-load-misses                                         (39.75%)
     9.005487607         53,932,143      L1-dcache-loads                                               (41.44%)
     9.005487607          3,085,187      L1-dcache-load-misses     #    5.72% of all L1-dcache accesses  (49.39%)
     9.005487607            480,157      L2-loads                                                      (44.37%)
     9.005487607             17,701      L2-load-misses            #    3.98% of all LL-cache accesses  (44.35%)
     9.005487607            409,059      LLC-loads                                                     (42.67%)
     9.005487607             19,613      LLC-load-misses           #    4.41% of all LL-cache accesses  (34.73%)
     9.055786331         80,799,028      mem_inst_retired.any                                          (39.30%)
     9.055786331          1,231,451      branch-misses                                                 (31.81%)
     9.055786331        194,127,875      instructions              #    1.49  insn per cycle           (39.76%)
     9.055786331        130,223,628      cycles                                                        (39.76%)
     9.055786331          2,690,739      L1-icache-load-misses                                         (39.76%)
     9.055786331         51,953,683      L1-dcache-loads                                               (39.76%)
     9.055786331          2,251,904      L1-dcache-load-misses     #    4.33% of all L1-dcache accesses  (39.76%)
     9.055786331            410,927      L2-loads                                                      (36.83%)
     9.055786331             10,540      L2-load-misses            #    2.48% of all LL-cache accesses  (44.34%)
     9.055786331            438,720      LLC-loads                                                     (44.34%)
     9.055786331              8,990      LLC-load-misses           #    2.12% of all LL-cache accesses  (44.33%)
     9.106073001         80,951,540      mem_inst_retired.any                                          (44.32%)
     9.106073001          1,418,137      branch-misses                                                 (43.86%)
     9.106073001        195,807,675      instructions              #    1.50  insn per cycle           (51.82%)
     9.106073001        130,165,669      cycles                                                        (43.87%)
     9.106073001          2,359,033      L1-icache-load-misses                                         (39.77%)
     9.106073001         54,125,892      L1-dcache-loads                                               (39.77%)
     9.106073001          2,606,494      L1-dcache-load-misses     #    4.82% of all L1-dcache accesses  (39.77%)
     9.106073001            448,905      L2-loads                                                      (31.82%)
     9.106073001              9,438      L2-load-misses            #    2.01% of all LL-cache accesses  (32.26%)
     9.106073001            491,927      LLC-loads                                                     (40.21%)
     9.106073001             12,213      LLC-load-misses           #    2.60% of all LL-cache accesses  (44.32%)
     9.156358396         80,686,886      mem_inst_retired.any                                          (43.64%)
     9.156358396          1,390,137      branch-misses                                                 (44.31%)
     9.156358396        192,604,677      instructions              #    1.48  insn per cycle           (52.27%)
     9.156358396        130,152,660      cycles                                                        (52.27%)
     9.156358396            895,375      L1-icache-load-misses                                         (48.42%)
     9.156358396         46,905,245      L1-dcache-loads                                               (40.47%)
     9.156358396          2,809,766      L1-dcache-load-misses     #    5.99% of all L1-dcache accesses  (39.77%)
     9.156358396            724,631      L2-loads                                                      (31.82%)
     9.156358396             30,866      L2-load-misses            #    4.24% of all LL-cache accesses  (31.82%)
     9.156358396            731,099      LLC-loads                                                     (31.82%)
     9.156358396             31,988      LLC-load-misses           #    4.39% of all LL-cache accesses  (35.66%)
     9.206711445         86,327,209      mem_inst_retired.any                                          (31.78%)
     9.206711445          1,270,823      branch-misses                                                 (39.04%)
     9.206711445        217,072,428      instructions              #    1.66  insn per cycle           (52.34%)
     9.206711445        130,381,846      cycles                                                        (52.33%)
     9.206711445            591,633      L1-icache-load-misses                                         (52.34%)
     9.206711445         57,343,914      L1-dcache-loads                                               (52.34%)
     9.206711445          4,006,155      L1-dcache-load-misses     #    6.99% of all L1-dcache accesses  (45.09%)
     9.206711445            901,420      L2-loads                                                      (31.78%)
     9.206711445              2,039      L2-load-misses            #    0.23% of all LL-cache accesses  (31.78%)
     9.206711445            891,542      LLC-loads                                                     (31.78%)
     9.206711445              4,257      LLC-load-misses           #    0.47% of all LL-cache accesses  (31.78%)
     9.257027446         80,682,345      mem_inst_retired.any                                          (31.80%)
     9.257027446          1,016,814      branch-misses                                                 (31.79%)
     9.257027446        193,316,973      instructions              #    1.48  insn per cycle           (42.34%)
     9.257027446        130,184,312      cycles                                                        (50.28%)
     9.257027446          1,670,919      L1-icache-load-misses                                         (52.29%)
     9.257027446         59,917,688      L1-dcache-loads                                               (52.29%)
     9.257027446          2,920,826      L1-dcache-load-misses     #    4.87% of all L1-dcache accesses  (52.30%)
     9.257027446            805,612      L2-loads                                                      (33.83%)
     9.257027446              3,879      L2-load-misses            #    0.47% of all LL-cache accesses  (31.81%)
     9.257027446            842,605      LLC-loads                                                     (31.81%)
     9.257027446             31,235      LLC-load-misses           #    3.79% of all LL-cache accesses  (31.80%)
     9.307323169         86,975,229      mem_inst_retired.any                                          (31.81%)
     9.307323169          1,157,640      branch-misses                                                 (31.82%)
     9.307323169        204,106,332      instructions              #    1.57  insn per cycle           (39.77%)
     9.307323169        130,190,804      cycles                                                        (39.77%)
     9.307323169          1,704,009      L1-icache-load-misses                                         (45.70%)
     9.307323169         51,486,392      L1-dcache-loads                                               (52.28%)
     9.307323169          3,087,254      L1-dcache-load-misses     #    6.00% of all L1-dcache accesses  (52.27%)
     9.307323169            453,780      L2-loads                                                      (44.32%)
     9.307323169             10,489      L2-load-misses            #    2.22% of all LL-cache accesses  (38.41%)
     9.307323169            491,262      LLC-loads                                                     (31.82%)
     9.307323169             13,206      LLC-load-misses           #    2.79% of all LL-cache accesses  (31.82%)
     9.357610847         77,325,970      mem_inst_retired.any                                          (31.82%)
     9.357610847          1,219,462      branch-misses                                                 (31.82%)
     9.357610847        178,794,395      instructions              #    1.37  insn per cycle           (39.77%)
     9.357610847        130,186,122      cycles                                                        (39.77%)
     9.357610847          2,321,595      L1-icache-load-misses                                         (39.77%)
     9.357610847         54,548,076      L1-dcache-loads                                               (41.14%)
     9.357610847          3,405,934      L1-dcache-load-misses     #    6.24% of all L1-dcache accesses  (49.09%)
     9.357610847            665,117      L2-loads                                                      (44.32%)
     9.357610847              2,421      L2-load-misses            #    0.36% of all LL-cache accesses  (44.32%)
     9.357610847            662,818      LLC-loads                                                     (42.97%)
     9.357610847              7,548      LLC-load-misses           #    1.14% of all LL-cache accesses  (35.01%)
     9.407946617         80,963,443      mem_inst_retired.any                                          (39.59%)
     9.407946617          1,542,200      branch-misses                                                 (31.78%)
     9.407946617        181,757,010      instructions              #    1.39  insn per cycle           (39.73%)
     9.407946617        130,333,822      cycles                                                        (39.73%)
     9.407946617          1,009,195      L1-icache-load-misses                                         (39.73%)
     9.407946617         60,642,077      L1-dcache-loads                                               (39.73%)
     9.407946617          3,698,554      L1-dcache-load-misses     #    6.10% of all L1-dcache accesses  (39.73%)
     9.407946617            706,823      L2-loads                                                      (36.56%)
     9.407946617              3,405      L2-load-misses            #    0.46% of all LL-cache accesses  (44.37%)
     9.407946617            760,259      LLC-loads                                                     (44.37%)
     9.407946617              3,143      LLC-load-misses           #    0.43% of all LL-cache accesses  (44.37%)
     9.458235552         85,999,322      mem_inst_retired.any                                          (44.32%)
     9.458235552          1,115,611      branch-misses                                                 (44.19%)
     9.458235552        209,091,232      instructions              #    1.61  insn per cycle           (52.14%)
     9.458235552        130,168,880      cycles                                                        (44.19%)
     9.458235552          1,983,971      L1-icache-load-misses                                         (39.77%)
     9.458235552         56,414,726      L1-dcache-loads                                               (39.77%)
     9.458235552          2,606,572      L1-dcache-load-misses     #    4.62% of all L1-dcache accesses  (39.77%)
     9.458235552            516,883      L2-loads                                                      (31.81%)
     9.458235552             45,872      L2-load-misses            #    7.82% of all LL-cache accesses  (31.93%)
     9.458235552            656,018      LLC-loads                                                     (39.89%)
     9.458235552             36,111      LLC-load-misses           #    6.16% of all LL-cache accesses  (44.32%)
     9.508551205         76,267,719      mem_inst_retired.any                                          (43.29%)
     9.508551205          1,510,425      branch-misses                                                 (44.35%)
     9.508551205        192,962,459      instructions              #    1.48  insn per cycle           (52.30%)
     9.508551205        130,243,414      cycles                                                        (52.30%)
     9.508551205          1,469,295      L1-icache-load-misses                                         (48.78%)
     9.508551205         59,653,298      L1-dcache-loads                                               (40.83%)
     9.508551205          2,931,937      L1-dcache-load-misses     #    4.91% of all L1-dcache accesses  (39.75%)
     9.508551205            592,065      L2-loads                                                      (31.80%)
     9.508551205             12,901      L2-load-misses            #    2.22% of all LL-cache accesses  (31.80%)
     9.508551205            568,520      LLC-loads                                                     (31.80%)
     9.508551205             10,724      LLC-load-misses           #    1.85% of all LL-cache accesses  (35.31%)
     9.558848707         89,927,597      mem_inst_retired.any                                          (31.81%)
     9.558848707          1,098,568      branch-misses                                                 (38.70%)
     9.558848707        220,412,900      instructions              #    1.69  insn per cycle           (52.28%)
     9.558848707        130,231,167      cycles                                                        (52.28%)
     9.558848707          1,686,710      L1-icache-load-misses                                         (52.28%)
     9.558848707         61,547,336      L1-dcache-loads                                               (52.28%)
     9.558848707          3,629,049      L1-dcache-load-misses     #    5.90% of all L1-dcache accesses  (45.41%)
     9.558848707            614,916      L2-loads                                                      (31.81%)
     9.558848707              2,750      L2-load-misses            #    0.46% of all LL-cache accesses  (31.81%)
     9.558848707            592,082      LLC-loads                                                     (31.81%)
     9.558848707              6,507      LLC-load-misses           #    1.08% of all LL-cache accesses  (31.81%)
     9.609134151         74,503,808      mem_inst_retired.any                                          (31.82%)
     9.609134151          1,204,273      branch-misses                                                 (31.82%)
     9.609134151        189,410,730      instructions              #    1.46  insn per cycle           (42.10%)
     9.609134151        130,136,550      cycles                                                        (50.03%)
     9.609134151          1,345,475      L1-icache-load-misses                                         (52.26%)
     9.609134151         58,805,738      L1-dcache-loads                                               (52.26%)
     9.609134151          3,640,646      L1-dcache-load-misses     #    6.19% of all L1-dcache accesses  (52.26%)
     9.609134151            497,430      L2-loads                                                      (34.07%)
     9.609134151              1,822      L2-load-misses            #    0.36% of all LL-cache accesses  (31.83%)
     9.609134151            512,107      LLC-loads                                                     (31.83%)
     9.609134151              5,347      LLC-load-misses           #    1.06% of all LL-cache accesses  (31.83%)
     9.659420348         86,071,648      mem_inst_retired.any                                          (31.82%)
     9.659420348          1,125,164      branch-misses                                                 (31.82%)
     9.659420348        217,800,978      instructions              #    1.67  insn per cycle           (39.77%)
     9.659420348        130,091,381      cycles                                                        (39.77%)
     9.659420348          1,152,322      L1-icache-load-misses                                         (45.49%)
     9.659420348         51,482,857      L1-dcache-loads                                               (52.27%)
     9.659420348          2,744,050      L1-dcache-load-misses     #    5.33% of all L1-dcache accesses  (52.27%)
     9.659420348            649,934      L2-loads                                                      (44.32%)
     9.659420348              7,745      L2-load-misses            #    1.11% of all LL-cache accesses  (38.62%)
     9.659420348            749,292      LLC-loads                                                     (31.82%)
     9.659420348              4,330      LLC-load-misses           #    0.62% of all LL-cache accesses  (31.82%)
     9.709756632         85,252,575      mem_inst_retired.any                                          (31.79%)
     9.709756632          1,049,788      branch-misses                                                 (31.78%)
     9.709756632        211,803,453      instructions              #    1.63  insn per cycle           (39.73%)
     9.709756632        130,242,267      cycles                                                        (39.73%)
     9.709756632          1,901,617      L1-icache-load-misses                                         (39.73%)
     9.709756632         58,470,761      L1-dcache-loads                                               (40.91%)
     9.709756632          2,563,848      L1-dcache-load-misses     #    4.38% of all L1-dcache accesses  (48.85%)
     9.709756632            726,003      L2-loads                                                      (44.37%)
     9.709756632             75,338      L2-load-misses            #   10.45% of all LL-cache accesses  (44.37%)
     9.709756632            715,607      LLC-loads                                                     (43.21%)
     9.709756632             52,601      LLC-load-misses           #    7.30% of all LL-cache accesses  (35.27%)
     9.760045433         85,088,492      mem_inst_retired.any                                          (39.83%)
     9.760045433            920,510      branch-misses                                                 (31.88%)
     9.760045433        218,340,124      instructions              #    1.68  insn per cycle           (39.83%)
     9.760045433        130,173,615      cycles                                                        (39.77%)
     9.760045433            807,352      L1-icache-load-misses                                         (39.77%)
     9.760045433         58,246,999      L1-dcache-loads                                               (39.77%)
     9.760045433          4,023,859      L1-dcache-load-misses     #    6.91% of all L1-dcache accesses  (39.77%)
     9.760045433            585,973      L2-loads                                                      (36.29%)
     9.760045433             45,656      L2-load-misses            #    8.81% of all LL-cache accesses  (44.25%)
     9.760045433            450,578      LLC-loads                                                     (44.32%)
     9.760045433             40,398      LLC-load-misses           #    7.79% of all LL-cache accesses  (44.32%)
     9.810339940         70,306,540      mem_inst_retired.any                                          (44.33%)
     9.810339940          1,396,266      branch-misses                                                 (44.33%)
     9.810339940        189,012,284      instructions              #    1.45  insn per cycle           (52.28%)
     9.810339940        130,220,164      cycles                                                        (44.39%)
     9.810339940            618,414      L1-icache-load-misses                                         (39.76%)
     9.810339940         42,642,241      L1-dcache-loads                                               (39.76%)
     9.810339940          2,524,933      L1-dcache-load-misses     #    5.92% of all L1-dcache accesses  (39.77%)
     9.810339940            648,317      L2-loads                                                      (31.81%)
     9.810339940             19,652      L2-load-misses            #    2.63% of all LL-cache accesses  (31.81%)
     9.810339940            846,336      LLC-loads                                                     (39.69%)
     9.810339940             29,881      LLC-load-misses           #    4.00% of all LL-cache accesses  (44.33%)
     9.860632611         95,062,269      mem_inst_retired.any                                          (43.11%)
     9.860632611          1,214,564      branch-misses                                                 (44.32%)
     9.860632611        213,111,539      instructions              #    1.64  insn per cycle           (52.28%)
     9.860632611        130,196,653      cycles                                                        (52.28%)
     9.860632611          1,118,643      L1-icache-load-misses                                         (48.96%)
     9.860632611         59,459,385      L1-dcache-loads                                               (41.01%)
     9.860632611          4,187,180      L1-dcache-load-misses     #    7.04% of all L1-dcache accesses  (39.76%)
     9.860632611            630,407      L2-loads                                                      (31.81%)
     9.860632611             15,838      L2-load-misses            #    2.39% of all LL-cache accesses  (31.81%)
     9.860632611            692,445      LLC-loads                                                     (31.81%)
     9.860632611              4,336      LLC-load-misses           #    0.66% of all LL-cache accesses  (35.12%)
     9.910935091         80,393,238      mem_inst_retired.any                                          (31.80%)
     9.910935091          1,117,147      branch-misses                                                 (38.53%)
     9.910935091        185,889,140      instructions              #    1.43  insn per cycle           (52.28%)
     9.910935091        130,183,292      cycles                                                        (52.28%)
     9.910935091          1,675,305      L1-icache-load-misses                                         (52.28%)
     9.910935091         57,572,871      L1-dcache-loads                                               (52.29%)
     9.910935091          4,956,499      L1-dcache-load-misses     #    8.61% of all L1-dcache accesses  (45.58%)
     9.910935091          1,134,582      L2-loads                                                      (31.81%)
     9.910935091             10,923      L2-load-misses            #    1.13% of all LL-cache accesses  (31.81%)
     9.910935091            790,595      LLC-loads                                                     (31.81%)
     9.910935091             99,235      LLC-load-misses           #   10.31% of all LL-cache accesses  (31.81%)
     9.961227774         89,962,151      mem_inst_retired.any                                          (31.82%)
     9.961227774          1,058,038      branch-misses                                                 (31.82%)
     9.961227774        227,182,459      instructions              #    1.75  insn per cycle           (41.92%)
     9.961227774        130,157,629      cycles                                                        (49.86%)
     9.961227774          1,098,213      L1-icache-load-misses                                         (52.27%)
     9.961227774         51,856,047      L1-dcache-loads                                               (52.26%)
     9.961227774          2,944,529      L1-dcache-load-misses     #    5.68% of all L1-dcache accesses  (52.27%)
     9.961227774            934,412      L2-loads                                                      (34.25%)
     9.961227774              5,863      L2-load-misses            #    0.69% of all LL-cache accesses  (31.82%)
     9.961227774            776,832      LLC-loads                                                     (31.82%)
     9.961227774              6,649      LLC-load-misses           #    0.78% of all LL-cache accesses  (31.82%)
    10.011518099        102,985,763      mem_inst_retired.any                                          (31.82%)
    10.011518099            955,938      branch-misses                                                 (31.82%)
    10.011518099        227,235,635      instructions              #    1.75  insn per cycle           (39.77%)
    10.011518099        130,148,268      cycles                                                        (39.76%)
    10.011518099            747,454      L1-icache-load-misses                                         (45.30%)
    10.011518099         57,493,225      L1-dcache-loads                                               (52.27%)
    10.011518099          2,909,136      L1-dcache-load-misses     #    5.06% of all L1-dcache accesses  (52.27%)
    10.011518099            578,828      L2-loads                                                      (44.33%)
    10.011518099             28,098      L2-load-misses            #    5.76% of all LL-cache accesses  (38.80%)
    10.011518099            397,518      LLC-loads                                                     (31.82%)
    10.011518099             18,127      LLC-load-misses           #    3.71% of all LL-cache accesses  (31.82%)
    10.061830852         76,146,778      mem_inst_retired.any                                          (31.80%)
    10.061830852          1,007,119      branch-misses                                                 (31.80%)
    10.061830852        181,075,874      instructions              #    1.39  insn per cycle           (39.75%)
    10.061830852        130,224,356      cycles                                                        (39.75%)
    10.061830852          2,111,021      L1-icache-load-misses                                         (39.75%)
    10.061830852         57,609,752      L1-dcache-loads                                               (40.73%)
    10.061830852          2,411,588      L1-dcache-load-misses     #    4.19% of all L1-dcache accesses  (48.68%)
    10.061830852            335,162      L2-loads                                                      (44.34%)
    10.061830852              5,973      L2-load-misses            #    1.47% of all LL-cache accesses  (44.35%)
    10.061830852            477,877      LLC-loads                                                     (43.38%)
    10.061830852             10,075      LLC-load-misses           #    2.48% of all LL-cache accesses  (35.43%)
#           time             counts unit events
    10.112113118         80,975,830      mem_inst_retired.any                                          (39.96%)
    10.112113118          1,315,628      branch-misses                                                 (32.02%)
    10.112113118        199,168,317      instructions              #    1.53  insn per cycle           (39.97%)
    10.112113118        130,178,829      cycles                                                        (39.77%)
    10.112113118          1,333,789      L1-icache-load-misses                                         (39.77%)
    10.112113118         56,358,770      L1-dcache-loads                                               (39.77%)
    10.112113118          3,651,449      L1-dcache-load-misses     #    6.48% of all L1-dcache accesses  (39.77%)
    10.112113118            640,291      L2-loads                                                      (36.15%)
    10.112113118             20,225      L2-load-misses            #    3.32% of all LL-cache accesses  (44.10%)
    10.112113118            579,767      LLC-loads                                                     (44.31%)
    10.112113118             12,593      LLC-load-misses           #    2.06% of all LL-cache accesses  (44.32%)
    10.162427890         80,264,167      mem_inst_retired.any                                          (44.35%)
    10.162427890          1,282,484      branch-misses                                                 (44.35%)
    10.162427890        208,815,011      instructions              #    1.60  insn per cycle           (52.30%)
    10.162427890        130,227,907      cycles                                                        (44.55%)
    10.162427890          1,986,104      L1-icache-load-misses                                         (39.75%)
    10.162427890         51,819,368      L1-dcache-loads                                               (39.75%)
    10.162427890          2,207,574      L1-dcache-load-misses     #    4.26% of all L1-dcache accesses  (39.75%)
    10.162427890            401,517      L2-loads                                                      (31.80%)
    10.162427890              8,337      L2-load-misses            #    2.04% of all LL-cache accesses  (31.80%)
    10.162427890            417,686      LLC-loads                                                     (39.54%)
    10.162427890             14,030      LLC-load-misses           #    3.43% of all LL-cache accesses  (44.35%)
    10.212724063         74,603,962      mem_inst_retired.any                                          (42.92%)
    10.212724063          1,322,408      branch-misses                                                 (44.32%)
    10.212724063        183,547,925      instructions              #    1.41  insn per cycle           (52.27%)
    10.212724063        130,144,250      cycles                                                        (52.28%)
    10.212724063          2,327,218      L1-icache-load-misses                                         (49.14%)
    10.212724063         50,249,654      L1-dcache-loads                                               (41.19%)
    10.212724063          2,931,380      L1-dcache-load-misses     #    5.83% of all L1-dcache accesses  (39.77%)
    10.212724063            503,136      L2-loads                                                      (31.82%)
    10.212724063             18,481      L2-load-misses            #    3.59% of all LL-cache accesses  (31.82%)
    10.212724063            526,961      LLC-loads                                                     (31.81%)
    10.212724063             32,351      LLC-load-misses           #    6.28% of all LL-cache accesses  (34.94%)
    10.263019589         78,469,615      mem_inst_retired.any                                          (31.81%)
    10.263019589          1,648,817      branch-misses                                                 (38.36%)
    10.263019589        182,963,210      instructions              #    1.41  insn per cycle           (52.28%)
    10.263019589        130,216,619      cycles                                                        (52.28%)
    10.263019589          1,721,169      L1-icache-load-misses                                         (52.28%)
    10.263019589         53,729,319      L1-dcache-loads                                               (52.28%)
    10.263019589          2,866,635      L1-dcache-load-misses     #    5.34% of all L1-dcache accesses  (45.76%)
    10.263019589            516,450      L2-loads                                                      (31.81%)
    10.263019589              9,137      L2-load-misses            #    1.71% of all LL-cache accesses  (31.81%)
    10.263019589            549,701      LLC-loads                                                     (31.81%)
    10.263019589              8,434      LLC-load-misses           #    1.58% of all LL-cache accesses  (31.81%)
    10.313306865         76,060,933      mem_inst_retired.any                                          (31.82%)
    10.313306865          1,243,805      branch-misses                                                 (31.82%)
    10.313306865        188,460,301      instructions              #    1.45  insn per cycle           (41.75%)
    10.313306865        130,183,702      cycles                                                        (49.70%)
    10.313306865          1,784,209      L1-icache-load-misses                                         (52.27%)
    10.313306865         57,184,298      L1-dcache-loads                                               (52.27%)
    10.313306865          3,351,723      L1-dcache-load-misses     #    5.86% of all L1-dcache accesses  (52.27%)
    10.313306865            493,622      L2-loads                                                      (34.40%)
    10.313306865              2,982      L2-load-misses            #    0.61% of all LL-cache accesses  (31.82%)
    10.313306865            484,209      LLC-loads                                                     (31.82%)
    10.313306865              5,361      LLC-load-misses           #    1.10% of all LL-cache accesses  (31.82%)
    10.363591643         90,840,242      mem_inst_retired.any                                          (31.82%)
    10.363591643          1,237,624      branch-misses                                                 (31.82%)
    10.363591643        219,651,378      instructions              #    1.69  insn per cycle           (39.77%)
    10.363591643        130,192,397      cycles                                                        (39.77%)
    10.363591643          1,627,337      L1-icache-load-misses                                         (45.16%)
    10.363591643         56,581,082      L1-dcache-loads                                               (52.27%)
    10.363591643          2,867,068      L1-dcache-load-misses     #    5.07% of all L1-dcache accesses  (52.27%)
    10.363591643            616,051      L2-loads                                                      (44.32%)
    10.363591643              2,323      L2-load-misses            #    0.34% of all LL-cache accesses  (38.95%)
    10.363591643            767,871      LLC-loads                                                     (31.82%)
    10.363591643              3,479      LLC-load-misses           #    0.50% of all LL-cache accesses  (31.82%)
    10.413898886         71,045,268      mem_inst_retired.any                                          (31.81%)
    10.413898886          1,341,935      branch-misses                                                 (31.81%)
    10.413898886        202,316,520      instructions              #    1.55  insn per cycle           (39.76%)
    10.413898886        130,229,615      cycles                                                        (39.76%)
    10.413898886          2,416,015      L1-icache-load-misses                                         (39.76%)
    10.413898886         53,979,456      L1-dcache-loads                                               (40.59%)
    10.413898886          3,191,474      L1-dcache-load-misses     #    5.91% of all L1-dcache accesses  (48.54%)
    10.413898886            593,279      L2-loads                                                      (44.33%)
    10.413898886             10,926      L2-load-misses            #    1.98% of all LL-cache accesses  (44.33%)
    10.413898886            510,937      LLC-loads                                                     (43.52%)
    10.413898886              3,752      LLC-load-misses           #    0.68% of all LL-cache accesses  (35.57%)
    10.464189635         81,813,773      mem_inst_retired.any                                          (40.11%)
    10.464189635          1,413,211      branch-misses                                                 (32.16%)
    10.464189635        217,250,067      instructions              #    1.67  insn per cycle           (40.11%)
    10.464189635        130,217,191      cycles                                                        (39.77%)
    10.464189635            900,960      L1-icache-load-misses                                         (39.77%)
    10.464189635         61,101,681      L1-dcache-loads                                               (39.77%)
    10.464189635          2,790,581      L1-dcache-load-misses     #    4.57% of all L1-dcache accesses  (39.77%)
    10.464189635            719,458      L2-loads                                                      (36.02%)
    10.464189635              9,894      L2-load-misses            #    1.56% of all LL-cache accesses  (43.96%)
    10.464189635            552,656      LLC-loads                                                     (44.32%)
    10.464189635              9,665      LLC-load-misses           #    1.52% of all LL-cache accesses  (44.32%)
    10.514476570         69,235,635      mem_inst_retired.any                                          (44.32%)
    10.514476570          1,459,122      branch-misses                                                 (44.32%)
    10.514476570        179,084,684      instructions              #    1.38  insn per cycle           (52.27%)
    10.514476570        130,146,387      cycles                                                        (44.68%)
    10.514476570          2,162,570      L1-icache-load-misses                                         (39.77%)
    10.514476570         54,596,138      L1-dcache-loads                                               (39.77%)
    10.514476570          2,800,837      L1-dcache-load-misses     #    5.13% of all L1-dcache accesses  (39.77%)
    10.514476570            512,980      L2-loads                                                      (31.82%)
    10.514476570             25,476      L2-load-misses            #    4.85% of all LL-cache accesses  (31.81%)
    10.514476570            536,728      LLC-loads                                                     (39.40%)
    10.514476570             15,572      LLC-load-misses           #    2.97% of all LL-cache accesses  (44.32%)
    10.564787654         82,938,618      mem_inst_retired.any                                          (42.82%)
    10.564787654          1,427,436      branch-misses                                                 (44.34%)
    10.564787654        203,494,429      instructions              #    1.56  insn per cycle           (52.29%)
    10.564787654        130,226,709      cycles                                                        (52.29%)
    10.564787654          1,097,234      L1-icache-load-misses                                         (49.25%)
    10.564787654         56,193,027      L1-dcache-loads                                               (41.30%)
    10.564787654          3,868,314      L1-dcache-load-misses     #    6.88% of all L1-dcache accesses  (39.75%)
    10.564787654            715,262      L2-loads                                                      (31.80%)
    10.564787654             16,797      L2-load-misses            #    2.43% of all LL-cache accesses  (31.80%)
    10.564787654            666,995      LLC-loads                                                     (31.80%)
    10.564787654              4,483      LLC-load-misses           #    0.65% of all LL-cache accesses  (34.84%)
    10.615080875         94,714,157      mem_inst_retired.any                                          (31.81%)
    10.615080875          1,021,526      branch-misses                                                 (38.23%)
    10.615080875        201,743,239      instructions              #    1.55  insn per cycle           (52.28%)
    10.615080875        130,212,249      cycles                                                        (52.27%)
    10.615080875          1,578,162      L1-icache-load-misses                                         (52.28%)
    10.615080875         56,780,768      L1-dcache-loads                                               (52.28%)
    10.615080875          3,233,694      L1-dcache-load-misses     #    5.70% of all L1-dcache accesses  (45.88%)
    10.615080875            571,815      L2-loads                                                      (31.82%)
    10.615080875              4,676      L2-load-misses            #    0.75% of all LL-cache accesses  (31.82%)
    10.615080875            678,853      LLC-loads                                                     (31.82%)
    10.615080875              2,307      LLC-load-misses           #    0.37% of all LL-cache accesses  (31.81%)
    10.665374260         76,543,435      mem_inst_retired.any                                          (31.81%)
    10.665374260          1,319,897      branch-misses                                                 (31.81%)
    10.665374260        174,290,623      instructions              #    1.34  insn per cycle           (41.62%)
    10.665374260        130,099,049      cycles                                                        (49.57%)
    10.665374260          1,800,670      L1-icache-load-misses                                         (52.27%)
    10.665374260         48,430,309      L1-dcache-loads                                               (52.28%)
    10.665374260          2,698,461      L1-dcache-load-misses     #    5.57% of all L1-dcache accesses  (52.28%)
    10.665374260            377,264      L2-loads                                                      (34.54%)
    10.665374260             10,786      L2-load-misses            #    2.87% of all LL-cache accesses  (31.82%)
    10.665374260            373,773      LLC-loads                                                     (31.82%)
    10.665374260             18,344      LLC-load-misses           #    4.88% of all LL-cache accesses  (31.81%)
    10.715743223         77,751,108      mem_inst_retired.any                                          (31.77%)
    10.715743223          1,134,372      branch-misses                                                 (31.76%)
    10.715743223        196,003,718      instructions              #    1.50  insn per cycle           (39.71%)
    10.715743223        130,402,885      cycles                                                        (39.71%)
    10.715743223          1,474,070      L1-icache-load-misses                                         (44.94%)
    10.715743223         56,312,196      L1-dcache-loads                                               (52.35%)
    10.715743223          3,469,855      L1-dcache-load-misses     #    6.16% of all L1-dcache accesses  (52.35%)
    10.715743223            526,256      L2-loads                                                      (44.41%)
    10.715743223              7,177      L2-load-misses            #    1.27% of all LL-cache accesses  (39.19%)
    10.715743223            600,016      LLC-loads                                                     (31.77%)
    10.715743223             11,690      LLC-load-misses           #    2.08% of all LL-cache accesses  (31.77%)
    10.766043048         82,608,195      mem_inst_retired.any                                          (31.81%)
    10.766043048          1,313,925      branch-misses                                                 (31.82%)
    10.766043048        214,745,897      instructions              #    1.65  insn per cycle           (39.77%)
    10.766043048        130,176,684      cycles                                                        (39.76%)
    10.766043048            998,898      L1-icache-load-misses                                         (39.76%)
    10.766043048         55,011,435      L1-dcache-loads                                               (40.29%)
    10.766043048          2,866,498      L1-dcache-load-misses     #    5.21% of all L1-dcache accesses  (48.24%)
    10.766043048            699,504      L2-loads                                                      (44.33%)
    10.766043048             29,666      L2-load-misses            #    3.97% of all LL-cache accesses  (44.33%)
    10.766043048            794,857      LLC-loads                                                     (43.82%)
    10.766043048              4,778      LLC-load-misses           #    0.64% of all LL-cache accesses  (35.87%)
    10.816349620         74,221,119      mem_inst_retired.any                                          (40.42%)
    10.816349620            880,755      branch-misses                                                 (32.46%)
    10.816349620        182,450,613      instructions              #    1.40  insn per cycle           (40.42%)
    10.816349620        130,081,143      cycles                                                        (39.75%)
    10.816349620          1,922,438      L1-icache-load-misses                                         (39.75%)
    10.816349620         53,877,129      L1-dcache-loads                                               (39.75%)
    10.816349620          2,307,093      L1-dcache-load-misses     #    4.28% of all L1-dcache accesses  (39.75%)
    10.816349620            483,931      L2-loads                                                      (35.71%)
    10.816349620             55,060      L2-load-misses            #   10.68% of all LL-cache accesses  (43.67%)
    10.816349620            546,767      LLC-loads                                                     (44.34%)
    10.816349620             87,795      LLC-load-misses           #   17.04% of all LL-cache accesses  (44.34%)
    10.866693753         63,224,973      mem_inst_retired.any                                          (44.38%)
    10.866693753            774,675      branch-misses                                                 (44.39%)
    10.866693753        169,401,264      instructions              #    1.30  insn per cycle           (52.33%)
    10.866693753        130,146,481      cycles                                                        (45.06%)
    10.866693753          1,734,689      L1-icache-load-misses                                         (39.72%)
    10.866693753         50,930,066      L1-dcache-loads                                               (39.72%)
    10.866693753          4,243,776      L1-dcache-load-misses     #    8.33% of all L1-dcache accesses  (39.72%)
    10.866693753            881,541      L2-loads                                                      (31.78%)
    10.866693753             99,924      L2-load-misses            #   12.15% of all LL-cache accesses  (31.78%)
    10.866693753            762,886      LLC-loads                                                     (39.04%)
    10.866693753            104,740      LLC-load-misses           #   12.74% of all LL-cache accesses  (44.39%)
    10.917127242         59,294,917      mem_inst_retired.any                                          (42.29%)
    10.917127242          1,091,654      branch-misses                                                 (44.48%)
    10.917127242        165,382,348      instructions              #    1.27  insn per cycle           (52.41%)
    10.917127242        130,385,594      cycles                                                        (52.41%)
    10.917127242          1,542,852      L1-icache-load-misses                                         (49.80%)
    10.917127242         32,019,771      L1-dcache-loads                                               (41.87%)
    10.917127242          1,855,188      L1-dcache-load-misses     #    5.79% of all L1-dcache accesses  (39.65%)
    10.917127242            432,148      L2-loads                                                      (31.72%)
    10.917127242            144,984      L2-load-misses            #   35.41% of all LL-cache accesses  (31.73%)
    10.917127242            386,831      LLC-loads                                                     (31.73%)
    10.917127242             86,782      LLC-load-misses           #   21.19% of all LL-cache accesses  (34.32%)
    10.967464258         55,387,233      mem_inst_retired.any                                          (31.78%)
    10.967464258          1,049,549      branch-misses                                                 (37.52%)
    10.967464258        191,323,913      instructions              #    1.47  insn per cycle           (52.31%)
    10.967464258        130,279,759      cycles                                                        (52.31%)
    10.967464258            425,053      L1-icache-load-misses                                         (52.31%)
    10.967464258         39,344,454      L1-dcache-loads                                               (52.32%)
    10.967464258          2,280,145      L1-dcache-load-misses     #    5.80% of all L1-dcache accesses  (46.61%)
    10.967464258            287,120      L2-loads                                                      (31.79%)
    10.967464258             54,226      L2-load-misses            #   14.23% of all LL-cache accesses  (31.79%)
    10.967464258            475,203      LLC-loads                                                     (31.80%)
    10.967464258             81,199      LLC-load-misses           #   21.30% of all LL-cache accesses  (31.79%)
    11.017754689         81,537,156      mem_inst_retired.any                                          (31.82%)
    11.017754689            989,151      branch-misses                                                 (31.82%)
    11.017754689        180,140,089      instructions              #    1.39  insn per cycle           (40.87%)
    11.017754689        130,049,618      cycles                                                        (48.82%)
    11.017754689          1,140,422      L1-icache-load-misses                                         (52.28%)
    11.017754689         46,874,750      L1-dcache-loads                                               (52.28%)
    11.017754689          4,012,979      L1-dcache-load-misses     #    8.56% of all L1-dcache accesses  (52.26%)
    11.017754689          1,266,999      L2-loads                                                      (35.28%)
    11.017754689             50,329      L2-load-misses            #    4.26% of all LL-cache accesses  (31.81%)
    11.017754689          1,095,168      LLC-loads                                                     (31.81%)
    11.017754689             50,117      LLC-load-misses           #    4.24% of all LL-cache accesses  (31.83%)
    11.068055919        106,794,621      mem_inst_retired.any                                          (31.81%)
    11.068055919          1,289,990      branch-misses                                                 (31.81%)
    11.068055919        212,574,806      instructions              #    1.63  insn per cycle           (39.76%)
    11.068055919        130,228,224      cycles                                                        (39.76%)
    11.068055919            721,025      L1-icache-load-misses                                         (44.26%)
    11.068055919         65,195,206      L1-dcache-loads                                               (52.20%)
    11.068055919          4,330,827      L1-dcache-load-misses     #    6.64% of all L1-dcache accesses  (52.29%)
    11.068055919            859,434      L2-loads                                                      (44.33%)
    11.068055919             49,218      L2-load-misses            #    6.33% of all LL-cache accesses  (39.85%)
    11.068055919            696,306      LLC-loads                                                     (31.91%)
    11.068055919             26,218      LLC-load-misses           #    3.37% of all LL-cache accesses  (31.81%)
    11.118354358         84,322,935      mem_inst_retired.any                                          (31.81%)
    11.118354358          1,158,257      branch-misses                                                 (31.81%)
    11.118354358        171,619,794      instructions              #    1.32  insn per cycle           (39.76%)
    11.118354358        130,119,088      cycles                                                        (39.76%)
    11.118354358            277,525      L1-icache-load-misses                                         (39.75%)
    11.118354358         48,206,901      L1-dcache-loads                                               (39.75%)
    11.118354358          5,568,903      L1-dcache-load-misses     #   11.55% of all L1-dcache accesses  (47.62%)
    11.118354358          1,340,918      L2-loads                                                      (44.34%)
    11.118354358            101,918      L2-load-misses            #    9.07% of all LL-cache accesses  (44.34%)
    11.118354358            907,510      LLC-loads                                                     (44.35%)
    11.118354358             67,672      LLC-load-misses           #    6.02% of all LL-cache accesses  (36.50%)
    11.168798884         85,135,564      mem_inst_retired.any                                          (41.21%)
    11.168798884            982,489      branch-misses                                                 (33.28%)
    11.168798884        181,589,749      instructions              #    1.39  insn per cycle           (41.19%)
    11.168798884        130,273,079      cycles                                                        (39.61%)
    11.168798884            354,344      L1-icache-load-misses                                         (39.62%)
    11.168798884         51,940,086      L1-dcache-loads                                               (39.62%)
    11.168798884          3,074,397      L1-dcache-load-misses     #    5.92% of all L1-dcache accesses  (39.62%)
    11.168798884            378,856      L2-loads                                                      (35.01%)
    11.168798884             84,694      L2-load-misses            #   23.32% of all LL-cache accesses  (42.94%)
    11.168798884            347,563      LLC-loads                                                     (44.51%)
    11.168798884            118,217      LLC-load-misses           #   32.55% of all LL-cache accesses  (44.51%)
    11.219236936         79,198,382      mem_inst_retired.any                                          (44.48%)
    11.219236936          1,043,111      branch-misses                                                 (44.48%)
    11.219236936        198,022,809      instructions              #    1.52  insn per cycle           (52.41%)
    11.219236936        130,546,370      cycles                                                        (46.05%)
    11.219236936            134,400      L1-icache-load-misses                                         (39.65%)
    11.219236936         72,313,436      L1-dcache-loads                                               (39.66%)
    11.219236936          6,393,468      L1-dcache-load-misses     #    8.84% of all L1-dcache accesses  (39.66%)
    11.219236936          1,894,723      L2-loads                                                      (31.72%)
    11.219236936             55,586      L2-load-misses            #    3.50% of all LL-cache accesses  (31.72%)
    11.219236936          1,279,821      LLC-loads                                                     (38.08%)
    11.219236936            137,651      LLC-load-misses           #    8.67% of all LL-cache accesses  (44.48%)
    11.269655271        100,751,318      mem_inst_retired.any                                          (41.22%)
    11.269655271            907,655      branch-misses                                                 (44.46%)
    11.269655271        250,525,196      instructions              #    1.92  insn per cycle           (52.39%)
    11.269655271        130,515,091      cycles                                                        (52.39%)
    11.269655271            571,245      L1-icache-load-misses                                         (50.86%)
    11.269655271         46,884,980      L1-dcache-loads                                               (42.94%)
    11.269655271          2,973,240      L1-dcache-load-misses     #    6.34% of all L1-dcache accesses  (39.67%)
    11.269655271            375,518      L2-loads                                                      (31.74%)
    11.269655271              5,797      L2-load-misses            #    1.89% of all LL-cache accesses  (31.74%)
    11.269655271            236,436      LLC-loads                                                     (31.74%)
    11.269655271             10,452      LLC-load-misses           #    3.42% of all LL-cache accesses  (33.25%)
    11.320059125         92,260,151      mem_inst_retired.any                                          (31.74%)
    11.320059125            873,235      branch-misses                                                 (36.42%)
    11.320059125        211,534,324      instructions              #    1.62  insn per cycle           (52.29%)
    11.320059125        130,424,838      cycles                                                        (52.37%)
    11.320059125          1,542,387      L1-icache-load-misses                                         (52.38%)
    11.320059125         62,705,656      L1-dcache-loads                                               (52.38%)
    11.320059125          2,474,898      L1-dcache-load-misses     #    3.95% of all L1-dcache accesses  (47.72%)
    11.320059125            405,223      L2-loads                                                      (31.75%)
    11.320059125             28,994      L2-load-misses            #    6.10% of all LL-cache accesses  (31.75%)
    11.320059125            546,030      LLC-loads                                                     (31.75%)
    11.320059125             87,398      LLC-load-misses           #   18.38% of all LL-cache accesses  (31.75%)
#           time             counts unit events
    11.370468624         90,546,907      mem_inst_retired.any                                          (31.78%)
    11.370468624            985,668      branch-misses                                                 (31.77%)
    11.370468624        216,104,113      instructions              #    1.66  insn per cycle           (39.72%)
    11.370468624        130,401,810      cycles                                                        (47.57%)
    11.370468624          1,637,422      L1-icache-load-misses                                         (52.34%)
    11.370468624         59,832,629      L1-dcache-loads                                               (52.34%)
    11.370468624          2,814,436      L1-dcache-load-misses     #    4.70% of all L1-dcache accesses  (52.34%)
    11.370468624            450,668      L2-loads                                                      (36.56%)
    11.370468624              6,155      L2-load-misses            #    1.18% of all LL-cache accesses  (31.78%)
    11.370468624            594,328      LLC-loads                                                     (31.78%)
    11.370468624             11,933      LLC-load-misses           #    2.28% of all LL-cache accesses  (31.77%)
    11.420906486         83,338,681      mem_inst_retired.any                                          (31.72%)
    11.420906486          1,090,708      branch-misses                                                 (31.72%)
    11.420906486        198,268,393      instructions              #    1.52  insn per cycle           (39.65%)
    11.420906486        130,440,791      cycles                                                        (39.65%)
    11.420906486          1,091,367      L1-icache-load-misses                                         (42.72%)
    11.420906486         46,355,667      L1-dcache-loads                                               (50.65%)
    11.420906486          2,265,957      L1-dcache-load-misses     #    4.89% of all L1-dcache accesses  (52.42%)
    11.420906486            343,560      L2-loads                                                      (44.49%)
    11.420906486             45,739      L2-load-misses            #   12.21% of all LL-cache accesses  (41.44%)
    11.420906486            405,541      LLC-loads                                                     (33.51%)
    11.420906486             54,358      LLC-load-misses           #   14.51% of all LL-cache accesses  (31.72%)
    11.471229869         72,946,946      mem_inst_retired.any                                          (31.79%)
    11.471229869          1,118,600      branch-misses                                                 (31.79%)
    11.471229869        194,404,772      instructions              #    1.49  insn per cycle           (39.74%)
    11.471229869        130,198,009      cycles                                                        (39.74%)
    11.471229869          2,026,978      L1-icache-load-misses                                         (39.74%)
    11.471229869         59,873,374      L1-dcache-loads                                               (39.74%)
    11.471229869          3,657,317      L1-dcache-load-misses     #    6.11% of all L1-dcache accesses  (45.92%)
    11.471229869            546,157      L2-loads                                                      (44.36%)
    11.471229869             80,963      L2-load-misses            #   15.80% of all LL-cache accesses  (44.36%)
    11.471229869            478,815      LLC-loads                                                     (44.36%)
    11.471229869             95,113      LLC-load-misses           #   18.56% of all LL-cache accesses  (38.21%)
    11.521634648         86,200,286      mem_inst_retired.any                                          (42.89%)
    11.521634648          1,277,245      branch-misses                                                 (34.96%)
    11.521634648        196,508,216      instructions              #    1.51  insn per cycle           (42.90%)
    11.521634648        130,418,551      cycles                                                        (39.67%)
    11.521634648          1,321,171      L1-icache-load-misses                                         (39.67%)
    11.521634648         62,473,039      L1-dcache-loads                                               (39.67%)
    11.521634648          4,103,921      L1-dcache-load-misses     #    6.57% of all L1-dcache accesses  (39.67%)
    11.521634648            804,696      L2-loads                                                      (33.29%)
    11.521634648             61,783      L2-load-misses            #    8.89% of all LL-cache accesses  (41.22%)
    11.521634648            585,844      LLC-loads                                                     (44.45%)
    11.521634648             37,810      LLC-load-misses           #    5.44% of all LL-cache accesses  (44.45%)
    11.572045055         99,854,530      mem_inst_retired.any                                          (44.45%)
    11.572045055          1,005,707      branch-misses                                                 (44.45%)
    11.572045055        248,712,435      instructions              #    1.91  insn per cycle           (52.39%)
    11.572045055        130,450,960      cycles                                                        (47.67%)
    11.572045055          1,032,087      L1-icache-load-misses                                         (39.74%)
    11.572045055         72,380,177      L1-dcache-loads                                               (39.68%)
    11.572045055          3,083,843      L1-dcache-load-misses     #    4.26% of all L1-dcache accesses  (39.68%)
    11.572045055            424,435      L2-loads                                                      (31.74%)
    11.572045055             60,647      L2-load-misses            #   15.08% of all LL-cache accesses  (31.74%)
    11.572045055            379,654      LLC-loads                                                     (36.44%)
    11.572045055             24,784      LLC-load-misses           #    6.16% of all LL-cache accesses  (44.37%)
    11.622340385         64,886,800      mem_inst_retired.any                                          (39.72%)
    11.622340385          1,381,418      branch-misses                                                 (44.33%)
    11.622340385        210,333,659      instructions              #    1.62  insn per cycle           (52.29%)
    11.622340385        130,207,718      cycles                                                        (52.29%)
    11.622340385          1,076,797      L1-icache-load-misses                                         (52.29%)
    11.622340385         57,161,625      L1-dcache-loads                                               (44.40%)
    11.622340385          4,956,206      L1-dcache-load-misses     #    8.67% of all L1-dcache accesses  (39.76%)
    11.622340385            732,852      L2-loads                                                      (31.80%)
    11.622340385             48,218      L2-load-misses            #    7.46% of all LL-cache accesses  (31.80%)
    11.622340385            560,292      LLC-loads                                                     (31.81%)
    11.622340385             48,947      LLC-load-misses           #    7.57% of all LL-cache accesses  (31.81%)
    11.672661822         67,774,254      mem_inst_retired.any                                          (31.79%)
    11.672661822          1,016,190      branch-misses                                                 (35.13%)
    11.672661822        219,622,933      instructions              #    1.69  insn per cycle           (51.02%)
    11.672661822        130,276,154      cycles                                                        (52.31%)
    11.672661822            144,429      L1-icache-load-misses                                         (52.31%)
    11.672661822         43,379,198      L1-dcache-loads                                               (52.31%)
    11.672661822          2,973,186      L1-dcache-load-misses     #    6.85% of all L1-dcache accesses  (49.00%)
    11.672661822            437,476      L2-loads                                                      (31.80%)
    11.672661822            113,557      L2-load-misses            #   24.87% of all LL-cache accesses  (31.79%)
    11.672661822            475,674      LLC-loads                                                     (31.79%)
    11.672661822             90,593      LLC-load-misses           #   19.84% of all LL-cache accesses  (31.79%)
    11.722969132         75,516,707      mem_inst_retired.any                                          (31.81%)
    11.722969132          1,107,682      branch-misses                                                 (31.81%)
    11.722969132        190,722,634      instructions              #    1.46  insn per cycle           (39.76%)
    11.722969132        130,242,879      cycles                                                        (46.42%)
    11.722969132          1,932,090      L1-icache-load-misses                                         (52.30%)
    11.722969132         57,774,795      L1-dcache-loads                                               (52.29%)
    11.722969132          3,743,580      L1-dcache-load-misses     #    6.48% of all L1-dcache accesses  (52.29%)
    11.722969132            685,000      L2-loads                                                      (37.69%)
    11.722969132             41,914      L2-load-misses            #    5.99% of all LL-cache accesses  (31.80%)
    11.722969132            715,234      LLC-loads                                                     (31.80%)
    11.722969132             21,621      LLC-load-misses           #    3.09% of all LL-cache accesses  (31.81%)
    11.773279647         86,206,244      mem_inst_retired.any                                          (31.78%)
    11.773279647          1,362,427      branch-misses                                                 (31.78%)
    11.773279647        161,287,600      instructions              #    1.24  insn per cycle           (39.74%)
    11.773279647        130,079,082      cycles                                                        (39.74%)
    11.773279647            861,725      L1-icache-load-misses                                         (41.81%)
    11.773279647         50,111,998      L1-dcache-loads                                               (49.79%)
    11.773279647          5,637,204      L1-dcache-load-misses     #   11.25% of all L1-dcache accesses  (52.31%)
    11.773279647          1,219,148      L2-loads                                                      (44.36%)
    11.773279647             57,317      L2-load-misses            #    5.41% of all LL-cache accesses  (42.30%)
    11.773279647            898,162      LLC-loads                                                     (34.35%)
    11.773279647             80,269      LLC-load-misses           #    7.58% of all LL-cache accesses  (31.81%)
    11.823611644         86,939,110      mem_inst_retired.any                                          (31.79%)
    11.823611644          1,238,702      branch-misses                                                 (31.79%)
    11.823611644        203,202,010      instructions              #    1.56  insn per cycle           (39.73%)
    11.823611644        130,320,940      cycles                                                        (39.74%)
    11.823611644          1,872,972      L1-icache-load-misses                                         (39.74%)
    11.823611644         57,605,732      L1-dcache-loads                                               (39.74%)
    11.823611644          3,985,511      L1-dcache-load-misses     #    6.92% of all L1-dcache accesses  (45.16%)
    11.823611644          1,395,007      L2-loads                                                      (44.37%)
    11.823611644             22,218      L2-load-misses            #    1.69% of all LL-cache accesses  (44.37%)
    11.823611644          1,232,648      LLC-loads                                                     (44.37%)
    11.823611644             13,150      LLC-load-misses           #    1.00% of all LL-cache accesses  (38.96%)
    11.873928621        101,029,004      mem_inst_retired.any                                          (43.55%)
    11.873928621            918,197      branch-misses                                                 (35.60%)
    11.873928621        239,492,480      instructions              #    1.84  insn per cycle           (43.56%)
    11.873928621        130,264,691      cycles                                                        (39.75%)
    11.873928621          1,062,432      L1-icache-load-misses                                         (39.75%)
    11.873928621         51,276,480      L1-dcache-loads                                               (39.75%)
    11.873928621          1,951,062      L1-dcache-load-misses     #    3.80% of all L1-dcache accesses  (39.74%)
    11.873928621            464,708      L2-loads                                                      (32.58%)
    11.873928621            103,075      L2-load-misses            #   18.86% of all LL-cache accesses  (40.53%)
    11.873928621            628,379      LLC-loads                                                     (44.35%)
    11.873928621             58,915      LLC-load-misses           #   10.78% of all LL-cache accesses  (44.36%)
    11.924228795         83,648,839      mem_inst_retired.any                                          (44.33%)
    11.924228795          1,092,771      branch-misses                                                 (44.33%)
    11.924228795        192,886,356      instructions              #    1.48  insn per cycle           (52.28%)
    11.924228795        130,036,660      cycles                                                        (48.14%)
    11.924228795          1,564,528      L1-icache-load-misses                                         (40.20%)
    11.924228795         61,270,277      L1-dcache-loads                                               (39.76%)
    11.924228795          2,508,463      L1-dcache-load-misses     #    4.09% of all L1-dcache accesses  (39.76%)
    11.924228795            588,802      L2-loads                                                      (31.81%)
    11.924228795             65,152      L2-load-misses            #   13.52% of all LL-cache accesses  (31.81%)
    11.924228795            374,936      LLC-loads                                                     (35.94%)
    11.924228795             83,766      LLC-load-misses           #   17.38% of all LL-cache accesses  (43.89%)
    11.974532782         79,404,756      mem_inst_retired.any                                          (39.34%)
    11.974532782          1,418,805      branch-misses                                                 (44.33%)
    11.974532782        197,409,141      instructions              #    1.52  insn per cycle           (52.28%)
    11.974532782        130,186,663      cycles                                                        (52.29%)
    11.974532782          1,516,352      L1-icache-load-misses                                         (52.29%)
    11.974532782         52,206,485      L1-dcache-loads                                               (44.78%)
    11.974532782          2,809,114      L1-dcache-load-misses     #    5.38% of all L1-dcache accesses  (39.76%)
    11.974532782            607,055      L2-loads                                                      (31.81%)
    11.974532782             24,649      L2-load-misses            #    3.85% of all LL-cache accesses  (31.81%)
    11.974532782            674,745      LLC-loads                                                     (31.81%)
    11.974532782             26,745      LLC-load-misses           #    4.17% of all LL-cache accesses  (31.80%)
    12.024848693         78,404,338      mem_inst_retired.any                                          (31.80%)
    12.024848693          1,407,013      branch-misses                                                 (34.73%)
    12.024848693        190,231,018      instructions              #    1.46  insn per cycle           (50.64%)
    12.024848693        130,072,460      cycles                                                        (52.29%)
    12.024848693          1,925,723      L1-icache-load-misses                                         (52.29%)
    12.024848693         52,990,434      L1-dcache-loads                                               (52.29%)
    12.024848693          2,529,852      L1-dcache-load-misses     #    4.77% of all L1-dcache accesses  (49.38%)
    12.024848693            430,545      L2-loads                                                      (31.81%)
    12.024848693             46,849      L2-load-misses            #   11.63% of all LL-cache accesses  (31.81%)
    12.024848693            375,266      LLC-loads                                                     (31.81%)
    12.024848693             37,090      LLC-load-misses           #    9.21% of all LL-cache accesses  (31.81%)
    12.075161321         69,249,917      mem_inst_retired.any                                          (31.80%)
    12.075161321          1,252,260      branch-misses                                                 (31.79%)
    12.075161321        166,234,338      instructions              #    1.28  insn per cycle           (39.74%)
    12.075161321        130,035,575      cycles                                                        (46.04%)
    12.075161321          2,233,692      L1-icache-load-misses                                         (52.30%)
    12.075161321         47,972,639      L1-dcache-loads                                               (52.30%)
    12.075161321          2,167,766      L1-dcache-load-misses     #    4.52% of all L1-dcache accesses  (52.31%)
    12.075161321            462,120      L2-loads                                                      (38.08%)
    12.075161321             41,314      L2-load-misses            #    7.51% of all LL-cache accesses  (31.80%)
    12.075161321            637,616      LLC-loads                                                     (31.80%)
    12.075161321             43,652      LLC-load-misses           #    7.94% of all LL-cache accesses  (31.80%)
    12.125578793         64,368,920      mem_inst_retired.any                                          (31.74%)
    12.125578793          1,606,341      branch-misses                                                 (31.73%)
    12.125578793        162,731,925      instructions              #    1.25  insn per cycle           (39.67%)
    12.125578793        130,323,237      cycles                                                        (39.67%)
    12.125578793          2,091,658      L1-icache-load-misses                                         (41.35%)
    12.125578793         50,833,461      L1-dcache-loads                                               (49.29%)
    12.125578793          2,475,202      L1-dcache-load-misses     #    4.87% of all L1-dcache accesses  (52.39%)
    12.125578793            473,752      L2-loads                                                      (44.46%)
    12.125578793             50,896      L2-load-misses            #    9.75% of all LL-cache accesses  (42.80%)
    12.125578793            569,995      LLC-loads                                                     (34.86%)
    12.125578793             44,121      LLC-load-misses           #    8.45% of all LL-cache accesses  (31.74%)
    12.175982139         81,272,374      mem_inst_retired.any                                          (31.75%)
    12.175982139          1,061,236      branch-misses                                                 (31.75%)
    12.175982139        190,620,347      instructions              #    1.46  insn per cycle           (39.67%)
    12.175982139        130,282,172      cycles                                                        (39.67%)
    12.175982139          2,525,847      L1-icache-load-misses                                         (39.67%)
    12.175982139         46,758,444      L1-dcache-loads                                               (39.67%)
    12.175982139          2,778,367      L1-dcache-load-misses     #    5.94% of all L1-dcache accesses  (44.49%)
    12.175982139            616,919      L2-loads                                                      (44.46%)
    12.175982139             38,603      L2-load-misses            #    6.70% of all LL-cache accesses  (44.46%)
    12.175982139            535,075      LLC-loads                                                     (44.45%)
    12.175982139             36,219      LLC-load-misses           #    6.29% of all LL-cache accesses  (39.65%)
    12.226402333         71,652,597      mem_inst_retired.any                                          (44.40%)
    12.226402333          1,380,373      branch-misses                                                 (36.47%)
    12.226402333        188,622,363      instructions              #    1.45  insn per cycle           (44.40%)
    12.226402333        130,421,147      cycles                                                        (39.66%)
    12.226402333          1,938,154      L1-icache-load-misses                                         (39.66%)
    12.226402333         53,121,726      L1-dcache-loads                                               (39.66%)
    12.226402333          2,384,409      L1-dcache-load-misses     #    4.49% of all L1-dcache accesses  (39.66%)
    12.226402333            363,343      L2-loads                                                      (31.78%)
    12.226402333             25,817      L2-load-misses            #    6.21% of all LL-cache accesses  (39.71%)
    12.226402333            468,527      LLC-loads                                                     (44.47%)
    12.226402333             28,481      LLC-load-misses           #    6.85% of all LL-cache accesses  (44.47%)
    12.276704602         71,800,519      mem_inst_retired.any                                          (44.33%)
    12.276704602          1,396,609      branch-misses                                                 (44.34%)
    12.276704602        180,291,716      instructions              #    1.39  insn per cycle           (52.29%)
    12.276704602        130,082,969      cycles                                                        (49.09%)
    12.276704602          2,159,074      L1-icache-load-misses                                         (41.14%)
    12.276704602         49,923,242      L1-dcache-loads                                               (39.76%)
    12.276704602          3,208,460      L1-dcache-load-misses     #    6.43% of all L1-dcache accesses  (39.76%)
    12.276704602            631,702      L2-loads                                                      (31.81%)
    12.276704602             26,712      L2-load-misses            #    4.07% of all LL-cache accesses  (31.81%)
    12.276704602            681,883      LLC-loads                                                     (35.00%)
    12.276704602             26,414      LLC-load-misses           #    4.02% of all LL-cache accesses  (42.95%)
    12.326999867         80,974,607      mem_inst_retired.any                                          (38.41%)
    12.326999867          1,198,651      branch-misses                                                 (44.33%)
    12.326999867        199,865,638      instructions              #    1.54  insn per cycle           (52.29%)
    12.326999867        130,132,726      cycles                                                        (52.29%)
    12.326999867          1,940,521      L1-icache-load-misses                                         (52.29%)
    12.326999867         53,525,463      L1-dcache-loads                                               (45.72%)
    12.326999867          2,756,435      L1-dcache-load-misses     #    5.15% of all L1-dcache accesses  (39.76%)
    12.326999867            517,122      L2-loads                                                      (31.80%)
    12.326999867             30,917      L2-load-misses            #    6.42% of all LL-cache accesses  (31.80%)
    12.326999867            446,598      LLC-loads                                                     (31.80%)
    12.326999867             27,009      LLC-load-misses           #    5.61% of all LL-cache accesses  (31.80%)
    12.377408207         77,805,804      mem_inst_retired.any                                          (31.73%)
    12.377408207          1,166,770      branch-misses                                                 (33.76%)
    12.377408207        177,237,253      instructions              #    1.36  insn per cycle           (49.63%)
    12.377408207        130,316,965      cycles                                                        (52.39%)
    12.377408207          2,213,953      L1-icache-load-misses                                         (52.39%)
    12.377408207         55,427,135      L1-dcache-loads                                               (52.39%)
    12.377408207          2,621,582      L1-dcache-load-misses     #    4.73% of all L1-dcache accesses  (50.40%)
    12.377408207            521,731      L2-loads                                                      (31.75%)
    12.377408207             38,229      L2-load-misses            #    7.34% of all LL-cache accesses  (31.74%)
    12.377408207            519,945      LLC-loads                                                     (31.74%)
    12.377408207             59,642      LLC-load-misses           #   11.45% of all LL-cache accesses  (31.74%)
    12.427710007         88,403,623      mem_inst_retired.any                                          (31.81%)
    12.427710007            817,194      branch-misses                                                 (31.80%)
    12.427710007        186,069,363      instructions              #    1.43  insn per cycle           (39.75%)
    12.427710007        130,073,323      cycles                                                        (44.94%)
    12.427710007          2,543,352      L1-icache-load-misses                                         (52.28%)
    12.427710007         48,299,699      L1-dcache-loads                                               (52.29%)
    12.427710007          2,106,518      L1-dcache-load-misses     #    4.36% of all L1-dcache accesses  (52.29%)
    12.427710007            448,283      L2-loads                                                      (39.17%)
    12.427710007             55,878      L2-load-misses            #   12.97% of all LL-cache accesses  (31.81%)
    12.427710007            413,474      LLC-loads                                                     (31.81%)
    12.427710007             53,437      LLC-load-misses           #   12.40% of all LL-cache accesses  (31.81%)
    12.478027565         73,754,769      mem_inst_retired.any                                          (31.79%)
    12.478027565          1,285,281      branch-misses                                                 (31.79%)
    12.478027565        182,387,205      instructions              #    1.40  insn per cycle           (39.74%)
    12.478027565        130,058,567      cycles                                                        (39.74%)
    12.478027565          1,795,120      L1-icache-load-misses                                         (40.34%)
    12.478027565         54,981,775      L1-dcache-loads                                               (48.30%)
    12.478027565          2,275,039      L1-dcache-load-misses     #    4.14% of all L1-dcache accesses  (52.31%)
    12.478027565            443,683      L2-loads                                                      (44.36%)
    12.478027565             35,793      L2-load-misses            #    7.45% of all LL-cache accesses  (43.77%)
    12.478027565            517,465      LLC-loads                                                     (35.82%)
    12.478027565             34,360      LLC-load-misses           #    7.15% of all LL-cache accesses  (31.80%)
    12.528341561         67,242,831      mem_inst_retired.any                                          (32.44%)
    12.528341561          1,203,267      branch-misses                                                 (31.80%)
    12.528341561        176,597,099      instructions              #    1.36  insn per cycle           (39.75%)
    12.528341561        130,083,606      cycles                                                        (39.75%)
    12.528341561          1,619,300      L1-icache-load-misses                                         (39.75%)
    12.528341561         57,723,890      L1-dcache-loads                                               (39.75%)
    12.528341561          3,521,049      L1-dcache-load-misses     #    6.10% of all L1-dcache accesses  (43.69%)
    12.528341561            575,271      L2-loads                                                      (43.69%)
    12.528341561             79,670      L2-load-misses            #   14.51% of all LL-cache accesses  (44.35%)
    12.528341561            522,616      LLC-loads                                                     (44.34%)
    12.528341561             62,812      LLC-load-misses           #   11.44% of all LL-cache accesses  (40.42%)
    12.578764548         55,334,742      mem_inst_retired.any                                          (44.48%)
    12.578764548          1,268,599      branch-misses                                                 (37.19%)
    12.578764548        167,344,774      instructions              #    1.28  insn per cycle           (45.13%)
    12.578764548        130,363,445      cycles                                                        (39.65%)
    12.578764548            773,365      L1-icache-load-misses                                         (39.65%)
    12.578764548         50,568,806      L1-dcache-loads                                               (39.65%)
    12.578764548          4,153,410      L1-dcache-load-misses     #    8.21% of all L1-dcache accesses  (39.65%)
    12.578764548            727,757      L2-loads                                                      (31.74%)
    12.578764548             86,816      L2-load-misses            #   13.61% of all LL-cache accesses  (39.01%)
    12.578764548            547,687      LLC-loads                                                     (44.48%)
    12.578764548            133,240      LLC-load-misses           #   20.89% of all LL-cache accesses  (44.48%)
#           time             counts unit events
    12.629181509         66,935,904      mem_inst_retired.any                                          (44.46%)
    12.629181509          1,108,025      branch-misses                                                 (44.46%)
    12.629181509        143,215,866      instructions              #    1.10  insn per cycle           (52.39%)
    12.629181509        130,236,319      cycles                                                        (49.92%)
    12.629181509            296,196      L1-icache-load-misses                                         (41.99%)
    12.629181509         41,435,696      L1-dcache-loads                                               (39.66%)
    12.629181509          3,189,491      L1-dcache-load-misses     #    7.70% of all L1-dcache accesses  (39.67%)
    12.629181509            774,263      L2-loads                                                      (31.74%)
    12.629181509            104,611      L2-load-misses            #   12.61% of all LL-cache accesses  (31.75%)
    12.629181509            885,173      LLC-loads                                                     (34.20%)
    12.629181509             79,421      LLC-load-misses           #    9.57% of all LL-cache accesses  (42.13%)
    12.679567561         89,081,415      mem_inst_retired.any                                          (37.40%)
    12.679567561          1,052,259      branch-misses                                                 (44.45%)
    12.679567561        197,377,152      instructions              #    1.51  insn per cycle           (52.39%)
    12.679567561        130,307,614      cycles                                                        (52.39%)
    12.679567561          1,735,782      L1-icache-load-misses                                         (52.38%)
    12.679567561         38,922,720      L1-dcache-loads                                               (46.77%)
    12.679567561          2,049,538      L1-dcache-load-misses     #    5.27% of all L1-dcache accesses  (39.67%)
    12.679567561            725,688      L2-loads                                                      (31.74%)
    12.679567561            122,663      L2-load-misses            #   16.08% of all LL-cache accesses  (31.74%)
    12.679567561            799,719      LLC-loads                                                     (31.73%)
    12.679567561            112,993      LLC-load-misses           #   14.81% of all LL-cache accesses  (31.76%)
    12.729893682         77,968,377      mem_inst_retired.any                                          (31.79%)
    12.729893682            857,070      branch-misses                                                 (32.68%)
    12.729893682        204,447,107      instructions              #    1.57  insn per cycle           (48.57%)
    12.729893682        130,096,360      cycles                                                        (52.30%)
    12.729893682          1,317,124      L1-icache-load-misses                                         (52.31%)
    12.729893682         53,385,803      L1-dcache-loads                                               (52.31%)
    12.729893682          1,980,899      L1-dcache-load-misses     #    3.71% of all L1-dcache accesses  (51.44%)
    12.729893682            421,961      L2-loads                                                      (31.80%)
    12.729893682             95,421      L2-load-misses            #   17.76% of all LL-cache accesses  (31.80%)
    12.729893682            652,840      LLC-loads                                                     (31.80%)
    12.729893682            116,671      LLC-load-misses           #   21.71% of all LL-cache accesses  (31.79%)
    12.780188201         65,778,927      mem_inst_retired.any                                          (31.80%)
    12.780188201          1,147,705      branch-misses                                                 (31.79%)
    12.780188201        193,806,551      instructions              #    1.49  insn per cycle           (39.75%)
    12.780188201        130,049,543      cycles                                                        (43.99%)
    12.780188201          1,611,820      L1-icache-load-misses                                         (51.94%)
    12.780188201         55,395,830      L1-dcache-loads                                               (52.29%)
    12.780188201          2,949,237      L1-dcache-load-misses     #    5.32% of all L1-dcache accesses  (52.29%)
    12.780188201            508,298      L2-loads                                                      (40.13%)
    12.780188201             45,718      L2-load-misses            #    9.15% of all LL-cache accesses  (32.19%)
    12.780188201            490,757      LLC-loads                                                     (31.80%)
    12.780188201             68,671      LLC-load-misses           #   13.75% of all LL-cache accesses  (31.80%)
    12.830627046         79,820,491      mem_inst_retired.any                                          (31.72%)
    12.830627046          1,232,215      branch-misses                                                 (31.72%)
    12.830627046        210,971,198      instructions              #    1.62  insn per cycle           (39.65%)
    12.830627046        130,447,235      cycles                                                        (39.65%)
    12.830627046          1,182,337      L1-icache-load-misses                                         (39.65%)
    12.830627046         52,300,006      L1-dcache-loads                                               (47.23%)
    12.830627046          2,784,603      L1-dcache-load-misses     #    5.32% of all L1-dcache accesses  (52.42%)
    12.830627046            688,469      L2-loads                                                      (44.49%)
    12.830627046             44,798      L2-load-misses            #    7.10% of all LL-cache accesses  (44.49%)
    12.830627046            573,052      LLC-loads                                                     (36.93%)
    12.830627046             56,619      LLC-load-misses           #    8.98% of all LL-cache accesses  (31.72%)
    12.881068367         67,256,668      mem_inst_retired.any                                          (33.82%)
    12.881068367          1,424,903      branch-misses                                                 (31.71%)
    12.881068367        183,609,025      instructions              #    1.41  insn per cycle           (39.64%)
    12.881068367        130,426,923      cycles                                                        (39.64%)
    12.881068367          1,560,049      L1-icache-load-misses                                         (39.64%)
    12.881068367         53,859,426      L1-dcache-loads                                               (39.64%)
    12.881068367          3,136,084      L1-dcache-load-misses     #    5.82% of all L1-dcache accesses  (42.40%)
    12.881068367            555,206      L2-loads                                                      (42.39%)
    12.881068367             57,166      L2-load-misses            #   10.33% of all LL-cache accesses  (44.49%)
    12.881068367            551,883      LLC-loads                                                     (44.49%)
    12.881068367             38,050      LLC-load-misses           #    6.87% of all LL-cache accesses  (41.77%)
    12.931367361         68,663,983      mem_inst_retired.any                                          (44.35%)
    12.931367361          1,122,717      branch-misses                                                 (38.49%)
    12.931367361        187,806,278      instructions              #    1.45  insn per cycle           (46.41%)
    12.931367361        129,969,125      cycles                                                        (39.74%)
    12.931367361          1,875,490      L1-icache-load-misses                                         (39.74%)
    12.931367361         48,542,222      L1-dcache-loads                                               (39.74%)
    12.931367361          1,873,201      L1-dcache-load-misses     #    3.86% of all L1-dcache accesses  (39.74%)
    12.931367361            368,034      L2-loads                                                      (31.82%)
    12.931367361             42,849      L2-load-misses            #   10.60% of all LL-cache accesses  (37.66%)
    12.931367361            440,425      LLC-loads                                                     (44.35%)
    12.931367361             48,226      LLC-load-misses           #   11.93% of all LL-cache accesses  (44.35%)
    12.981672202         72,070,849      mem_inst_retired.any                                          (44.34%)
    12.981672202          1,238,109      branch-misses                                                 (44.34%)
    12.981672202        174,911,287      instructions              #    1.35  insn per cycle           (52.29%)
    12.981672202        130,033,603      cycles                                                        (51.02%)
    12.981672202          2,186,977      L1-icache-load-misses                                         (43.07%)
    12.981672202         58,962,252      L1-dcache-loads                                               (39.76%)
    12.981672202          2,529,588      L1-dcache-load-misses     #    4.29% of all L1-dcache accesses  (39.77%)
    12.981672202            424,386      L2-loads                                                      (31.80%)
    12.981672202             17,409      L2-load-misses            #    3.58% of all LL-cache accesses  (31.80%)
    12.981672202            547,030      LLC-loads                                                     (33.07%)
    12.981672202             39,308      LLC-load-misses           #    8.09% of all LL-cache accesses  (41.01%)
    13.031967059         73,338,130      mem_inst_retired.any                                          (36.47%)
    13.031967059          1,532,762      branch-misses                                                 (44.33%)
    13.031967059        171,433,835      instructions              #    1.32  insn per cycle           (52.28%)
    13.031967059        130,122,180      cycles                                                        (52.29%)
    13.031967059          1,695,664      L1-icache-load-misses                                         (52.28%)
    13.031967059         51,341,600      L1-dcache-loads                                               (47.64%)
    13.031967059          2,674,102      L1-dcache-load-misses     #    5.21% of all L1-dcache accesses  (39.76%)
    13.031967059            528,520      L2-loads                                                      (31.81%)
    13.031967059             75,727      L2-load-misses            #   15.51% of all LL-cache accesses  (31.81%)
    13.031967059            448,258      LLC-loads                                                     (31.81%)
    13.031967059             56,598      LLC-load-misses           #   11.59% of all LL-cache accesses  (31.81%)
    13.082290896         76,262,879      mem_inst_retired.any                                          (31.79%)
    13.082290896          1,310,252      branch-misses                                                 (31.89%)
    13.082290896        186,031,023      instructions              #    1.43  insn per cycle           (47.78%)
    13.082290896        130,104,218      cycles                                                        (52.31%)
    13.082290896          2,749,122      L1-icache-load-misses                                         (52.31%)
    13.082290896         44,994,461      L1-dcache-loads                                               (52.31%)
    13.082290896          2,039,427      L1-dcache-load-misses     #    4.53% of all L1-dcache accesses  (52.25%)
    13.082290896            337,471      L2-loads                                                      (31.79%)
    13.082290896             40,117      L2-load-misses            #   11.64% of all LL-cache accesses  (31.79%)
    13.082290896            351,864      LLC-loads                                                     (31.79%)
    13.082290896             38,002      LLC-load-misses           #   11.03% of all LL-cache accesses  (31.79%)
    13.132679559         79,128,196      mem_inst_retired.any                                          (31.76%)
    13.132679559          1,319,675      branch-misses                                                 (31.75%)
    13.132679559        203,674,511      instructions              #    1.56  insn per cycle           (39.69%)
    13.132679559        130,288,208      cycles                                                        (43.11%)
    13.132679559          1,832,597      L1-icache-load-misses                                         (51.04%)
    13.132679559         51,420,048      L1-dcache-loads                                               (52.39%)
    13.132679559          2,988,578      L1-dcache-load-misses     #    5.81% of all L1-dcache accesses  (52.37%)
    13.132679559            670,839      L2-loads                                                      (41.04%)
    13.132679559             45,808      L2-load-misses            #    6.73% of all LL-cache accesses  (33.11%)
    13.132679559            689,766      LLC-loads                                                     (31.73%)
    13.132679559             41,834      LLC-load-misses           #    6.15% of all LL-cache accesses  (31.75%)
    13.183159928         77,051,841      mem_inst_retired.any                                          (31.69%)
    13.183159928          1,342,151      branch-misses                                                 (31.69%)
    13.183159928        184,185,072      instructions              #    1.41  insn per cycle           (39.62%)
    13.183159928        130,504,807      cycles                                                        (39.61%)
    13.183159928          1,871,405      L1-icache-load-misses                                         (39.63%)
    13.183159928         52,287,954      L1-dcache-loads                                               (46.21%)
    13.183159928          2,362,756      L1-dcache-load-misses     #    4.52% of all L1-dcache accesses  (52.45%)
    13.183159928            408,360      L2-loads                                                      (44.52%)
    13.183159928             46,514      L2-load-misses            #   11.45% of all LL-cache accesses  (44.52%)
    13.183159928            403,854      LLC-loads                                                     (37.98%)
    13.183159928             48,109      LLC-load-misses           #   11.85% of all LL-cache accesses  (31.70%)
    13.233519005         82,300,287      mem_inst_retired.any                                          (34.75%)
    13.233519005          1,174,511      branch-misses                                                 (31.77%)
    13.233519005        203,166,505      instructions              #    1.56  insn per cycle           (39.71%)
    13.233519005        130,200,048      cycles                                                        (39.72%)
    13.233519005          1,935,606      L1-icache-load-misses                                         (39.71%)
    13.233519005         53,564,034      L1-dcache-loads                                               (39.72%)
    13.233519005          2,563,552      L1-dcache-load-misses     #    4.79% of all L1-dcache accesses  (41.40%)
    13.233519005            437,080      L2-loads                                                      (41.39%)
    13.233519005             44,293      L2-load-misses            #    9.95% of all LL-cache accesses  (44.40%)
    13.233519005            453,037      LLC-loads                                                     (44.39%)
    13.233519005             41,108      LLC-load-misses           #    9.24% of all LL-cache accesses  (42.73%)
    13.283797086         76,690,668      mem_inst_retired.any                                          (44.31%)
    13.283797086          1,353,596      branch-misses                                                 (39.35%)
    13.283797086        176,825,608      instructions              #    1.36  insn per cycle           (47.31%)
    13.283797086        130,016,926      cycles                                                        (39.78%)
    13.283797086          2,159,538      L1-icache-load-misses                                         (39.78%)
    13.283797086         51,056,503      L1-dcache-loads                                               (39.78%)
    13.283797086          2,546,981      L1-dcache-load-misses     #    4.99% of all L1-dcache accesses  (39.77%)
    13.283797086            480,739      L2-loads                                                      (31.82%)
    13.283797086             59,898      L2-load-misses            #   12.78% of all LL-cache accesses  (36.77%)
    13.283797086            456,643      LLC-loads                                                     (44.31%)
    13.283797086             44,885      LLC-load-misses           #    9.58% of all LL-cache accesses  (44.31%)
    13.334104553         64,578,518      mem_inst_retired.any                                          (44.34%)
    13.334104553          1,472,581      branch-misses                                                 (44.34%)
    13.334104553        166,568,267      instructions              #    1.28  insn per cycle           (52.29%)
    13.334104553        129,971,372      cycles                                                        (51.86%)
    13.334104553          2,722,619      L1-icache-load-misses                                         (43.91%)
    13.334104553         49,624,824      L1-dcache-loads                                               (39.75%)
    13.334104553          2,564,309      L1-dcache-load-misses     #    5.17% of all L1-dcache accesses  (39.75%)
    13.334104553            710,694      L2-loads                                                      (31.82%)
    13.334104553             76,052      L2-load-misses            #   10.50% of all LL-cache accesses  (31.81%)
    13.334104553            738,286      LLC-loads                                                     (32.22%)
    13.334104553             61,381      LLC-load-misses           #    8.47% of all LL-cache accesses  (40.16%)
    13.384456772         76,807,723      mem_inst_retired.any                                          (35.58%)
    13.384456772          1,182,628      branch-misses                                                 (43.52%)
    13.384456772        185,276,910      instructions              #    1.42  insn per cycle           (52.33%)
    13.384456772        130,152,035      cycles                                                        (52.34%)
    13.384456772          1,414,230      L1-icache-load-misses                                         (52.35%)
    13.384456772         51,665,736      L1-dcache-loads                                               (48.57%)
    13.384456772          2,914,973      L1-dcache-load-misses     #    5.64% of all L1-dcache accesses  (40.63%)
    13.384456772            464,929      L2-loads                                                      (31.77%)
    13.384456772             70,056      L2-load-misses            #   13.57% of all LL-cache accesses  (31.76%)
    13.384456772            567,508      LLC-loads                                                     (31.77%)
    13.384456772             75,966      LLC-load-misses           #   14.72% of all LL-cache accesses  (31.76%)
    13.434928026         52,703,394      mem_inst_retired.any                                          (31.70%)
    13.434928026            719,930      branch-misses                                                 (31.70%)
    13.434928026        142,877,614      instructions              #    1.10  insn per cycle           (46.67%)
    13.434928026        130,393,210      cycles                                                        (52.43%)
    13.434928026          1,636,697      L1-icache-load-misses                                         (52.44%)
    13.434928026         46,979,565      L1-dcache-loads                                               (52.44%)
    13.434928026          2,549,227      L1-dcache-load-misses     #    5.43% of all L1-dcache accesses  (52.44%)
    13.434928026            515,870      L2-loads                                                      (31.72%)
    13.434928026             59,464      L2-load-misses            #   12.44% of all LL-cache accesses  (31.72%)
    13.434928026            440,465      LLC-loads                                                     (31.71%)
    13.434928026             72,687      LLC-load-misses           #   15.20% of all LL-cache accesses  (31.71%)
    13.485237422         90,714,568      mem_inst_retired.any                                          (31.80%)
    13.485237422          1,052,303      branch-misses                                                 (31.80%)
    13.485237422        213,554,330      instructions              #    1.64  insn per cycle           (39.75%)
    13.485237422        130,137,257      cycles                                                        (41.91%)
    13.485237422          1,848,918      L1-icache-load-misses                                         (49.86%)
    13.485237422         50,697,883      L1-dcache-loads                                               (52.30%)
    13.485237422          2,696,508      L1-dcache-load-misses     #    5.32% of all L1-dcache accesses  (52.30%)
    13.485237422            467,354      L2-loads                                                      (42.21%)
    13.485237422             36,551      L2-load-misses            #    8.65% of all LL-cache accesses  (34.26%)
    13.485237422            377,464      LLC-loads                                                     (31.80%)
    13.485237422             34,606      LLC-load-misses           #    8.19% of all LL-cache accesses  (31.80%)
    13.535681521         81,383,798      mem_inst_retired.any                                          (31.72%)
    13.535681521            910,523      branch-misses                                                 (31.72%)
    13.535681521        176,498,531      instructions              #    1.35  insn per cycle           (39.65%)
    13.535681521        130,473,201      cycles                                                        (39.65%)
    13.535681521          1,620,920      L1-icache-load-misses                                         (39.65%)
    13.535681521         44,555,005      L1-dcache-loads                                               (45.14%)
    13.535681521          2,498,350      L1-dcache-load-misses     #    5.61% of all L1-dcache accesses  (52.41%)
    13.535681521            492,524      L2-loads                                                      (44.48%)
    13.535681521             41,712      L2-load-misses            #    8.39% of all LL-cache accesses  (44.48%)
    13.535681521            501,650      LLC-loads                                                     (39.01%)
    13.535681521             43,802      LLC-load-misses           #    8.81% of all LL-cache accesses  (31.73%)
    13.585993472         79,883,313      mem_inst_retired.any                                          (35.73%)
    13.585993472          1,565,497      branch-misses                                                 (31.80%)
    13.585993472        172,154,106      instructions              #    1.32  insn per cycle           (39.75%)
    13.585993472        130,155,345      cycles                                                        (39.75%)
    13.585993472          1,512,045      L1-icache-load-misses                                         (39.75%)
    13.585993472         56,518,304      L1-dcache-loads                                               (39.75%)
    13.585993472          3,173,090      L1-dcache-load-misses     #    5.61% of all L1-dcache accesses  (40.41%)
    13.585993472            568,160      L2-loads                                                      (40.41%)
    13.585993472             68,204      L2-load-misses            #   11.83% of all LL-cache accesses  (44.35%)
    13.585993472            585,056      LLC-loads                                                     (44.34%)
    13.585993472             50,299      LLC-load-misses           #    8.72% of all LL-cache accesses  (43.71%)
    13.636291027         80,675,109      mem_inst_retired.any                                          (44.33%)
    13.636291027          1,026,193      branch-misses                                                 (40.31%)
    13.636291027        197,397,093      instructions              #    1.52  insn per cycle           (48.27%)
    13.636291027        130,025,299      cycles                                                        (40.31%)
    13.636291027          2,140,129      L1-icache-load-misses                                         (39.76%)
    13.636291027         53,080,562      L1-dcache-loads                                               (39.76%)
    13.636291027          2,379,316      L1-dcache-load-misses     #    4.48% of all L1-dcache accesses  (39.76%)
    13.636291027            412,521      L2-loads                                                      (31.81%)
    13.636291027             36,658      L2-load-misses            #    8.54% of all LL-cache accesses  (35.82%)
    13.636291027            446,467      LLC-loads                                                     (43.77%)
    13.636291027             52,634      LLC-load-misses           #   12.25% of all LL-cache accesses  (44.33%)
    13.686636502         73,954,674      mem_inst_retired.any                                          (44.39%)
    13.686636502          1,332,610      branch-misses                                                 (44.38%)
    13.686636502        168,631,251      instructions              #    1.30  insn per cycle           (52.32%)
    13.686636502        130,195,798      cycles                                                        (52.33%)
    13.686636502          2,662,941      L1-icache-load-misses                                         (44.94%)
    13.686636502         48,149,103      L1-dcache-loads                                               (39.72%)
    13.686636502          2,342,566      L1-dcache-load-misses     #    4.87% of all L1-dcache accesses  (39.73%)
    13.686636502            467,254      L2-loads                                                      (31.78%)
    13.686636502             34,015      L2-load-misses            #    6.75% of all LL-cache accesses  (31.79%)
    13.686636502            540,737      LLC-loads                                                     (31.78%)
    13.686636502             47,553      LLC-load-misses           #    9.44% of all LL-cache accesses  (39.16%)
    13.736943665         75,621,722      mem_inst_retired.any                                          (34.55%)
    13.736943665          1,288,421      branch-misses                                                 (42.50%)
    13.736943665        193,070,550      instructions              #    1.48  insn per cycle           (52.29%)
    13.736943665        130,040,873      cycles                                                        (52.29%)
    13.736943665          1,617,502      L1-icache-load-misses                                         (52.28%)
    13.736943665         56,473,421      L1-dcache-loads                                               (49.56%)
    13.736943665          2,176,275      L1-dcache-load-misses     #    3.85% of all L1-dcache accesses  (41.62%)
    13.736943665            370,808      L2-loads                                                      (31.81%)
    13.736943665             38,559      L2-load-misses            #   10.46% of all LL-cache accesses  (31.81%)
    13.736943665            366,420      LLC-loads                                                     (31.81%)
    13.736943665             31,333      LLC-load-misses           #    8.50% of all LL-cache accesses  (31.81%)
    13.787239859         68,758,065      mem_inst_retired.any                                          (31.81%)
    13.787239859          1,430,886      branch-misses                                                 (31.81%)
    13.787239859        167,956,195      instructions              #    1.29  insn per cycle           (45.88%)
    13.787239859        130,076,704      cycles                                                        (52.28%)
    13.787239859          1,845,190      L1-icache-load-misses                                         (52.29%)
    13.787239859         48,462,850      L1-dcache-loads                                               (52.29%)
    13.787239859          2,143,506      L1-dcache-load-misses     #    4.42% of all L1-dcache accesses  (52.29%)
    13.787239859            430,948      L2-loads                                                      (31.81%)
    13.787239859             75,814      L2-load-misses            #   17.17% of all LL-cache accesses  (31.81%)
    13.787239859            452,254      LLC-loads                                                     (31.81%)
    13.787239859             63,744      LLC-load-misses           #   14.43% of all LL-cache accesses  (31.81%)
    13.837547060         86,142,004      mem_inst_retired.any                                          (31.80%)
    13.837547060          1,295,883      branch-misses                                                 (31.81%)
    13.837547060        203,475,972      instructions              #    1.56  insn per cycle           (39.76%)
    13.837547060        130,075,398      cycles                                                        (41.29%)
    13.837547060          1,655,090      L1-icache-load-misses                                         (49.24%)
    13.837547060         57,742,798      L1-dcache-loads                                               (52.29%)
    13.837547060          2,213,654      L1-dcache-load-misses     #    3.83% of all L1-dcache accesses  (52.29%)
    13.837547060            452,799      L2-loads                                                      (42.82%)
    13.837547060             45,857      L2-load-misses            #    9.38% of all LL-cache accesses  (34.87%)
    13.837547060            525,411      LLC-loads                                                     (31.81%)
    13.837547060             46,952      LLC-load-misses           #    9.60% of all LL-cache accesses  (31.81%)
#           time             counts unit events
    13.887850073         81,416,638      mem_inst_retired.any                                          (31.81%)
    13.887850073          1,237,231      branch-misses                                                 (31.81%)
    13.887850073        185,962,252      instructions              #    1.43  insn per cycle           (39.76%)
    13.887850073        130,055,101      cycles                                                        (39.75%)
    13.887850073          2,470,209      L1-icache-load-misses                                         (39.75%)
    13.887850073         47,503,925      L1-dcache-loads                                               (44.66%)
    13.887850073          1,736,725      L1-dcache-load-misses     #    3.66% of all L1-dcache accesses  (52.29%)
    13.887850073            471,638      L2-loads                                                      (44.34%)
    13.887850073            159,429      L2-load-misses            #   35.85% of all LL-cache accesses  (44.34%)
    13.887850073            417,694      LLC-loads                                                     (39.45%)
    13.887850073             45,167      LLC-load-misses           #   10.16% of all LL-cache accesses  (31.81%)
    13.912933173         49,581,331      mem_inst_retired.any                                          (63.95%)
    13.912933173             45,270      branch-misses                                                 (63.96%)
    13.912933173        134,564,673      instructions              #    2.08  insn per cycle           (67.35%)
    13.912933173         64,669,864      cycles                                                        (51.37%)
    13.912933173             22,283      L1-icache-load-misses                                         (35.16%)
    13.912933173         34,831,820      L1-dcache-loads                                               (19.39%)
    13.912933173          1,048,701      L1-dcache-load-misses     #    3.01% of all L1-dcache accesses  (4.03%)
    13.912933173            259,722      L2-loads                                                      (16.63%)
    13.912933173            239,193      L2-load-misses            #   88.32% of all LL-cache accesses  (32.62%)
    13.912933173            281,901      LLC-loads                                                     (48.61%)
    13.912933173            221,256      LLC-load-misses           #   81.70% of all LL-cache accesses  (64.21%)
