Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date             : Thu May 16 21:57:23 2024
| Host             : IFAT running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a200tfbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.465        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.305        |
| Device Static (W)        | 0.160        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.027 |       13 |       --- |             --- |
| Slice Logic              |     0.007 |     5062 |       --- |             --- |
|   LUT as Logic           |     0.006 |     1812 |    133800 |            1.35 |
|   Register               |    <0.001 |     2122 |    269200 |            0.79 |
|   CARRY4                 |    <0.001 |      133 |     33450 |            0.40 |
|   LUT as Distributed RAM |    <0.001 |       32 |     46200 |            0.07 |
|   F7/F8 Muxes            |    <0.001 |      143 |    133800 |            0.11 |
|   Others                 |     0.000 |      421 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |        2 |     46200 |           <0.01 |
| Signals                  |     0.011 |     4738 |       --- |             --- |
| Block RAM                |     0.018 |      118 |       365 |           32.33 |
| MMCM                     |     0.192 |        2 |        10 |           20.00 |
| I/O                      |     0.050 |      114 |       285 |           40.00 |
| Static Power             |     0.160 |          |           |                 |
| Total                    |     0.465 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.100 |       0.066 |      0.034 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.139 |       0.109 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.015 |       0.010 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.009 |       0.004 |      0.005 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.007 |       0.002 |      0.005 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------------------------+-----------------+
| Clock              | Domain                                        | Constraint (ns) |
+--------------------+-----------------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | Data_Converter_Clocks/inst/clk_out1_clk_wiz_0 |            20.0 |
| clk_out2_clk_wiz_0 | Data_Converter_Clocks/inst/clk_out2_clk_wiz_0 |             8.3 |
| clkfbout_clk_wiz_0 | Data_Converter_Clocks/inst/clkfbout_clk_wiz_0 |             5.0 |
| mmcm0_clk0         | OK_IFAT6/inst/okHI/mmcm0_clk0                 |             9.9 |
| mmcm0_clkfb        | OK_IFAT6/inst/okHI/mmcm0_clkfb                |             9.9 |
| okUH0              | okUH[0]                                       |             9.9 |
| sys_clkp           | sys_clkp                                      |             5.0 |
+--------------------+-----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| top                     |     0.305 |
|   ADC                   |     0.003 |
|   ADC_DATA_FIFO         |     0.030 |
|     U0                  |     0.030 |
|       inst_fifo_gen     |     0.030 |
|   Data_Converter_Clocks |     0.091 |
|     inst                |     0.091 |
|   OK_IFAT6              |     0.140 |
|     inst                |     0.140 |
|       okHI              |     0.135 |
+-------------------------+-----------+


