# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pingpong.srcs/sources_1/new/pingpong.vhd" \
"../../../../pingpong.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
