Analysis & Synthesis report for proc
Thu Jul 28 16:56:48 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1
 15. Source assignments for rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1
 16. Parameter Settings for User Entity Instance: ram1port:inst11|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: rom:inst6|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: clk:inst5|clk_0002:clk_inst|altera_pll:altera_pll_i
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "datapath:inst|ALUSHIFTER_16:fu|RO_SH_16:rosh16"
 21. In-System Memory Content Editor Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jul 28 16:56:48 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; proc                                        ;
; Top-level Entity Name           ; proc                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 522                                         ;
; Total pins                      ; 17                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,728,000                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; proc               ; proc               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------+-------------+
; multiplexor2_14.v                                                  ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/multiplexor2_14.v                                                  ;             ;
; multiplexor2_16.v                                                  ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/multiplexor2_16.v                                                  ;             ;
; multiplexor4_1.v                                                   ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/multiplexor4_1.v                                                   ;             ;
; multiplexor4_16.v                                                  ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/multiplexor4_16.v                                                  ;             ;
; multiplexor16_16.v                                                 ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/multiplexor16_16.v                                                 ;             ;
; not_16.v                                                           ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/not_16.v                                                           ;             ;
; or_16.v                                                            ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/or_16.v                                                            ;             ;
; PC.v                                                               ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/PC.v                                                               ;             ;
; RegFile_16.v                                                       ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/RegFile_16.v                                                       ;             ;
; RO_SH_16.v                                                         ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/RO_SH_16.v                                                         ;             ;
; S16.v                                                              ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/S16.v                                                              ;             ;
; xor_16.v                                                           ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/xor_16.v                                                           ;             ;
; A16.v                                                              ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/A16.v                                                              ;             ;
; ALU_16.v                                                           ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/ALU_16.v                                                           ;             ;
; ALUSHIFTER_16.v                                                    ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/ALUSHIFTER_16.v                                                    ;             ;
; and_16.v                                                           ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/and_16.v                                                           ;             ;
; AU16.v                                                             ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/AU16.v                                                             ;             ;
; BC.v                                                               ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/BC.v                                                               ;             ;
; CU.v                                                               ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/CU.v                                                               ;             ;
; datapath.v                                                         ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/datapath.v                                                         ;             ;
; decoder4.v                                                         ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/decoder4.v                                                         ;             ;
; FA.v                                                               ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/FA.v                                                               ;             ;
; HA.v                                                               ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/HA.v                                                               ;             ;
; LU16.v                                                             ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/LU16.v                                                             ;             ;
; proc.bdf                                                           ; yes             ; User Block Diagram/Schematic File            ; C:/quartus_projects/cpu/proc.bdf                                                           ;             ;
; clk.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/quartus_projects/cpu/clk.v                                                              ; clk         ;
; clk/clk_0002.v                                                     ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/clk/clk_0002.v                                                     ; clk         ;
; rom.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/quartus_projects/cpu/rom.v                                                              ;             ;
; rom.mif                                                            ; yes             ; User Memory Initialization File              ; C:/quartus_projects/cpu/rom.mif                                                            ;             ;
; ram.mif                                                            ; yes             ; User Memory Initialization File              ; C:/quartus_projects/cpu/ram.mif                                                            ;             ;
; from16to8.v                                                        ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/cpu/from16to8.v                                                        ;             ;
; ram1port.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/quartus_projects/cpu/ram1port.v                                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                         ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                           ;             ;
; db/altsyncram_u3s1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/cpu/db/altsyncram_u3s1.tdf                                             ;             ;
; db/altsyncram_mii2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/cpu/db/altsyncram_mii2.tdf                                             ;             ;
; db/decode_ala.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/cpu/db/decode_ala.tdf                                                  ;             ;
; db/decode_31a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/cpu/db/decode_31a.tdf                                                  ;             ;
; db/mux_9hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/cpu/db/mux_9hb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                         ;             ;
; db/altsyncram_3vh1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/cpu/db/altsyncram_3vh1.tdf                                             ;             ;
; db/altsyncram_pkj2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/cpu/db/altsyncram_pkj2.tdf                                             ;             ;
; db/mux_7hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/cpu/db/mux_7hb.tdf                                                     ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v                           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                            ; altera_sld  ;
; db/ip/sldd144d38a/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/quartus_projects/cpu/db/ip/sldd144d38a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/quartus_projects/cpu/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/quartus_projects/cpu/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/quartus_projects/cpu/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/quartus_projects/cpu/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/quartus_projects/cpu/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 609                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 804                      ;
;     -- 7 input functions                    ; 11                       ;
;     -- 6 input functions                    ; 340                      ;
;     -- 5 input functions                    ; 233                      ;
;     -- 4 input functions                    ; 53                       ;
;     -- <=3 input functions                  ; 167                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 522                      ;
;                                             ;                          ;
; I/O pins                                    ; 17                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1728000                  ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 2                        ;
;     -- PLLs                                 ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 517                      ;
; Total fan-out                               ; 13468                    ;
; Average fan-out                             ; 8.36                     ;
+---------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |proc                                                                                                                                   ; 804 (1)           ; 522 (0)      ; 1728000           ; 0          ; 17   ; 0            ; |proc                                                                                                                                                                                                                                                                                                                                            ; proc                              ; work         ;
;    |BC:inst2|                                                                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|BC:inst2                                                                                                                                                                                                                                                                                                                                   ; BC                                ; work         ;
;    |CU:inst1|                                                                                                                           ; 37 (37)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|CU:inst1                                                                                                                                                                                                                                                                                                                                   ; CU                                ; work         ;
;    |PC:inst3|                                                                                                                           ; 32 (32)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|PC:inst3                                                                                                                                                                                                                                                                                                                                   ; PC                                ; work         ;
;    |clk:inst5|                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|clk:inst5                                                                                                                                                                                                                                                                                                                                  ; clk                               ; clk          ;
;       |clk_0002:clk_inst|                                                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|clk:inst5|clk_0002:clk_inst                                                                                                                                                                                                                                                                                                                ; clk_0002                          ; clk          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|clk:inst5|clk_0002:clk_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                        ; altera_pll                        ; work         ;
;    |datapath:inst|                                                                                                                      ; 299 (0)           ; 256 (0)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst                                                                                                                                                                                                                                                                                                                              ; datapath                          ; work         ;
;       |ALUSHIFTER_16:fu|                                                                                                                ; 84 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu                                                                                                                                                                                                                                                                                                             ; ALUSHIFTER_16                     ; work         ;
;          |ALU_16:al16|                                                                                                                  ; 84 (4)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16                                                                                                                                                                                                                                                                                                 ; ALU_16                            ; work         ;
;             |AU16:a4|                                                                                                                   ; 48 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4                                                                                                                                                                                                                                                                                         ; AU16                              ; work         ;
;                |A16:a|                                                                                                                  ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a                                                                                                                                                                                                                                                                                   ; A16                               ; work         ;
;                   |fa:FA10|                                                                                                             ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA10                                                                                                                                                                                                                                                                           ; fa                                ; work         ;
;                      |ha:HA1|                                                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA10|ha:HA1                                                                                                                                                                                                                                                                    ; ha                                ; work         ;
;                      |ha:HA2|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA10|ha:HA2                                                                                                                                                                                                                                                                    ; ha                                ; work         ;
;                   |fa:FA11|                                                                                                             ; 4 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA11                                                                                                                                                                                                                                                                           ; fa                                ; work         ;
;                      |ha:HA1|                                                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA11|ha:HA1                                                                                                                                                                                                                                                                    ; ha                                ; work         ;
;                      |ha:HA2|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA11|ha:HA2                                                                                                                                                                                                                                                                    ; ha                                ; work         ;
;                   |fa:FA12|                                                                                                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA12                                                                                                                                                                                                                                                                           ; fa                                ; work         ;
;                   |fa:FA13|                                                                                                             ; 3 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA13                                                                                                                                                                                                                                                                           ; fa                                ; work         ;
;                      |ha:HA1|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA13|ha:HA1                                                                                                                                                                                                                                                                    ; ha                                ; work         ;
;                      |ha:HA2|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA13|ha:HA2                                                                                                                                                                                                                                                                    ; ha                                ; work         ;
;                   |fa:FA14|                                                                                                             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA14                                                                                                                                                                                                                                                                           ; fa                                ; work         ;
;                      |ha:HA1|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA14|ha:HA1                                                                                                                                                                                                                                                                    ; ha                                ; work         ;
;                   |fa:FA1|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA1                                                                                                                                                                                                                                                                            ; fa                                ; work         ;
;                   |fa:FA2|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA2                                                                                                                                                                                                                                                                            ; fa                                ; work         ;
;                   |fa:FA3|                                                                                                              ; 2 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA3                                                                                                                                                                                                                                                                            ; fa                                ; work         ;
;                      |ha:HA2|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA3|ha:HA2                                                                                                                                                                                                                                                                     ; ha                                ; work         ;
;                   |fa:FA4|                                                                                                              ; 2 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA4                                                                                                                                                                                                                                                                            ; fa                                ; work         ;
;                      |ha:HA1|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA4|ha:HA1                                                                                                                                                                                                                                                                     ; ha                                ; work         ;
;                   |fa:FA5|                                                                                                              ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA5                                                                                                                                                                                                                                                                            ; fa                                ; work         ;
;                      |ha:HA1|                                                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA5|ha:HA1                                                                                                                                                                                                                                                                     ; ha                                ; work         ;
;                      |ha:HA2|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA5|ha:HA2                                                                                                                                                                                                                                                                     ; ha                                ; work         ;
;                   |fa:FA6|                                                                                                              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA6                                                                                                                                                                                                                                                                            ; fa                                ; work         ;
;                      |ha:HA1|                                                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA6|ha:HA1                                                                                                                                                                                                                                                                     ; ha                                ; work         ;
;                      |ha:HA2|                                                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA6|ha:HA2                                                                                                                                                                                                                                                                     ; ha                                ; work         ;
;                   |fa:FA7|                                                                                                              ; 4 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA7                                                                                                                                                                                                                                                                            ; fa                                ; work         ;
;                      |ha:HA1|                                                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA7|ha:HA1                                                                                                                                                                                                                                                                     ; ha                                ; work         ;
;                      |ha:HA2|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA7|ha:HA2                                                                                                                                                                                                                                                                     ; ha                                ; work         ;
;                   |fa:FA8|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA8                                                                                                                                                                                                                                                                            ; fa                                ; work         ;
;                   |fa:FA9|                                                                                                              ; 2 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA9                                                                                                                                                                                                                                                                            ; fa                                ; work         ;
;                      |ha:HA1|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA9|ha:HA1                                                                                                                                                                                                                                                                     ; ha                                ; work         ;
;             |LU16:l4|                                                                                                                   ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|LU16:l4                                                                                                                                                                                                                                                                                         ; LU16                              ; work         ;
;                |multiplexor4_16:mu4|                                                                                                    ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|LU16:l4|multiplexor4_16:mu4                                                                                                                                                                                                                                                                     ; multiplexor4_16                   ; work         ;
;             |multiplexor2_16:m2|                                                                                                        ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|multiplexor2_16:m2                                                                                                                                                                                                                                                                              ; multiplexor2_16                   ; work         ;
;       |RegFile_16:rf4|                                                                                                                  ; 96 (0)            ; 256 (0)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4                                                                                                                                                                                                                                                                                                               ; RegFile_16                        ; work         ;
;          |S16:S1610|                                                                                                                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S1610                                                                                                                                                                                                                                                                                                     ; S16                               ; work         ;
;          |S16:S1611|                                                                                                                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S1611                                                                                                                                                                                                                                                                                                     ; S16                               ; work         ;
;          |S16:S1612|                                                                                                                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S1612                                                                                                                                                                                                                                                                                                     ; S16                               ; work         ;
;          |S16:S1613|                                                                                                                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S1613                                                                                                                                                                                                                                                                                                     ; S16                               ; work         ;
;          |S16:S1614|                                                                                                                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S1614                                                                                                                                                                                                                                                                                                     ; S16                               ; work         ;
;          |S16:S1615|                                                                                                                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S1615                                                                                                                                                                                                                                                                                                     ; S16                               ; work         ;
;          |S16:S1616|                                                                                                                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S1616                                                                                                                                                                                                                                                                                                     ; S16                               ; work         ;
;          |S16:S161|                                                                                                                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S161                                                                                                                                                                                                                                                                                                      ; S16                               ; work         ;
;          |S16:S162|                                                                                                                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S162                                                                                                                                                                                                                                                                                                      ; S16                               ; work         ;
;          |S16:S163|                                                                                                                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S163                                                                                                                                                                                                                                                                                                      ; S16                               ; work         ;
;          |S16:S164|                                                                                                                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S164                                                                                                                                                                                                                                                                                                      ; S16                               ; work         ;
;          |S16:S165|                                                                                                                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S165                                                                                                                                                                                                                                                                                                      ; S16                               ; work         ;
;          |S16:S166|                                                                                                                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S166                                                                                                                                                                                                                                                                                                      ; S16                               ; work         ;
;          |S16:S167|                                                                                                                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S167                                                                                                                                                                                                                                                                                                      ; S16                               ; work         ;
;          |S16:S168|                                                                                                                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S168                                                                                                                                                                                                                                                                                                      ; S16                               ; work         ;
;          |S16:S169|                                                                                                                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|S16:S169                                                                                                                                                                                                                                                                                                      ; S16                               ; work         ;
;          |decoder4:decode|                                                                                                              ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|decoder4:decode                                                                                                                                                                                                                                                                                               ; decoder4                          ; work         ;
;          |multiplexor16_16:am4|                                                                                                         ; 80 (80)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|RegFile_16:rf4|multiplexor16_16:am4                                                                                                                                                                                                                                                                                          ; multiplexor16_16                  ; work         ;
;       |multiplexor2_16:m241|                                                                                                            ; 100 (100)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|multiplexor2_16:m241                                                                                                                                                                                                                                                                                                         ; multiplexor2_16                   ; work         ;
;       |multiplexor2_16:m242|                                                                                                            ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|datapath:inst|multiplexor2_16:m242                                                                                                                                                                                                                                                                                                         ; multiplexor2_16                   ; work         ;
;    |ram1port:inst11|                                                                                                                    ; 135 (0)           ; 60 (0)       ; 576000            ; 0          ; 0    ; 0            ; |proc|ram1port:inst11                                                                                                                                                                                                                                                                                                                            ; ram1port                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 135 (0)           ; 60 (0)       ; 576000            ; 0          ; 0    ; 0            ; |proc|ram1port:inst11|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;          |altsyncram_u3s1:auto_generated|                                                                                               ; 135 (0)           ; 60 (0)       ; 576000            ; 0          ; 0    ; 0            ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_u3s1                   ; work         ;
;             |altsyncram_mii2:altsyncram1|                                                                                               ; 53 (0)            ; 6 (6)        ; 576000            ; 0          ; 0    ; 0            ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1                                                                                                                                                                                                                                 ; altsyncram_mii2                   ; work         ;
;                |decode_31a:rden_decode_a|                                                                                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|decode_31a:rden_decode_a                                                                                                                                                                                                        ; decode_31a                        ; work         ;
;                |decode_31a:rden_decode_b|                                                                                               ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|decode_31a:rden_decode_b                                                                                                                                                                                                        ; decode_31a                        ; work         ;
;                |decode_ala:decode4|                                                                                                     ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|decode_ala:decode4                                                                                                                                                                                                              ; decode_ala                        ; work         ;
;                |decode_ala:decode5|                                                                                                     ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|decode_ala:decode5                                                                                                                                                                                                              ; decode_ala                        ; work         ;
;                |mux_9hb:mux6|                                                                                                           ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|mux_9hb:mux6                                                                                                                                                                                                                    ; mux_9hb                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 82 (65)           ; 54 (45)      ; 0                 ; 0          ; 0    ; 0            ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                ; sld_rom_sr                        ; work         ;
;    |rom:inst6|                                                                                                                          ; 188 (0)           ; 78 (0)       ; 1152000           ; 0          ; 0    ; 0            ; |proc|rom:inst6                                                                                                                                                                                                                                                                                                                                  ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 188 (0)           ; 78 (0)       ; 1152000           ; 0          ; 0    ; 0            ; |proc|rom:inst6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_3vh1:auto_generated|                                                                                               ; 188 (0)           ; 78 (0)       ; 1152000           ; 0          ; 0    ; 0            ; |proc|rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_3vh1                   ; work         ;
;             |altsyncram_pkj2:altsyncram1|                                                                                               ; 69 (0)            ; 6 (6)        ; 1152000           ; 0          ; 0    ; 0            ; |proc|rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1                                                                                                                                                                                                                                       ; altsyncram_pkj2                   ; work         ;
;                |decode_31a:rden_decode_a|                                                                                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|decode_31a:rden_decode_a                                                                                                                                                                                                              ; decode_31a                        ; work         ;
;                |decode_ala:decode5|                                                                                                     ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|decode_ala:decode5                                                                                                                                                                                                                    ; decode_ala                        ; work         ;
;                |mux_7hb:mux6|                                                                                                           ; 54 (54)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proc|rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|mux_7hb:mux6                                                                                                                                                                                                                          ; mux_7hb                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 119 (102)         ; 72 (63)      ; 0                 ; 0          ; 0    ; 0            ; |proc|rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |proc|rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 111 (1)           ; 112 (0)      ; 0                 ; 0          ; 0    ; 0            ; |proc|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 110 (0)           ; 112 (0)      ; 0                 ; 0          ; 0    ; 0            ; |proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 110 (0)           ; 112 (0)      ; 0                 ; 0          ; 0    ; 0            ; |proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 110 (1)           ; 112 (6)      ; 0                 ; 0          ; 0    ; 0            ; |proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 109 (0)           ; 106 (0)      ; 0                 ; 0          ; 0    ; 0            ; |proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 109 (76)          ; 106 (78)     ; 0                 ; 0          ; 0    ; 0            ; |proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+---------+---------+
; Name                                                                                                                  ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF     ;
+-----------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+---------+---------+
; ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 36000        ; 16           ; 36000        ; 16           ; 576000  ; ram.mif ;
; rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM       ; AUTO       ; True Dual Port ; 36000        ; 32           ; 36000        ; 32           ; 1152000 ; rom.mif ;
+-----------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+---------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 16.0    ; N/A          ; N/A          ; |proc|clk:inst5                                                                                                                                                                                                                                                           ; clk.v           ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |proc|rom:inst6                                                                                                                                                                                                                                                           ; rom.v           ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |proc|ram1port:inst11                                                                                                                                                                                                                                                     ; ram1port.v      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                           ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                                                                                                   ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 522   ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 73    ;
; Number of registers using Asynchronous Clear ; 119   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 451   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proc|rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |proc|rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |proc|rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                               ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |proc|rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |proc|rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |proc|PC:inst3|Add0                                                                                                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |proc|ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|mux_9hb:mux6|l3_w6_n0_mux_dataout                                ;
; 5:1                ; 25 bits   ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; No         ; |proc|rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|mux_7hb:mux6|l3_w12_n0_mux_dataout                                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |proc|datapath:inst|multiplexor2_16:m242|OU[9]                                                                                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |proc|CU:inst1|dest_sel[0]                                                                                                                                                        ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |proc|datapath:inst|RegFile_16:rf4|multiplexor16_16:am4|Mux0                                                                                                                      ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |proc|CU:inst1|Selector4                                                                                                                                                          ;
; 18:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; No         ; |proc|CU:inst1|Selector0                                                                                                                                                          ;
; 18:1               ; 16 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |proc|datapath:inst|multiplexor2_16:m241|OU[2]                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram1port:inst11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 36000                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; ram.mif              ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_u3s1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 32                   ; Signed Integer             ;
; WIDTHAD_A                          ; 16                   ; Signed Integer             ;
; NUMWORDS_A                         ; 36000                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; rom.mif              ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_3vh1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk:inst5|clk_0002:clk_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; true                   ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                   ;
; operation_mode                       ; normal                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 0.800000 MHz           ; String                           ;
; phase_shift0                         ; 625000 ps              ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 1.600000 MHz           ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; ram1port:inst11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 16                                              ;
;     -- NUMWORDS_A                         ; 36000                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; rom:inst6|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 36000                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALUSHIFTER_16:fu|RO_SH_16:rosh16" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; Il   ; Input ; Info     ; Stuck at GND                                     ;
; Ir   ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; 0              ; ram         ; 16    ; 36000 ; Read/Write ; ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated ;
; 1              ; rom         ; 32    ; 36000 ; Read/Write ; rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 410                         ;
;     CLR               ; 12                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 322                         ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 32                          ;
;     plain             ; 28                          ;
; arriav_lcell_comb     ; 692                         ;
;     arith             ; 64                          ;
;         1 data inputs ; 32                          ;
;         3 data inputs ; 16                          ;
;         5 data inputs ; 16                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 619                         ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 41                          ;
;         5 data inputs ; 187                         ;
;         6 data inputs ; 318                         ;
; boundary_port         ; 71                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 240                         ;
;                       ;                             ;
; Max LUT depth         ; 18.60                       ;
; Average LUT depth     ; 7.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Jul 28 16:54:19 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c proc
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file multiplexor2_8.v
    Info (12023): Found entity 1: multiplexor2_8 File: C:/quartus_projects/cpu/multiplexor2_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplexor2_14.v
    Info (12023): Found entity 1: multiplexor2_14 File: C:/quartus_projects/cpu/multiplexor2_14.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplexor2_16.v
    Info (12023): Found entity 1: multiplexor2_16 File: C:/quartus_projects/cpu/multiplexor2_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplexor4_1.v
    Info (12023): Found entity 1: multiplexor4_1 File: C:/quartus_projects/cpu/multiplexor4_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplexor4_16.v
    Info (12023): Found entity 1: multiplexor4_16 File: C:/quartus_projects/cpu/multiplexor4_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplexor16_16.v
    Info (12023): Found entity 1: multiplexor16_16 File: C:/quartus_projects/cpu/multiplexor16_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not_16.v
    Info (12023): Found entity 1: not_16 File: C:/quartus_projects/cpu/not_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_16.v
    Info (12023): Found entity 1: or_16 File: C:/quartus_projects/cpu/or_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/quartus_projects/cpu/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile_16.v
    Info (12023): Found entity 1: RegFile_16 File: C:/quartus_projects/cpu/RegFile_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ro_sh_16.v
    Info (12023): Found entity 1: RO_SH_16 File: C:/quartus_projects/cpu/RO_SH_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file s16.v
    Info (12023): Found entity 1: S16 File: C:/quartus_projects/cpu/S16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_16.v
    Info (12023): Found entity 1: xor_16 File: C:/quartus_projects/cpu/xor_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file a16.v
    Info (12023): Found entity 1: A16 File: C:/quartus_projects/cpu/A16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_16.v
    Info (12023): Found entity 1: ALU_16 File: C:/quartus_projects/cpu/ALU_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alushifter_16.v
    Info (12023): Found entity 1: ALUSHIFTER_16 File: C:/quartus_projects/cpu/ALUSHIFTER_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_16.v
    Info (12023): Found entity 1: and_16 File: C:/quartus_projects/cpu/and_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file au16.v
    Info (12023): Found entity 1: AU16 File: C:/quartus_projects/cpu/AU16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bc.v
    Info (12023): Found entity 1: BC File: C:/quartus_projects/cpu/BC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cu.v
    Info (12023): Found entity 1: CU File: C:/quartus_projects/cpu/CU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/quartus_projects/cpu/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder2_16.v
    Info (12023): Found entity 1: decoder2 File: C:/quartus_projects/cpu/decoder2_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder4.v
    Info (12023): Found entity 1: decoder4 File: C:/quartus_projects/cpu/decoder4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop.v
    Info (12023): Found entity 1: Dflipflop File: C:/quartus_projects/cpu/Dflipflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fa.v
    Info (12023): Found entity 1: fa File: C:/quartus_projects/cpu/FA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ha.v
    Info (12023): Found entity 1: ha File: C:/quartus_projects/cpu/HA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lu16.v
    Info (12023): Found entity 1: LU16 File: C:/quartus_projects/cpu/LU16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file proc.bdf
    Info (12023): Found entity 1: proc
Info (12021): Found 1 design units, including 1 entities, in source file clk.v
    Info (12023): Found entity 1: clk File: C:/quartus_projects/cpu/clk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk/clk_0002.v
    Info (12023): Found entity 1: clk_0002 File: C:/quartus_projects/cpu/clk/clk_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/quartus_projects/cpu/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/quartus_projects/cpu/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file from16to8.v
    Info (12023): Found entity 1: from16to8 File: C:/quartus_projects/cpu/from16to8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk2.v
    Info (12023): Found entity 1: clk2 File: C:/quartus_projects/cpu/clk2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk2/clk2_0002.v
    Info (12023): Found entity 1: clk2_0002 File: C:/quartus_projects/cpu/clk2/clk2_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram1port.v
    Info (12023): Found entity 1: ram1port File: C:/quartus_projects/cpu/ram1port.v Line: 40
Info (12127): Elaborating entity "proc" for the top level hierarchy
Warning (275013): Port "clk" of type CU and instance "inst1" is missing source signal
Info (12128): Elaborating entity "from16to8" for hierarchy "from16to8:inst10"
Info (12128): Elaborating entity "ram1port" for hierarchy "ram1port:inst11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram1port:inst11|altsyncram:altsyncram_component" File: C:/quartus_projects/cpu/ram1port.v Line: 86
Info (12130): Elaborated megafunction instantiation "ram1port:inst11|altsyncram:altsyncram_component" File: C:/quartus_projects/cpu/ram1port.v Line: 86
Info (12133): Instantiated megafunction "ram1port:inst11|altsyncram:altsyncram_component" with the following parameter: File: C:/quartus_projects/cpu/ram1port.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "36000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u3s1.tdf
    Info (12023): Found entity 1: altsyncram_u3s1 File: C:/quartus_projects/cpu/db/altsyncram_u3s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u3s1" for hierarchy "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mii2.tdf
    Info (12023): Found entity 1: altsyncram_mii2 File: C:/quartus_projects/cpu/db/altsyncram_mii2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_mii2" for hierarchy "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1" File: C:/quartus_projects/cpu/db/altsyncram_u3s1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ala.tdf
    Info (12023): Found entity 1: decode_ala File: C:/quartus_projects/cpu/db/decode_ala.tdf Line: 23
Info (12128): Elaborating entity "decode_ala" for hierarchy "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|decode_ala:decode4" File: C:/quartus_projects/cpu/db/altsyncram_mii2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_31a.tdf
    Info (12023): Found entity 1: decode_31a File: C:/quartus_projects/cpu/db/decode_31a.tdf Line: 23
Info (12128): Elaborating entity "decode_31a" for hierarchy "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|decode_31a:rden_decode_a" File: C:/quartus_projects/cpu/db/altsyncram_mii2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf
    Info (12023): Found entity 1: mux_9hb File: C:/quartus_projects/cpu/db/mux_9hb.tdf Line: 23
Info (12128): Elaborating entity "mux_9hb" for hierarchy "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|mux_9hb:mux6" File: C:/quartus_projects/cpu/db/altsyncram_mii2.tdf Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/quartus_projects/cpu/db/altsyncram_u3s1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/quartus_projects/cpu/db/altsyncram_u3s1.tdf Line: 38
Info (12133): Instantiated megafunction "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/quartus_projects/cpu/db/altsyncram_u3s1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987520"
    Info (12134): Parameter "NUMWORDS" = "36000"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "CU" for hierarchy "CU:inst1"
Info (12128): Elaborating entity "rom" for hierarchy "rom:inst6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:inst6|altsyncram:altsyncram_component" File: C:/quartus_projects/cpu/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom:inst6|altsyncram:altsyncram_component" File: C:/quartus_projects/cpu/rom.v Line: 82
Info (12133): Instantiated megafunction "rom:inst6|altsyncram:altsyncram_component" with the following parameter: File: C:/quartus_projects/cpu/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "36000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3vh1.tdf
    Info (12023): Found entity 1: altsyncram_3vh1 File: C:/quartus_projects/cpu/db/altsyncram_3vh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3vh1" for hierarchy "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pkj2.tdf
    Info (12023): Found entity 1: altsyncram_pkj2 File: C:/quartus_projects/cpu/db/altsyncram_pkj2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_pkj2" for hierarchy "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1" File: C:/quartus_projects/cpu/db/altsyncram_3vh1.tdf Line: 35
Critical Warning (127004): Memory depth (36000) in the design file differs from memory depth (65546) in the Memory Initialization File "C:/quartus_projects/cpu/rom.mif" -- truncated remaining initial content value to fit RAM File: C:/quartus_projects/cpu/rom.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: C:/quartus_projects/cpu/db/mux_7hb.tdf Line: 23
Info (12128): Elaborating entity "mux_7hb" for hierarchy "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|mux_7hb:mux6" File: C:/quartus_projects/cpu/db/altsyncram_pkj2.tdf Line: 52
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/quartus_projects/cpu/db/altsyncram_3vh1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/quartus_projects/cpu/db/altsyncram_3vh1.tdf Line: 36
Info (12133): Instantiated megafunction "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/quartus_projects/cpu/db/altsyncram_3vh1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1919905024"
    Info (12134): Parameter "NUMWORDS" = "36000"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "clk" for hierarchy "clk:inst5"
Info (12128): Elaborating entity "clk_0002" for hierarchy "clk:inst5|clk_0002:clk_inst" File: C:/quartus_projects/cpu/clk.v Line: 21
Info (12128): Elaborating entity "altera_pll" for hierarchy "clk:inst5|clk_0002:clk_inst|altera_pll:altera_pll_i" File: C:/quartus_projects/cpu/clk/clk_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clk:inst5|clk_0002:clk_inst|altera_pll:altera_pll_i" File: C:/quartus_projects/cpu/clk/clk_0002.v Line: 88
Info (12133): Instantiated megafunction "clk:inst5|clk_0002:clk_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/quartus_projects/cpu/clk/clk_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "0.800000 MHz"
    Info (12134): Parameter "phase_shift0" = "625000 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.600000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst3"
Info (12128): Elaborating entity "BC" for hierarchy "BC:inst2"
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:inst"
Info (12128): Elaborating entity "RegFile_16" for hierarchy "datapath:inst|RegFile_16:rf4" File: C:/quartus_projects/cpu/datapath.v Line: 21
Info (12128): Elaborating entity "decoder4" for hierarchy "datapath:inst|RegFile_16:rf4|decoder4:decode" File: C:/quartus_projects/cpu/RegFile_16.v Line: 4
Info (12128): Elaborating entity "S16" for hierarchy "datapath:inst|RegFile_16:rf4|S16:S161" File: C:/quartus_projects/cpu/RegFile_16.v Line: 5
Info (12128): Elaborating entity "multiplexor16_16" for hierarchy "datapath:inst|RegFile_16:rf4|multiplexor16_16:am4" File: C:/quartus_projects/cpu/RegFile_16.v Line: 21
Info (12128): Elaborating entity "multiplexor2_16" for hierarchy "datapath:inst|multiplexor2_16:m241" File: C:/quartus_projects/cpu/datapath.v Line: 25
Info (12128): Elaborating entity "ALUSHIFTER_16" for hierarchy "datapath:inst|ALUSHIFTER_16:fu" File: C:/quartus_projects/cpu/datapath.v Line: 27
Info (12128): Elaborating entity "ALU_16" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16" File: C:/quartus_projects/cpu/ALUSHIFTER_16.v Line: 4
Info (12128): Elaborating entity "AU16" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4" File: C:/quartus_projects/cpu/ALU_16.v Line: 5
Warning (10230): Verilog HDL assignment warning at AU16.v(6): truncated value with size 17 to match size of target (16) File: C:/quartus_projects/cpu/AU16.v Line: 6
Info (12128): Elaborating entity "A16" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a" File: C:/quartus_projects/cpu/AU16.v Line: 11
Info (12128): Elaborating entity "ha" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|ha:HA1" File: C:/quartus_projects/cpu/A16.v Line: 3
Info (12128): Elaborating entity "fa" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|AU16:a4|A16:a|fa:FA1" File: C:/quartus_projects/cpu/A16.v Line: 4
Info (12128): Elaborating entity "LU16" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|LU16:l4" File: C:/quartus_projects/cpu/ALU_16.v Line: 6
Info (12128): Elaborating entity "and_16" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|LU16:l4|and_16:a4" File: C:/quartus_projects/cpu/LU16.v Line: 6
Info (12128): Elaborating entity "or_16" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|LU16:l4|or_16:o4" File: C:/quartus_projects/cpu/LU16.v Line: 7
Info (12128): Elaborating entity "xor_16" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|LU16:l4|xor_16:x4" File: C:/quartus_projects/cpu/LU16.v Line: 8
Info (12128): Elaborating entity "not_16" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|LU16:l4|not_16:n4" File: C:/quartus_projects/cpu/LU16.v Line: 9
Info (12128): Elaborating entity "multiplexor4_16" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|ALU_16:al16|LU16:l4|multiplexor4_16:mu4" File: C:/quartus_projects/cpu/LU16.v Line: 10
Info (12128): Elaborating entity "RO_SH_16" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|RO_SH_16:rosh16" File: C:/quartus_projects/cpu/ALUSHIFTER_16.v Line: 5
Info (12128): Elaborating entity "multiplexor2_14" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|RO_SH_16:rosh16|multiplexor2_14:m21" File: C:/quartus_projects/cpu/RO_SH_16.v Line: 2
Info (12128): Elaborating entity "multiplexor4_1" for hierarchy "datapath:inst|ALUSHIFTER_16:fu|RO_SH_16:rosh16|multiplexor4_1:m41" File: C:/quartus_projects/cpu/RO_SH_16.v Line: 3
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.07.28.17:55:44 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/quartus_projects/cpu/db/ip/sldd144d38a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/quartus_projects/cpu/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/quartus_projects/cpu/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/quartus_projects/cpu/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/quartus_projects/cpu/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 130
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/quartus_projects/cpu/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/quartus_projects/cpu/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 16 assignments for entity "clk2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk2 -sip clk2.sip -library lib_clk2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity clk2 -sip clk2.sip -library lib_clk2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk2 -sip clk2.sip -library lib_clk2 was ignored
Warning (20013): Ignored 317 assignments for entity "clk2_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/quartus_projects/cpu/output_files/proc.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance clk:inst5|clk_0002:clk_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance clk:inst5|clk_0002:clk_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 1400 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 1136 logic cells
    Info (21064): Implemented 240 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 986 megabytes
    Info: Processing ended: Thu Jul 28 16:56:48 2016
    Info: Elapsed time: 00:02:29
    Info: Total CPU time (on all processors): 00:02:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/quartus_projects/cpu/output_files/proc.map.smsg.


