INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2cache_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/amo_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module amo_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aquila_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/atomic_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atomic_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coherence_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/device_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distri_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distri_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/mig_7series_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
