// Seed: 698034447
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    input logic id_4
    , id_8,
    output logic id_5,
    input id_6,
    input tri1 id_7
);
  assign id_5 = id_7[1];
  logic id_9;
  logic id_10 = (1);
endmodule
