/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.18
Hash     : 4dceb7b
Date     : Jul  1 2024
Type     : Engineering
Log Time   : Mon Jul  8 10:50:09 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 6
# Timing Graph Levels: 10

#Path 1
Startpoint: $iopadmap$cycles[4].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[4].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock p.clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
p.clk.inpad[0] (.input)                                           0.000     0.000
$iopadmap$cycles[4].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[4].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[4].outpad[0] (.output)                       2.870     3.918
data arrival time                                                           3.918

clock p.clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -3.918
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.518


#Path 2
Startpoint: $iopadmap$cycles[7].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[7].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock p.clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
p.clk.inpad[0] (.input)                                           0.000     0.000
$iopadmap$cycles[7].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[7].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[7].outpad[0] (.output)                       2.809     3.857
data arrival time                                                           3.857

clock p.clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -3.857
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.457


#Path 3
Startpoint: $iopadmap$cycles[3].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[3].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock p.clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
p.clk.inpad[0] (.input)                                           0.000     0.000
$iopadmap$cycles[3].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[3].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[3].outpad[0] (.output)                       2.806     3.854
data arrival time                                                           3.854

clock p.clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -3.854
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.454


#Path 4
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[31].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[31].R[0] (dffre)                                                                                                                                                                                                                               1.744     4.761
data arrival time                                                                                                                                                                                                                                                         4.761

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[31].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.761
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.398


#Path 5
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[23].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[23].R[0] (dffre)                                                                                                                                                                                                                               1.744     4.761
data arrival time                                                                                                                                                                                                                                                         4.761

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[23].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.761
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.398


#Path 6
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[22].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[22].R[0] (dffre)                                                                                                                                                                                                                               1.744     4.761
data arrival time                                                                                                                                                                                                                                                         4.761

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[22].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.761
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.398


#Path 7
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[21].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[21].R[0] (dffre)                                                                                                                                                                                                                               1.744     4.761
data arrival time                                                                                                                                                                                                                                                         4.761

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[21].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.761
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.398


#Path 8
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[24].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[24].R[0] (dffre)                                                                                                                                                                                                                               1.744     4.761
data arrival time                                                                                                                                                                                                                                                         4.761

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[24].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.761
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.398


#Path 9
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[25].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[25].R[0] (dffre)                                                                                                                                                                                                                               1.744     4.761
data arrival time                                                                                                                                                                                                                                                         4.761

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[25].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.761
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.398


#Path 10
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[26].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[26].R[0] (dffre)                                                                                                                                                                                                                               1.744     4.761
data arrival time                                                                                                                                                                                                                                                         4.761

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[26].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.761
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.398


#Path 11
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[27].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[27].R[0] (dffre)                                                                                                                                                                                                                               1.744     4.761
data arrival time                                                                                                                                                                                                                                                         4.761

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[27].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.761
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.398


#Path 12
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[28].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[28].R[0] (dffre)                                                                                                                                                                                                                               1.744     4.761
data arrival time                                                                                                                                                                                                                                                         4.761

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[28].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.761
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.398


#Path 13
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[29].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[29].R[0] (dffre)                                                                                                                                                                                                                               1.744     4.761
data arrival time                                                                                                                                                                                                                                                         4.761

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[29].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.761
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.398


#Path 14
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[30].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[30].R[0] (dffre)                                                                                                                                                                                                                               1.744     4.761
data arrival time                                                                                                                                                                                                                                                         4.761

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[30].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.761
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.398


#Path 15
Startpoint: $iopadmap$cycles[6].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[6].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock p.clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
p.clk.inpad[0] (.input)                                           0.000     0.000
$iopadmap$cycles[6].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[6].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[6].outpad[0] (.output)                       2.748     3.796
data arrival time                                                           3.796

clock p.clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -3.796
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.396


#Path 16
Startpoint: $iopadmap$cycles[5].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[5].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock p.clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
p.clk.inpad[0] (.input)                                           0.000     0.000
$iopadmap$cycles[5].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[5].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[5].outpad[0] (.output)                       2.748     3.796
data arrival time                                                           3.796

clock p.clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -3.796
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.396


#Path 17
Startpoint: $iopadmap$cycles[10].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[10].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[10].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[10].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[10].outpad[0] (.output)                       2.690     3.738
data arrival time                                                            3.738

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -3.738
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.338


#Path 18
Startpoint: $iopadmap$cycles[8].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[8].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock p.clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
p.clk.inpad[0] (.input)                                           0.000     0.000
$iopadmap$cycles[8].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[8].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[8].outpad[0] (.output)                       2.632     3.680
data arrival time                                                           3.680

clock p.clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -3.680
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.280


#Path 19
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[1].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock p.clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
p.clk.inpad[0] (.input)                                           0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[1].outpad[0] (.output)                       2.632     3.680
data arrival time                                                           3.680

clock p.clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -3.680
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.280


#Path 20
Startpoint: $iopadmap$cycles[0].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[0].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock p.clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
p.clk.inpad[0] (.input)                                           0.000     0.000
$iopadmap$cycles[0].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[0].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[0].outpad[0] (.output)                       2.629     3.677
data arrival time                                                           3.677

clock p.clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -3.677
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.277


#Path 21
Startpoint: $iopadmap$cycles[2].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[2].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock p.clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
p.clk.inpad[0] (.input)                                           0.000     0.000
$iopadmap$cycles[2].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[2].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[2].outpad[0] (.output)                       2.568     3.616
data arrival time                                                           3.616

clock p.clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -3.616
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.216


#Path 22
Startpoint: $iopadmap$cycles[11].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[11].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[11].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[11].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[11].outpad[0] (.output)                       2.510     3.559
data arrival time                                                            3.559

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -3.559
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.159


#Path 23
Startpoint: $iopadmap$cycles[9].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[9].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock p.clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
p.clk.inpad[0] (.input)                                           0.000     0.000
$iopadmap$cycles[9].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[9].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[9].outpad[0] (.output)                       2.507     3.555
data arrival time                                                           3.555

clock p.clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock uncertainty                                                 0.000     2.500
output external delay                                            -0.100     2.400
data required time                                                          2.400
---------------------------------------------------------------------------------
data required time                                                          2.400
data arrival time                                                          -3.555
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.155


#Path 24
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[19].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[19].R[0] (dffre)                                                                                                                                                                                                                               1.445     4.462
data arrival time                                                                                                                                                                                                                                                         4.462

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[19].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.462
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.099


#Path 25
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[18].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[18].R[0] (dffre)                                                                                                                                                                                                                               1.445     4.462
data arrival time                                                                                                                                                                                                                                                         4.462

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[18].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.462
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.099


#Path 26
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[17].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[17].R[0] (dffre)                                                                                                                                                                                                                               1.445     4.462
data arrival time                                                                                                                                                                                                                                                         4.462

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[17].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.462
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.099


#Path 27
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[16].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[16].R[0] (dffre)                                                                                                                                                                                                                               1.445     4.462
data arrival time                                                                                                                                                                                                                                                         4.462

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[16].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.462
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.099


#Path 28
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[15].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[15].R[0] (dffre)                                                                                                                                                                                                                               1.445     4.462
data arrival time                                                                                                                                                                                                                                                         4.462

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[15].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.462
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.099


#Path 29
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[14].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[14].R[0] (dffre)                                                                                                                                                                                                                               1.445     4.462
data arrival time                                                                                                                                                                                                                                                         4.462

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[14].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.462
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.099


#Path 30
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[13].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[13].R[0] (dffre)                                                                                                                                                                                                                               1.445     4.462
data arrival time                                                                                                                                                                                                                                                         4.462

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[13].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.462
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.099


#Path 31
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[12].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[12].R[0] (dffre)                                                                                                                                                                                                                               1.445     4.462
data arrival time                                                                                                                                                                                                                                                         4.462

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[12].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -4.462
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -1.099


#Path 32
Startpoint: $iopadmap$cycles[20].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[20].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[20].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[20].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[20].outpad[0] (.output)                       2.449     3.498
data arrival time                                                            3.498

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -3.498
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.098


#Path 33
Startpoint: $iopadmap$cycles[14].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[17].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[14].C[0] (dffre)                                0.894     0.894
$iopadmap$cycles[14].Q[0] (dffre) [clock-to-output]              0.154     1.048
$abc$247253$new_new_n89__.in[1] (.names)                         1.442     2.490
$abc$247253$new_new_n89__.out[0] (.names)                        0.148     2.638
$abc$244720$li17_li17.in[1] (.names)                             1.381     4.019
$abc$244720$li17_li17.out[0] (.names)                            0.025     4.044
$iopadmap$cycles[17].D[0] (dffre)                                0.000     4.044
data arrival time                                                          4.044

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[17].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -4.044
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.681


#Path 34
Startpoint: $iopadmap$cycles[14].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[16].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[14].C[0] (dffre)                                0.894     0.894
$iopadmap$cycles[14].Q[0] (dffre) [clock-to-output]              0.154     1.048
$abc$247253$new_new_n89__.in[1] (.names)                         1.442     2.490
$abc$247253$new_new_n89__.out[0] (.names)                        0.148     2.638
$abc$244720$li16_li16.in[1] (.names)                             1.381     4.019
$abc$244720$li16_li16.out[0] (.names)                            0.025     4.044
$iopadmap$cycles[16].D[0] (dffre)                                0.000     4.044
data arrival time                                                          4.044

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[16].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -4.044
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.681


#Path 35
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[30].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$247253$new_new_n71__.in[2] (.names)                         1.204     3.008
$abc$247253$new_new_n71__.out[0] (.names)                        0.103     3.110
$abc$244720$li30_li30.in[2] (.names)                             0.485     3.595
$abc$244720$li30_li30.out[0] (.names)                            0.218     3.813
$iopadmap$cycles[30].D[0] (dffre)                                0.000     3.813
data arrival time                                                          3.813

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[30].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.813
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.450


#Path 36
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[29].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$247253$new_new_n71__.in[2] (.names)                         1.204     3.008
$abc$247253$new_new_n71__.out[0] (.names)                        0.103     3.110
$abc$244720$li29_li29.in[2] (.names)                             0.485     3.595
$abc$244720$li29_li29.out[0] (.names)                            0.218     3.813
$iopadmap$cycles[29].D[0] (dffre)                                0.000     3.813
data arrival time                                                          3.813

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[29].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.813
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.450


#Path 37
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[28].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$247253$new_new_n71__.in[2] (.names)                         1.204     3.008
$abc$247253$new_new_n71__.out[0] (.names)                        0.103     3.110
$abc$244720$li28_li28.in[2] (.names)                             0.485     3.595
$abc$244720$li28_li28.out[0] (.names)                            0.197     3.792
$iopadmap$cycles[28].D[0] (dffre)                                0.000     3.792
data arrival time                                                          3.792

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[28].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.429


#Path 38
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[26].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$247253$new_new_n71__.in[2] (.names)                         1.204     3.008
$abc$247253$new_new_n71__.out[0] (.names)                        0.103     3.110
$abc$244720$li26_li26.in[2] (.names)                             0.485     3.595
$abc$244720$li26_li26.out[0] (.names)                            0.197     3.792
$iopadmap$cycles[26].D[0] (dffre)                                0.000     3.792
data arrival time                                                          3.792

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[26].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.429


#Path 39
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[27].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$247253$new_new_n71__.in[2] (.names)                         1.204     3.008
$abc$247253$new_new_n71__.out[0] (.names)                        0.103     3.110
$abc$244720$li27_li27.in[2] (.names)                             0.485     3.595
$abc$244720$li27_li27.out[0] (.names)                            0.197     3.792
$iopadmap$cycles[27].D[0] (dffre)                                0.000     3.792
data arrival time                                                          3.792

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[27].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.429


#Path 40
Startpoint: $iopadmap$cycles[12].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[12].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[12].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[12].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[12].outpad[0] (.output)                       1.733     2.781
data arrival time                                                            2.781

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.781
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.381


#Path 41
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[22].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$247253$new_new_n71__.in[2] (.names)                         1.204     3.008
$abc$247253$new_new_n71__.out[0] (.names)                        0.103     3.110
$abc$244720$li22_li22.in[1] (.names)                             0.485     3.595
$abc$244720$li22_li22.out[0] (.names)                            0.148     3.743
$iopadmap$cycles[22].D[0] (dffre)                                0.000     3.743
data arrival time                                                          3.743

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[22].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.380


#Path 42
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[24].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$247253$new_new_n71__.in[2] (.names)                         1.204     3.008
$abc$247253$new_new_n71__.out[0] (.names)                        0.103     3.110
$abc$244720$li24_li24.in[1] (.names)                             0.485     3.595
$abc$244720$li24_li24.out[0] (.names)                            0.148     3.743
$iopadmap$cycles[24].D[0] (dffre)                                0.000     3.743
data arrival time                                                          3.743

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[24].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.380


#Path 43
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[21].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$247253$new_new_n71__.in[2] (.names)                         1.204     3.008
$abc$247253$new_new_n71__.out[0] (.names)                        0.103     3.110
$abc$244720$li21_li21.in[0] (.names)                             0.485     3.595
$abc$244720$li21_li21.out[0] (.names)                            0.136     3.730
$iopadmap$cycles[21].D[0] (dffre)                                0.000     3.730
data arrival time                                                          3.730

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[21].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.730
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.367


#Path 44
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[23].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$247253$new_new_n71__.in[2] (.names)                         1.204     3.008
$abc$247253$new_new_n71__.out[0] (.names)                        0.103     3.110
$abc$244720$li23_li23.in[1] (.names)                             0.485     3.595
$abc$244720$li23_li23.out[0] (.names)                            0.136     3.730
$iopadmap$cycles[23].D[0] (dffre)                                0.000     3.730
data arrival time                                                          3.730

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[23].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.730
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.367


#Path 45
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[25].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$247253$new_new_n71__.in[2] (.names)                         1.204     3.008
$abc$247253$new_new_n71__.out[0] (.names)                        0.103     3.110
$abc$244720$li25_li25.in[1] (.names)                             0.485     3.595
$abc$244720$li25_li25.out[0] (.names)                            0.090     3.685
$iopadmap$cycles[25].D[0] (dffre)                                0.000     3.685
data arrival time                                                          3.685

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[25].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.685
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.322


#Path 46
Startpoint: $iopadmap$cycles[14].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[14].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[14].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[14].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[14].outpad[0] (.output)                       1.614     2.662
data arrival time                                                            2.662

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.662
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.262


#Path 47
Startpoint: $iopadmap$cycles[13].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[13].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[13].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[13].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[13].outpad[0] (.output)                       1.611     2.659
data arrival time                                                            2.659

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.659
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.259


#Path 48
Startpoint: $iopadmap$cycles[16].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[16].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[16].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[16].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[16].outpad[0] (.output)                       1.611     2.659
data arrival time                                                            2.659

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.659
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.259


#Path 49
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[31].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$247253$new_new_n71__.in[2] (.names)                         1.204     3.008
$abc$247253$new_new_n71__.out[0] (.names)                        0.103     3.110
$abc$244720$li31_li31.in[2] (.names)                             0.485     3.595
$abc$244720$li31_li31.out[0] (.names)                            0.025     3.620
$iopadmap$cycles[31].D[0] (dffre)                                0.000     3.620
data arrival time                                                          3.620

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[31].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.620
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.257


#Path 50
Startpoint: $iopadmap$cycles[17].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[17].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[17].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[17].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[17].outpad[0] (.output)                       1.553     2.601
data arrival time                                                            2.601

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.601
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.201


#Path 51
Startpoint: $iopadmap$cycles[15].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[15].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[15].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[15].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[15].outpad[0] (.output)                       1.550     2.598
data arrival time                                                            2.598

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.598
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.198


#Path 52
Startpoint: $iopadmap$cycles[18].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[18].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[18].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[18].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[18].outpad[0] (.output)                       1.550     2.598
data arrival time                                                            2.598

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.598
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.198


#Path 53
Startpoint: $iopadmap$cycles[19].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[19].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[19].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[19].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[19].outpad[0] (.output)                       1.492     2.540
data arrival time                                                            2.540

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.540
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.140


#Path 54
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[6].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[6].R[0] (dffre)                                                                                                                                                                                                                                0.485     3.502
data arrival time                                                                                                                                                                                                                                                         3.502

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[6].C[0] (dffre)                                                                                                                                                                                                                                0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.502
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -0.139


#Path 55
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[4].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[4].R[0] (dffre)                                                                                                                                                                                                                                0.485     3.502
data arrival time                                                                                                                                                                                                                                                         3.502

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[4].C[0] (dffre)                                                                                                                                                                                                                                0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.502
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -0.139


#Path 56
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[3].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[3].R[0] (dffre)                                                                                                                                                                                                                                0.485     3.502
data arrival time                                                                                                                                                                                                                                                         3.502

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[3].C[0] (dffre)                                                                                                                                                                                                                                0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.502
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -0.139


#Path 57
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[20].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[20].R[0] (dffre)                                                                                                                                                                                                                               0.485     3.502
data arrival time                                                                                                                                                                                                                                                         3.502

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[20].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.502
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -0.139


#Path 58
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[7].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[7].R[0] (dffre)                                                                                                                                                                                                                                0.485     3.502
data arrival time                                                                                                                                                                                                                                                         3.502

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[7].C[0] (dffre)                                                                                                                                                                                                                                0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.502
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -0.139


#Path 59
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[8].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[8].R[0] (dffre)                                                                                                                                                                                                                                0.485     3.502
data arrival time                                                                                                                                                                                                                                                         3.502

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[8].C[0] (dffre)                                                                                                                                                                                                                                0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.502
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -0.139


#Path 60
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[9].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[9].R[0] (dffre)                                                                                                                                                                                                                                0.485     3.502
data arrival time                                                                                                                                                                                                                                                         3.502

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[9].C[0] (dffre)                                                                                                                                                                                                                                0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.502
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -0.139


#Path 61
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[10].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[10].R[0] (dffre)                                                                                                                                                                                                                               0.485     3.502
data arrival time                                                                                                                                                                                                                                                         3.502

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[10].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.502
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -0.139


#Path 62
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[11].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[11].R[0] (dffre)                                                                                                                                                                                                                               0.485     3.502
data arrival time                                                                                                                                                                                                                                                         3.502

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[11].C[0] (dffre)                                                                                                                                                                                                                               0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.502
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                         -0.139


#Path 63
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[12].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$244720$li12_li12.in[2] (.names)                             1.204     3.008
$abc$244720$li12_li12.out[0] (.names)                            0.148     3.155
$iopadmap$cycles[12].D[0] (dffre)                                0.282     3.437
data arrival time                                                          3.437

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[12].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.075


#Path 64
Startpoint: $iopadmap$cycles[22].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[22].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[22].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[22].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[22].outpad[0] (.output)                       1.373     2.421
data arrival time                                                            2.421

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.421
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.021


#Path 65
Startpoint: $iopadmap$cycles[29].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[29].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[29].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[29].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[29].outpad[0] (.output)                       1.315     2.363
data arrival time                                                            2.363

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.363
----------------------------------------------------------------------------------
slack (MET)                                                                  0.037


#Path 66
Startpoint: $iopadmap$cycles[23].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[23].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[23].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[23].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[23].outpad[0] (.output)                       1.312     2.360
data arrival time                                                            2.360

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.360
----------------------------------------------------------------------------------
slack (MET)                                                                  0.040


#Path 67
Startpoint: $iopadmap$cycles[21].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[21].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[21].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[21].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[21].outpad[0] (.output)                       1.309     2.357
data arrival time                                                            2.357

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.357
----------------------------------------------------------------------------------
slack (MET)                                                                  0.043


#Path 68
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[1].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[1].R[0] (dffre)                                                                                                                                                                                                                                0.247     3.264
data arrival time                                                                                                                                                                                                                                                         3.264

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[1].C[0] (dffre)                                                                                                                                                                                                                                0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.264
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               0.099


#Path 69
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[0].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[0].R[0] (dffre)                                                                                                                                                                                                                                0.247     3.264
data arrival time                                                                                                                                                                                                                                                         3.264

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[0].C[0] (dffre)                                                                                                                                                                                                                                0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.264
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               0.099


#Path 70
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[2].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[2].R[0] (dffre)                                                                                                                                                                                                                                0.247     3.264
data arrival time                                                                                                                                                                                                                                                         3.264

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[2].C[0] (dffre)                                                                                                                                                                                                                                0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.264
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               0.099


#Path 71
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : $iopadmap$cycles[5].R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
$iopadmap$cycles[5].R[0] (dffre)                                                                                                                                                                                                                                0.247     3.264
data arrival time                                                                                                                                                                                                                                                         3.264

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
$iopadmap$cycles[5].C[0] (dffre)                                                                                                                                                                                                                                0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.264
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               0.099


#Path 72
Startpoint: $iopadmap$rst.inpad[0] (.input clocked by p.clk)
Endpoint  : working.R[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock p.clk (rise edge)                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                                                            0.100     0.100
$iopadmap$rst.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.100
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names)                        2.818     2.918
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names)                       0.099     3.017
working.R[0] (dffre)                                                                                                                                                                                                                                            0.247     3.264
data arrival time                                                                                                                                                                                                                                                         3.264

clock p.clk (rise edge)                                                                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                                                            0.000     2.500
p.clk.inpad[0] (.input)                                                                                                                                                                                                                                         0.000     2.500
working.C[0] (dffre)                                                                                                                                                                                                                                            0.894     3.394
clock uncertainty                                                                                                                                                                                                                                               0.000     3.394
cell setup time                                                                                                                                                                                                                                                -0.032     3.363
data required time                                                                                                                                                                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                        3.363
data arrival time                                                                                                                                                                                                                                                        -3.264
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                               0.099


#Path 73
Startpoint: $iopadmap$cycles[24].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[24].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[24].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[24].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[24].outpad[0] (.output)                       1.193     2.242
data arrival time                                                            2.242

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.242
----------------------------------------------------------------------------------
slack (MET)                                                                  0.158


#Path 74
Startpoint: $iopadmap$cycles[26].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[26].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[26].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[26].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[26].outpad[0] (.output)                       1.193     2.242
data arrival time                                                            2.242

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.242
----------------------------------------------------------------------------------
slack (MET)                                                                  0.158


#Path 75
Startpoint: $iopadmap$cycles[28].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[28].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[28].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[28].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[28].outpad[0] (.output)                       1.193     2.242
data arrival time                                                            2.242

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.242
----------------------------------------------------------------------------------
slack (MET)                                                                  0.158


#Path 76
Startpoint: $iopadmap$cycles[30].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[30].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[30].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[30].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[30].outpad[0] (.output)                       1.193     2.242
data arrival time                                                            2.242

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.242
----------------------------------------------------------------------------------
slack (MET)                                                                  0.158


#Path 77
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[19].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$244720$li19_li19.in[3] (.names)                             1.204     3.008
$abc$244720$li19_li19.out[0] (.names)                            0.148     3.155
$iopadmap$cycles[19].D[0] (dffre)                                0.000     3.155
data arrival time                                                          3.155

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[19].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.155
--------------------------------------------------------------------------------
slack (MET)                                                                0.207


#Path 78
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[18].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$244720$li18_li18.in[3] (.names)                             1.204     3.008
$abc$244720$li18_li18.out[0] (.names)                            0.148     3.155
$iopadmap$cycles[18].D[0] (dffre)                                0.000     3.155
data arrival time                                                          3.155

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[18].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.155
--------------------------------------------------------------------------------
slack (MET)                                                                0.207


#Path 79
Startpoint: $iopadmap$cycles[25].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[25].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[25].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[25].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[25].outpad[0] (.output)                       1.132     2.181
data arrival time                                                            2.181

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.181
----------------------------------------------------------------------------------
slack (MET)                                                                  0.219


#Path 80
Startpoint: $iopadmap$cycles[27].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[27].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[27].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[27].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[27].outpad[0] (.output)                       1.132     2.181
data arrival time                                                            2.181

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.181
----------------------------------------------------------------------------------
slack (MET)                                                                  0.219


#Path 81
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[14].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$244720$li14_li14.in[2] (.names)                             1.204     3.008
$abc$244720$li14_li14.out[0] (.names)                            0.099     3.107
$iopadmap$cycles[14].D[0] (dffre)                                0.000     3.107
data arrival time                                                          3.107

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[14].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.107
--------------------------------------------------------------------------------
slack (MET)                                                                0.256


#Path 82
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[13].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$244720$li13_li13.in[2] (.names)                             1.204     3.008
$abc$244720$li13_li13.out[0] (.names)                            0.099     3.107
$iopadmap$cycles[13].D[0] (dffre)                                0.000     3.107
data arrival time                                                          3.107

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[13].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.107
--------------------------------------------------------------------------------
slack (MET)                                                                0.256


#Path 83
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[15].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$244720$li15_li15.in[2] (.names)                             1.201     3.005
$abc$244720$li15_li15.out[0] (.names)                            0.025     3.030
$iopadmap$cycles[15].D[0] (dffre)                                0.000     3.030
data arrival time                                                          3.030

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[15].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.030
--------------------------------------------------------------------------------
slack (MET)                                                                0.333


#Path 84
Startpoint: $iopadmap$cycles[31].Q[0] (dffre clocked by p.clk)
Endpoint  : out:$iopadmap$cycles[31].outpad[0] (.output clocked by p.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock p.clk (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
p.clk.inpad[0] (.input)                                            0.000     0.000
$iopadmap$cycles[31].C[0] (dffre)                                  0.894     0.894
$iopadmap$cycles[31].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:$iopadmap$cycles[31].outpad[0] (.output)                       1.016     2.065
data arrival time                                                            2.065

clock p.clk (rise edge)                                            2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                  0.000     2.500
output external delay                                             -0.100     2.400
data required time                                                           2.400
----------------------------------------------------------------------------------
data required time                                                           2.400
data arrival time                                                           -2.065
----------------------------------------------------------------------------------
slack (MET)                                                                  0.335


#Path 85
Startpoint: working.Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[26].E[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.894     0.894
working.Q[0] (dffre) [clock-to-output]                           0.154     1.048
$iopadmap$cycles[26].E[0] (dffre)                                1.805     2.853
data arrival time                                                          2.853

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[26].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.853
--------------------------------------------------------------------------------
slack (MET)                                                                0.510


#Path 86
Startpoint: working.Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[31].E[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.894     0.894
working.Q[0] (dffre) [clock-to-output]                           0.154     1.048
$iopadmap$cycles[31].E[0] (dffre)                                1.805     2.853
data arrival time                                                          2.853

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[31].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.853
--------------------------------------------------------------------------------
slack (MET)                                                                0.510


#Path 87
Startpoint: working.Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[30].E[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.894     0.894
working.Q[0] (dffre) [clock-to-output]                           0.154     1.048
$iopadmap$cycles[30].E[0] (dffre)                                1.805     2.853
data arrival time                                                          2.853

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[30].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.853
--------------------------------------------------------------------------------
slack (MET)                                                                0.510


#Path 88
Startpoint: working.Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[29].E[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.894     0.894
working.Q[0] (dffre) [clock-to-output]                           0.154     1.048
$iopadmap$cycles[29].E[0] (dffre)                                1.805     2.853
data arrival time                                                          2.853

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[29].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.853
--------------------------------------------------------------------------------
slack (MET)                                                                0.510


#Path 89
Startpoint: working.Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[28].E[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.894     0.894
working.Q[0] (dffre) [clock-to-output]                           0.154     1.048
$iopadmap$cycles[28].E[0] (dffre)                                1.805     2.853
data arrival time                                                          2.853

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[28].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.853
--------------------------------------------------------------------------------
slack (MET)                                                                0.510


#Path 90
Startpoint: working.Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[27].E[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.894     0.894
working.Q[0] (dffre) [clock-to-output]                           0.154     1.048
$iopadmap$cycles[27].E[0] (dffre)                                1.805     2.853
data arrival time                                                          2.853

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[27].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.853
--------------------------------------------------------------------------------
slack (MET)                                                                0.510


#Path 91
Startpoint: working.Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[24].E[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.894     0.894
working.Q[0] (dffre) [clock-to-output]                           0.154     1.048
$iopadmap$cycles[24].E[0] (dffre)                                1.805     2.853
data arrival time                                                          2.853

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[24].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.853
--------------------------------------------------------------------------------
slack (MET)                                                                0.510


#Path 92
Startpoint: working.Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[23].E[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.894     0.894
working.Q[0] (dffre) [clock-to-output]                           0.154     1.048
$iopadmap$cycles[23].E[0] (dffre)                                1.805     2.853
data arrival time                                                          2.853

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[23].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.853
--------------------------------------------------------------------------------
slack (MET)                                                                0.510


#Path 93
Startpoint: working.Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[22].E[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.894     0.894
working.Q[0] (dffre) [clock-to-output]                           0.154     1.048
$iopadmap$cycles[22].E[0] (dffre)                                1.805     2.853
data arrival time                                                          2.853

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[22].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.853
--------------------------------------------------------------------------------
slack (MET)                                                                0.510


#Path 94
Startpoint: working.Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[21].E[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.894     0.894
working.Q[0] (dffre) [clock-to-output]                           0.154     1.048
$iopadmap$cycles[21].E[0] (dffre)                                1.805     2.853
data arrival time                                                          2.853

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[21].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.853
--------------------------------------------------------------------------------
slack (MET)                                                                0.510


#Path 95
Startpoint: working.Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[25].E[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.894     0.894
working.Q[0] (dffre) [clock-to-output]                           0.154     1.048
$iopadmap$cycles[25].E[0] (dffre)                                1.805     2.853
data arrival time                                                          2.853

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[25].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.853
--------------------------------------------------------------------------------
slack (MET)                                                                0.510


#Path 96
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[10].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$244720$li10_li10.in[1] (.names)                             0.308     2.111
$abc$244720$li10_li10.out[0] (.names)                            0.090     2.202
$iopadmap$cycles[10].D[0] (dffre)                                0.584     2.785
data arrival time                                                          2.785

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[10].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.785
--------------------------------------------------------------------------------
slack (MET)                                                                0.577


#Path 97
Startpoint: $iopadmap$cycles[1].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[11].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[1].C[0] (dffre)                                 0.894     0.894
$iopadmap$cycles[1].Q[0] (dffre) [clock-to-output]               0.154     1.048
$abc$247253$new_new_n68__.in[3] (.names)                         0.603     1.652
$abc$247253$new_new_n68__.out[0] (.names)                        0.152     1.804
$abc$244720$li10_li10.in[1] (.names)                             0.308     2.111
$abc$244720$li10_li10.out[0] (.names)                            0.090     2.202
$abc$244720$li11_li11.in[2] (.names)                             0.366     2.567
$abc$244720$li11_li11.out[0] (.names)                            0.218     2.785
$iopadmap$cycles[11].D[0] (dffre)                                0.000     2.785
data arrival time                                                          2.785

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[11].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.785
--------------------------------------------------------------------------------
slack (MET)                                                                0.577


#Path 98
Startpoint: $iopadmap$cycles[17].Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[20].D[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
$iopadmap$cycles[17].C[0] (dffre)                                0.894     0.894
$iopadmap$cycles[17].Q[0] (dffre) [clock-to-output]              0.154     1.048
$abc$247253$new_new_n70__.in[0] (.names)                         0.308     1.356
$abc$247253$new_new_n70__.out[0] (.names)                        0.025     1.381
$abc$244720$li20_li20.in[1] (.names)                             1.265     2.646
$abc$244720$li20_li20.out[0] (.names)                            0.103     2.749
$iopadmap$cycles[20].D[0] (dffre)                                0.000     2.749
data arrival time                                                          2.749

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[20].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.749
--------------------------------------------------------------------------------
slack (MET)                                                                0.614


#Path 99
Startpoint: working.Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[12].E[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.894     0.894
working.Q[0] (dffre) [clock-to-output]                           0.154     1.048
$iopadmap$cycles[12].E[0] (dffre)                                1.564     2.612
data arrival time                                                          2.612

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[12].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.612
--------------------------------------------------------------------------------
slack (MET)                                                                0.751


#Path 100
Startpoint: working.Q[0] (dffre clocked by p.clk)
Endpoint  : $iopadmap$cycles[13].E[0] (dffre clocked by p.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock p.clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
p.clk.inpad[0] (.input)                                          0.000     0.000
working.C[0] (dffre)                                             0.894     0.894
working.Q[0] (dffre) [clock-to-output]                           0.154     1.048
$iopadmap$cycles[13].E[0] (dffre)                                1.564     2.612
data arrival time                                                          2.612

clock p.clk (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
p.clk.inpad[0] (.input)                                          0.000     2.500
$iopadmap$cycles[13].C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.612
--------------------------------------------------------------------------------
slack (MET)                                                                0.751


#End of timing report
