Analysis & Synthesis report for pip_top
Tue May 24 22:08:22 2016
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_baa1:auto_generated
 15. Source assignments for pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated
 16. Parameter Settings for User Entity Instance: pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "pipemem:mem_stage"
 26. Port Connectivity Checks: "pipepc:prog_cnt"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 24 22:08:22 2016      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; pip_top                                    ;
; Top-level Entity Name              ; pip_top                                    ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 6,081                                      ;
;     Total combinational functions  ; 4,859                                      ;
;     Dedicated logic registers      ; 1,507                                      ;
; Total registers                    ; 1507                                       ;
; Total pins                         ; 68                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 3,072                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; pip_top            ; pip_top            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; io_output_reg.v                  ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/io_output_reg.v                  ;         ;
; io_input_reg.v                   ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/io_input_reg.v                   ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/regfile.v                        ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/alu.v                            ;         ;
; sc_cu.v                          ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/sc_cu.v                          ;         ;
; mux4x32.v                        ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/mux4x32.v                        ;         ;
; mux2x32.v                        ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/mux2x32.v                        ;         ;
; mux2x5.v                         ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/mux2x5.v                         ;         ;
; led.v                            ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/led.v                            ;         ;
; pip_top.v                        ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/pip_top.v                        ;         ;
; pipepc.v                         ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/pipepc.v                         ;         ;
; pipeif.v                         ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/pipeif.v                         ;         ;
; pipeir.v                         ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/pipeir.v                         ;         ;
; pipeid.v                         ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/pipeid.v                         ;         ;
; pipedereg.v                      ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/pipedereg.v                      ;         ;
; pipeexe.v                        ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/pipeexe.v                        ;         ;
; pipeemreg.v                      ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/pipeemreg.v                      ;         ;
; pipemem.v                        ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/pipemem.v                        ;         ;
; pipemwreg.v                      ; yes             ; User Verilog HDL File                  ; E:/FPGA projects/pipelined_computer/pipemwreg.v                      ;         ;
; lpm_ram_dq_dram.v                ; yes             ; User Wizard-Generated File             ; E:/FPGA projects/pipelined_computer/lpm_ram_dq_dram.v                ;         ;
; lpm_rom_irom.v                   ; yes             ; User Wizard-Generated File             ; E:/FPGA projects/pipelined_computer/lpm_rom_irom.v                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_baa1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/FPGA projects/pipelined_computer/db/altsyncram_baa1.tdf           ;         ;
; add_instmem.mif                  ; yes             ; Auto-Found Memory Initialization File  ; E:/FPGA projects/pipelined_computer/add_instmem.mif                  ;         ;
; db/altsyncram_qmc1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/FPGA projects/pipelined_computer/db/altsyncram_qmc1.tdf           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_eem.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/FPGA projects/pipelined_computer/db/lpm_divide_eem.tdf            ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/FPGA projects/pipelined_computer/db/sign_div_unsign_olh.tdf       ;         ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/FPGA projects/pipelined_computer/db/alt_u_div_i2f.tdf             ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/FPGA projects/pipelined_computer/db/add_sub_lkc.tdf               ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/FPGA projects/pipelined_computer/db/add_sub_mkc.tdf               ;         ;
; db/lpm_divide_h6m.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/FPGA projects/pipelined_computer/db/lpm_divide_h6m.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 6,081 ;
;                                             ;       ;
; Total combinational functions               ; 4859  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2378  ;
;     -- 3 input functions                    ; 1115  ;
;     -- <=2 input functions                  ; 1366  ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 4020  ;
;     -- arithmetic mode                      ; 839   ;
;                                             ;       ;
; Total registers                             ; 1507  ;
;     -- Dedicated logic registers            ; 1507  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 68    ;
; Total memory bits                           ; 3072  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1571  ;
; Total fan-out                               ; 19989 ;
; Average fan-out                             ; 3.08  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; |pip_top                                     ; 4859 (0)          ; 1507 (0)     ; 3072        ; 0            ; 0       ; 0         ; 68   ; 0            ; |pip_top                                                                                                       ;              ;
;    |led:hex2|                                ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|led:hex2                                                                                              ;              ;
;    |led:hex3|                                ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|led:hex3                                                                                              ;              ;
;    |led:hex4|                                ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|led:hex4                                                                                              ;              ;
;    |led:hex5|                                ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|led:hex5                                                                                              ;              ;
;    |led:hex6|                                ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|led:hex6                                                                                              ;              ;
;    |led:hex7|                                ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|led:hex7                                                                                              ;              ;
;    |lpm_divide:Div0|                         ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Div0                                                                                       ;              ;
;       |lpm_divide_eem:auto_generated|        ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Div0|lpm_divide_eem:auto_generated                                                         ;              ;
;          |sign_div_unsign_olh:divider|       ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                             ;              ;
;             |alt_u_div_i2f:divider|          ; 368 (368)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider       ;              ;
;    |lpm_divide:Div1|                         ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Div1                                                                                       ;              ;
;       |lpm_divide_eem:auto_generated|        ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Div1|lpm_divide_eem:auto_generated                                                         ;              ;
;          |sign_div_unsign_olh:divider|       ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                             ;              ;
;             |alt_u_div_i2f:divider|          ; 368 (368)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider       ;              ;
;    |lpm_divide:Div2|                         ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Div2                                                                                       ;              ;
;       |lpm_divide_eem:auto_generated|        ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Div2|lpm_divide_eem:auto_generated                                                         ;              ;
;          |sign_div_unsign_olh:divider|       ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                             ;              ;
;             |alt_u_div_i2f:divider|          ; 368 (368)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider       ;              ;
;    |lpm_divide:Mod0|                         ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Mod0                                                                                       ;              ;
;       |lpm_divide_h6m:auto_generated|        ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Mod0|lpm_divide_h6m:auto_generated                                                         ;              ;
;          |sign_div_unsign_olh:divider|       ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Mod0|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider                             ;              ;
;             |alt_u_div_i2f:divider|          ; 371 (371)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Mod0|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider       ;              ;
;    |lpm_divide:Mod1|                         ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Mod1                                                                                       ;              ;
;       |lpm_divide_h6m:auto_generated|        ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Mod1|lpm_divide_h6m:auto_generated                                                         ;              ;
;          |sign_div_unsign_olh:divider|       ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider                             ;              ;
;             |alt_u_div_i2f:divider|          ; 371 (371)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider       ;              ;
;    |lpm_divide:Mod2|                         ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Mod2                                                                                       ;              ;
;       |lpm_divide_h6m:auto_generated|        ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Mod2|lpm_divide_h6m:auto_generated                                                         ;              ;
;          |sign_div_unsign_olh:divider|       ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Mod2|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider                             ;              ;
;             |alt_u_div_i2f:divider|          ; 371 (371)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|lpm_divide:Mod2|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider       ;              ;
;    |mux2x32:wb_stage|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|mux2x32:wb_stage                                                                                      ;              ;
;    |pipedereg:de_reg|                        ; 6 (6)             ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipedereg:de_reg                                                                                      ;              ;
;    |pipeemreg:em_reg|                        ; 0 (0)             ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeemreg:em_reg                                                                                      ;              ;
;    |pipeexe:exe_stage|                       ; 826 (35)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeexe:exe_stage                                                                                     ;              ;
;       |alu:al_exe|                           ; 459 (459)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeexe:exe_stage|alu:al_exe                                                                          ;              ;
;       |mux2x32:alu_a|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeexe:exe_stage|mux2x32:alu_a                                                                       ;              ;
;       |mux2x32:alu_b|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeexe:exe_stage|mux2x32:alu_b                                                                       ;              ;
;       |mux2x32:link|                         ; 267 (267)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeexe:exe_stage|mux2x32:link                                                                        ;              ;
;    |pipeid:id_stage|                         ; 1591 (66)         ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeid:id_stage                                                                                       ;              ;
;       |mux2x5:reg_wn|                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeid:id_stage|mux2x5:reg_wn                                                                         ;              ;
;       |mux4x32:fwa|                          ; 710 (710)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeid:id_stage|mux4x32:fwa                                                                           ;              ;
;       |mux4x32:fwb|                          ; 736 (736)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeid:id_stage|mux4x32:fwb                                                                           ;              ;
;       |regfile:rf|                           ; 39 (39)           ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeid:id_stage|regfile:rf                                                                            ;              ;
;       |sc_cu:cu|                             ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeid:id_stage|sc_cu:cu                                                                              ;              ;
;    |pipeif:if_stage|                         ; 30 (30)           ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeif:if_stage                                                                                       ;              ;
;       |lpm_rom_irom:irom|                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeif:if_stage|lpm_rom_irom:irom                                                                     ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component                                     ;              ;
;             |altsyncram_baa1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_baa1:auto_generated      ;              ;
;    |pipeir:inst_reg|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipeir:inst_reg                                                                                       ;              ;
;    |pipemem:mem_stage|                       ; 49 (1)            ; 106 (0)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipemem:mem_stage                                                                                     ;              ;
;       |io_input_reg:io_input_regx2|          ; 12 (0)            ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipemem:mem_stage|io_input_reg:io_input_regx2                                                         ;              ;
;          |io_input_mux:io_imput_mux2x32|     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32                           ;              ;
;       |io_output_reg:io_output_regx2|        ; 4 (4)             ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipemem:mem_stage|io_output_reg:io_output_regx2                                                       ;              ;
;       |lpm_ram_dq_dram:dram|                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipemem:mem_stage|lpm_ram_dq_dram:dram                                                                ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component                                ;              ;
;             |altsyncram_qmc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated ;              ;
;       |mux2x32:mem_io_mmo_mux|               ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipemem:mem_stage|mux2x32:mem_io_mmo_mux                                                              ;              ;
;    |pipemwreg:mw_reg|                        ; 0 (0)             ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipemwreg:mw_reg                                                                                      ;              ;
;    |pipepc:prog_cnt|                         ; 66 (66)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pip_top|pipepc:prog_cnt                                                                                       ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------+
; Name                                                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------+
; pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_baa1:auto_generated|ALTSYNCRAM      ; M4K  ; ROM         ; 64           ; 32           ; --           ; --           ; 2048 ; ../add_instmem.mif ;
; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ALTSYNCRAM ; M4K  ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None               ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pip_top|pipeif:if_stage|lpm_rom_irom:irom      ; E:/FPGA projects/pipelined_computer/lpm_rom_irom.v    ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pip_top|pipemem:mem_stage|lpm_ram_dq_dram:dram ; E:/FPGA projects/pipelined_computer/lpm_ram_dq_dram.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                              ;
+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                       ; Latch Enable Signal                                                                  ; Free of Timing Hazards ;
+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+
; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideNor0 ; yes                    ;
; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideNor0 ; yes                    ;
; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideNor0 ; yes                    ;
; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideNor0 ; yes                    ;
; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 5                                ;                                                                                      ;                        ;
+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+--------------------------------------------------------------+----------------------------------------+
; Register name                                                ; Reason for Removal                     ;
+--------------------------------------------------------------+----------------------------------------+
; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[5..31] ; Stuck at GND due to stuck port data_in ;
; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[5..31] ; Stuck at GND due to stuck port data_in ;
; pipedereg:de_reg|eimm[16..30]                                ; Merged with pipedereg:de_reg|eimm[31]  ;
; Total Number of Removed Registers = 69                       ;                                        ;
+--------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1507  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1184  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pip_top|pipepc:prog_cnt|q[0]                 ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; Yes        ; |pip_top|pipepc:prog_cnt|q[21]                ;
; 35:1               ; 32 bits   ; 736 LEs       ; 736 LEs              ; 0 LEs                  ; Yes        ; |pip_top|pipedereg:de_reg|eb[8]               ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; No         ; |pip_top|pipeid:id_stage|mux4x32:fwa|Mux0     ;
; 23:1               ; 7 bits    ; 105 LEs       ; 56 LEs               ; 49 LEs                 ; No         ; |pip_top|pipeexe:exe_stage|mux2x32:link|y[10] ;
; 24:1               ; 7 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; No         ; |pip_top|pipeexe:exe_stage|mux2x32:link|y[21] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |pip_top|pipeexe:exe_stage|mux2x32:link|y[4]  ;
; 25:1               ; 4 bits    ; 64 LEs        ; 36 LEs               ; 28 LEs                 ; No         ; |pip_top|pipeexe:exe_stage|mux2x32:link|y[25] ;
; 25:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |pip_top|pipeexe:exe_stage|mux2x32:link|y[2]  ;
; 26:1               ; 2 bits    ; 34 LEs        ; 20 LEs               ; 14 LEs                 ; No         ; |pip_top|pipeexe:exe_stage|mux2x32:link|y[29] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_baa1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; ../add_instmem.mif   ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_baa1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_qmc1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_eem ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_h6m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_eem ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_h6m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_eem ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_h6m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                      ;
; Entity Instance                           ; pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "pipemem:mem_stage"     ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; in_port0[31..5] ; Input ; Info     ; Stuck at GND ;
; in_port1[31..5] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "pipepc:prog_cnt" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; clrn ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue May 24 22:08:07 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c pip_top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file io_output_reg.v
    Info (12023): Found entity 1: io_output_reg
Info (12021): Found 2 design units, including 2 entities, in source file io_input_reg.v
    Info (12023): Found entity 1: io_input_reg
    Info (12023): Found entity 2: io_input_mux
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file sc_cu.v
    Info (12023): Found entity 1: sc_cu
Info (12021): Found 1 design units, including 1 entities, in source file mux4x32.v
    Info (12023): Found entity 1: mux4x32
Info (12021): Found 1 design units, including 1 entities, in source file mux2x32.v
    Info (12023): Found entity 1: mux2x32
Info (12021): Found 1 design units, including 1 entities, in source file mux2x5.v
    Info (12023): Found entity 1: mux2x5
Info (12021): Found 1 design units, including 1 entities, in source file led.v
    Info (12023): Found entity 1: led
Info (12021): Found 1 design units, including 1 entities, in source file pip_top.v
    Info (12023): Found entity 1: pip_top
Info (12021): Found 1 design units, including 1 entities, in source file pipepc.v
    Info (12023): Found entity 1: pipepc
Info (12021): Found 1 design units, including 1 entities, in source file pipeif.v
    Info (12023): Found entity 1: pipeif
Info (12021): Found 1 design units, including 1 entities, in source file pipeir.v
    Info (12023): Found entity 1: pipeir
Info (12021): Found 1 design units, including 1 entities, in source file pipeid.v
    Info (12023): Found entity 1: pipeid
Info (12021): Found 1 design units, including 1 entities, in source file pipedereg.v
    Info (12023): Found entity 1: pipedereg
Info (12021): Found 1 design units, including 1 entities, in source file pipeexe.v
    Info (12023): Found entity 1: pipeexe
Info (12021): Found 1 design units, including 1 entities, in source file pipeemreg.v
    Info (12023): Found entity 1: pipeemreg
Info (12021): Found 1 design units, including 1 entities, in source file pipemem.v
    Info (12023): Found entity 1: pipemem
Info (12021): Found 1 design units, including 1 entities, in source file pipemwreg.v
    Info (12023): Found entity 1: pipemwreg
Info (12021): Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v
    Info (12023): Found entity 1: lpm_ram_dq_dram
Info (12021): Found 1 design units, including 1 entities, in source file lpm_rom_irom.v
    Info (12023): Found entity 1: lpm_rom_irom
Info (12127): Elaborating entity "pip_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at pip_top.v(30): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pip_top.v(31): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pip_top.v(32): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pip_top.v(33): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pip_top.v(34): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pip_top.v(35): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "led" for hierarchy "led:hex7"
Info (12128): Elaborating entity "pipepc" for hierarchy "pipepc:prog_cnt"
Info (12128): Elaborating entity "pipeif" for hierarchy "pipeif:if_stage"
Info (12128): Elaborating entity "mux4x32" for hierarchy "pipeif:if_stage|mux4x32:nextpc"
Info (12128): Elaborating entity "lpm_rom_irom" for hierarchy "pipeif:if_stage|lpm_rom_irom:irom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../add_instmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baa1.tdf
    Info (12023): Found entity 1: altsyncram_baa1
Info (12128): Elaborating entity "altsyncram_baa1" for hierarchy "pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_baa1:auto_generated"
Info (12128): Elaborating entity "pipeir" for hierarchy "pipeir:inst_reg"
Info (12128): Elaborating entity "pipeid" for hierarchy "pipeid:id_stage"
Warning (10036): Verilog HDL or VHDL warning at pipeid.v(30): object "sa" assigned a value but never read
Info (12128): Elaborating entity "sc_cu" for hierarchy "pipeid:id_stage|sc_cu:cu"
Info (12128): Elaborating entity "mux2x5" for hierarchy "pipeid:id_stage|mux2x5:reg_wn"
Info (12128): Elaborating entity "regfile" for hierarchy "pipeid:id_stage|regfile:rf"
Info (12128): Elaborating entity "pipedereg" for hierarchy "pipedereg:de_reg"
Info (12128): Elaborating entity "pipeexe" for hierarchy "pipeexe:exe_stage"
Info (12128): Elaborating entity "mux2x32" for hierarchy "pipeexe:exe_stage|mux2x32:alu_a"
Info (12128): Elaborating entity "alu" for hierarchy "pipeexe:exe_stage|alu:al_exe"
Info (12128): Elaborating entity "pipeemreg" for hierarchy "pipeemreg:em_reg"
Info (12128): Elaborating entity "pipemem" for hierarchy "pipemem:mem_stage"
Info (12128): Elaborating entity "lpm_ram_dq_dram" for hierarchy "pipemem:mem_stage|lpm_ram_dq_dram:dram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qmc1.tdf
    Info (12023): Found entity 1: altsyncram_qmc1
Info (12128): Elaborating entity "altsyncram_qmc1" for hierarchy "pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated"
Info (12128): Elaborating entity "io_output_reg" for hierarchy "pipemem:mem_stage|io_output_reg:io_output_regx2"
Info (12128): Elaborating entity "io_input_reg" for hierarchy "pipemem:mem_stage|io_input_reg:io_input_regx2"
Info (12128): Elaborating entity "io_input_mux" for hierarchy "pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"
Warning (10270): Verilog HDL Case Statement warning at io_input_reg.v(28): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at io_input_reg.v(28): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[1]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[2]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[3]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[4]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[5]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[6]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[7]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[8]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[9]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[10]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[11]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[12]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[13]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[14]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[15]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[16]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[17]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[18]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[19]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[20]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[21]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[22]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[23]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[24]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[25]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[26]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[27]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[28]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[29]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[30]" at io_input_reg.v(28)
Info (10041): Inferred latch for "y[31]" at io_input_reg.v(28)
Info (12128): Elaborating entity "pipemwreg" for hierarchy "pipemwreg:mw_reg"
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0"
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf
    Info (12023): Found entity 1: lpm_divide_eem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h6m.tdf
    Info (12023): Found entity 1: lpm_divide_h6m
Warning (13012): Latch pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning (13012): Latch pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning (13012): Latch pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning (13012): Latch pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning (13012): Latch pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex_1[0]" is stuck at VCC
    Warning (13410): Pin "hex_1[1]" is stuck at VCC
    Warning (13410): Pin "hex_1[2]" is stuck at VCC
    Warning (13410): Pin "hex_1[3]" is stuck at VCC
    Warning (13410): Pin "hex_1[4]" is stuck at VCC
    Warning (13410): Pin "hex_1[5]" is stuck at VCC
    Warning (13410): Pin "hex_1[6]" is stuck at VCC
    Warning (13410): Pin "hex_0[0]" is stuck at VCC
    Warning (13410): Pin "hex_0[1]" is stuck at VCC
    Warning (13410): Pin "hex_0[2]" is stuck at VCC
    Warning (13410): Pin "hex_0[3]" is stuck at VCC
    Warning (13410): Pin "hex_0[4]" is stuck at VCC
    Warning (13410): Pin "hex_0[5]" is stuck at VCC
    Warning (13410): Pin "hex_0[6]" is stuck at VCC
Warning (20013): Ignored assignments for entity "sc_computer" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity sc_computer -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6380 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 6248 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 534 megabytes
    Info: Processing ended: Tue May 24 22:08:22 2016
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:15


