
CPE 316 P1 Function Generator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001bb0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003984  08001d38  08001d38  00011d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056bc  080056bc  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  080056bc  080056bc  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080056bc  080056bc  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080056bc  080056bc  000156bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  080056c4  080056c4  000156c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080056cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000018c  20000068  08005734  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001f4  08005734  000201f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   000062b7  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016a4  00000000  00000000  00026392  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000610  00000000  00000000  00027a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000046b  00000000  00000000  00028048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000271bc  00000000  00000000  000284b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000687f  00000000  00000000  0004f66f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e70c5  00000000  00000000  00055eee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001968  00000000  00000000  0013cfb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0013e91c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001d20 	.word	0x08001d20

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	08001d20 	.word	0x08001d20

080001c8 <_ZN12External_DACC1Ev>:
    2159, 2154, 2149, 2145, 2140, 2135, 2131, 2126, 2122, 2117, 2112, 2108, 2103, 2098, 2094, 2089,
    2084, 2080, 2075, 2070, 2066, 2061, 2056, 2052, 2047, 2042, 2038, 2033, 2028, 2024, 2019, 2015,
    2010, 2005, 2001, 1996, 1991, 1987, 1982, 1977, 1973, 1968, 1963, 1959, 1954, 1949, 1945, 1940,
    1935, 1931, 1926, 1921, 1917, 1912, 1908, 1903, 1898, 1894, 1889, 1884, 1880, 1875, 1870, 1866,
};
External_DAC::External_DAC() {
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	4a04      	ldr	r2, [pc, #16]	; (80001e4 <_ZN12External_DACC1Ev+0x1c>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	601a      	str	r2, [r3, #0]

}
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	4618      	mov	r0, r3
 80001da:	370c      	adds	r7, #12
 80001dc:	46bd      	mov	sp, r7
 80001de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e2:	4770      	bx	lr
 80001e4:	08005674 	.word	0x08005674

080001e8 <_ZN12External_DACD1Ev>:

External_DAC::~External_DAC() {
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	6078      	str	r0, [r7, #4]
 80001f0:	4a04      	ldr	r2, [pc, #16]	; (8000204 <_ZN12External_DACD1Ev+0x1c>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	601a      	str	r2, [r3, #0]
}
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	4618      	mov	r0, r3
 80001fa:	370c      	adds	r7, #12
 80001fc:	46bd      	mov	sp, r7
 80001fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000202:	4770      	bx	lr
 8000204:	08005674 	.word	0x08005674

08000208 <_ZN12External_DACD0Ev>:
External_DAC::~External_DAC() {
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
}
 8000210:	6878      	ldr	r0, [r7, #4]
 8000212:	f7ff ffe9 	bl	80001e8 <_ZN12External_DACD1Ev>
 8000216:	2104      	movs	r1, #4
 8000218:	6878      	ldr	r0, [r7, #4]
 800021a:	f001 fcef 	bl	8001bfc <_ZdlPvj>
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	4618      	mov	r0, r3
 8000222:	3708      	adds	r7, #8
 8000224:	46bd      	mov	sp, r7
 8000226:	bd80      	pop	{r7, pc}

08000228 <_ZN12External_DAC8DAC_initEv>:

void External_DAC::DAC_init(void)
{
 8000228:	b480      	push	{r7}
 800022a:	b083      	sub	sp, #12
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000230:	4b27      	ldr	r3, [pc, #156]	; (80002d0 <_ZN12External_DAC8DAC_initEv+0xa8>)
 8000232:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000234:	4a26      	ldr	r2, [pc, #152]	; (80002d0 <_ZN12External_DAC8DAC_initEv+0xa8>)
 8000236:	f043 0301 	orr.w	r3, r3, #1
 800023a:	64d3      	str	r3, [r2, #76]	; 0x4c
    GPIOA->MODER &= ~(GPIO_MODER_MODE4 | GPIO_MODER_MODE5 | GPIO_MODER_MODE6 | GPIO_MODER_MODE7);
 800023c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000246:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800024a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (GPIO_MODER_MODE4_1 | GPIO_MODER_MODE5_1 | GPIO_MODER_MODE6_1 | GPIO_MODER_MODE7_1);
 800024c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000256:	f443 432a 	orr.w	r3, r3, #43520	; 0xaa00
 800025a:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] &= ~(GPIO_AFRL_AFSEL4 | GPIO_AFRL_AFSEL5 | GPIO_AFRL_AFSEL6 | GPIO_AFRL_AFSEL7);
 800025c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000260:	6a1b      	ldr	r3, [r3, #32]
 8000262:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000266:	b29b      	uxth	r3, r3
 8000268:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= ((5 << GPIO_AFRL_AFSEL4_Pos) | (5 << GPIO_AFRL_AFSEL5_Pos) | (5 << GPIO_AFRL_AFSEL6_Pos) | (5 << GPIO_AFRL_AFSEL7_Pos));
 800026a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800026e:	6a1b      	ldr	r3, [r3, #32]
 8000270:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000274:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000278:	f443 03aa 	orr.w	r3, r3, #5570560	; 0x550000
 800027c:	6213      	str	r3, [r2, #32]
    GPIOA->OTYPER &= ~(GPIO_OTYPER_OT4 | GPIO_OTYPER_OT5 | GPIO_OTYPER_OT6 | GPIO_OTYPER_OT7);
 800027e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000288:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800028c:	6053      	str	r3, [r2, #4]
    GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD4 | GPIO_PUPDR_PUPD5 | GPIO_PUPDR_PUPD6 | GPIO_PUPDR_PUPD7);
 800028e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000292:	68db      	ldr	r3, [r3, #12]
 8000294:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000298:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800029c:	60d3      	str	r3, [r2, #12]
    RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 800029e:	4b0c      	ldr	r3, [pc, #48]	; (80002d0 <_ZN12External_DAC8DAC_initEv+0xa8>)
 80002a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80002a2:	4a0b      	ldr	r2, [pc, #44]	; (80002d0 <_ZN12External_DAC8DAC_initEv+0xa8>)
 80002a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80002a8:	6613      	str	r3, [r2, #96]	; 0x60
    SPI1->CR1 = SPI_CR1_MSTR | SPI_CR1_BR_1;  // Set prescaler to fPCLK/4
 80002aa:	4b0a      	ldr	r3, [pc, #40]	; (80002d4 <_ZN12External_DAC8DAC_initEv+0xac>)
 80002ac:	2214      	movs	r2, #20
 80002ae:	601a      	str	r2, [r3, #0]
    SPI1->CR2 = SPI_CR2_SSOE | SPI_CR2_NSSP | (0xF << SPI_CR2_DS_Pos);
 80002b0:	4b08      	ldr	r3, [pc, #32]	; (80002d4 <_ZN12External_DAC8DAC_initEv+0xac>)
 80002b2:	f640 720c 	movw	r2, #3852	; 0xf0c
 80002b6:	605a      	str	r2, [r3, #4]
    SPI1->CR1 |= SPI_CR1_SPE;
 80002b8:	4b06      	ldr	r3, [pc, #24]	; (80002d4 <_ZN12External_DAC8DAC_initEv+0xac>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a05      	ldr	r2, [pc, #20]	; (80002d4 <_ZN12External_DAC8DAC_initEv+0xac>)
 80002be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80002c2:	6013      	str	r3, [r2, #0]
}
 80002c4:	bf00      	nop
 80002c6:	370c      	adds	r7, #12
 80002c8:	46bd      	mov	sp, r7
 80002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ce:	4770      	bx	lr
 80002d0:	40021000 	.word	0x40021000
 80002d4:	40013000 	.word	0x40013000

080002d8 <_ZN12External_DAC9DAC_writeEtt>:
	return (mvoltage * 4095) / 3300;
}

void External_DAC::DAC_write(uint16_t value_A, uint16_t value_B)
//void External_DAC::DAC_write(uint16_t value_A)
{
 80002d8:	b480      	push	{r7}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
 80002e0:	460b      	mov	r3, r1
 80002e2:	807b      	strh	r3, [r7, #2]
 80002e4:	4613      	mov	r3, r2
 80002e6:	803b      	strh	r3, [r7, #0]
    uint16_t spi_data_A = (value_A & 0x0FFF) | 0x3000;  // For DACA
 80002e8:	887b      	ldrh	r3, [r7, #2]
 80002ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80002ee:	b29b      	uxth	r3, r3
 80002f0:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80002f4:	81fb      	strh	r3, [r7, #14]
    uint16_t spi_data_B = (value_B & 0x0FFF) | 0xB000;  // For DACB
 80002f6:	883b      	ldrh	r3, [r7, #0]
 80002f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80002fc:	b29a      	uxth	r2, r3
 80002fe:	4b13      	ldr	r3, [pc, #76]	; (800034c <_ZN12External_DAC9DAC_writeEtt+0x74>)
 8000300:	4313      	orrs	r3, r2
 8000302:	81bb      	strh	r3, [r7, #12]

    // Write to DACA
    while(!(SPI1->SR & SPI_SR_TXE));
 8000304:	bf00      	nop
 8000306:	4b12      	ldr	r3, [pc, #72]	; (8000350 <_ZN12External_DAC9DAC_writeEtt+0x78>)
 8000308:	689b      	ldr	r3, [r3, #8]
 800030a:	f003 0302 	and.w	r3, r3, #2
 800030e:	2b00      	cmp	r3, #0
 8000310:	bf0c      	ite	eq
 8000312:	2301      	moveq	r3, #1
 8000314:	2300      	movne	r3, #0
 8000316:	b2db      	uxtb	r3, r3
 8000318:	2b00      	cmp	r3, #0
 800031a:	d1f4      	bne.n	8000306 <_ZN12External_DAC9DAC_writeEtt+0x2e>
    SPI1->DR = spi_data_A;
 800031c:	4a0c      	ldr	r2, [pc, #48]	; (8000350 <_ZN12External_DAC9DAC_writeEtt+0x78>)
 800031e:	89fb      	ldrh	r3, [r7, #14]
 8000320:	60d3      	str	r3, [r2, #12]

    // Write to DACB
    while(!(SPI1->SR & SPI_SR_TXE));
 8000322:	bf00      	nop
 8000324:	4b0a      	ldr	r3, [pc, #40]	; (8000350 <_ZN12External_DAC9DAC_writeEtt+0x78>)
 8000326:	689b      	ldr	r3, [r3, #8]
 8000328:	f003 0302 	and.w	r3, r3, #2
 800032c:	2b00      	cmp	r3, #0
 800032e:	bf0c      	ite	eq
 8000330:	2301      	moveq	r3, #1
 8000332:	2300      	movne	r3, #0
 8000334:	b2db      	uxtb	r3, r3
 8000336:	2b00      	cmp	r3, #0
 8000338:	d1f4      	bne.n	8000324 <_ZN12External_DAC9DAC_writeEtt+0x4c>
    SPI1->DR = spi_data_B;
 800033a:	4a05      	ldr	r2, [pc, #20]	; (8000350 <_ZN12External_DAC9DAC_writeEtt+0x78>)
 800033c:	89bb      	ldrh	r3, [r7, #12]
 800033e:	60d3      	str	r3, [r2, #12]
}
 8000340:	bf00      	nop
 8000342:	3714      	adds	r7, #20
 8000344:	46bd      	mov	sp, r7
 8000346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034a:	4770      	bx	lr
 800034c:	ffffb000 	.word	0xffffb000
 8000350:	40013000 	.word	0x40013000

08000354 <_ZN6KeypadC1Ev>:
#include "Keypad.h"

const uint8_t ROWS = 4;  // Four rows
const uint8_t COLS = 3;  // Three columns

Keypad::Keypad() {
 8000354:	b490      	push	{r4, r7}
 8000356:	b084      	sub	sp, #16
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	2200      	movs	r2, #0
 8000360:	701a      	strb	r2, [r3, #0]
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	4a16      	ldr	r2, [pc, #88]	; (80003c0 <_ZN6KeypadC1Ev+0x6c>)
 8000366:	1c5c      	adds	r4, r3, #1
 8000368:	4613      	mov	r3, r2
 800036a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800036c:	6020      	str	r0, [r4, #0]
 800036e:	6061      	str	r1, [r4, #4]
 8000370:	60a2      	str	r2, [r4, #8]
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	4a13      	ldr	r2, [pc, #76]	; (80003c4 <_ZN6KeypadC1Ev+0x70>)
 8000376:	330d      	adds	r3, #13
 8000378:	6810      	ldr	r0, [r2, #0]
 800037a:	6018      	str	r0, [r3, #0]
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	4a12      	ldr	r2, [pc, #72]	; (80003c8 <_ZN6KeypadC1Ev+0x74>)
 8000380:	3311      	adds	r3, #17
 8000382:	8811      	ldrh	r1, [r2, #0]
 8000384:	7892      	ldrb	r2, [r2, #2]
 8000386:	8019      	strh	r1, [r3, #0]
 8000388:	709a      	strb	r2, [r3, #2]
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	3314      	adds	r3, #20
 800038e:	2200      	movs	r2, #0
 8000390:	601a      	str	r2, [r3, #0]
 8000392:	605a      	str	r2, [r3, #4]
 8000394:	609a      	str	r2, [r3, #8]
	for (int i = 0; i < ROWS * COLS; ++i)
 8000396:	2300      	movs	r3, #0
 8000398:	60fb      	str	r3, [r7, #12]
 800039a:	e008      	b.n	80003ae <_ZN6KeypadC1Ev+0x5a>
	{
		keystates[i] = 0;
 800039c:	687a      	ldr	r2, [r7, #4]
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	4413      	add	r3, r2
 80003a2:	3314      	adds	r3, #20
 80003a4:	2200      	movs	r2, #0
 80003a6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < ROWS * COLS; ++i)
 80003a8:	68fb      	ldr	r3, [r7, #12]
 80003aa:	3301      	adds	r3, #1
 80003ac:	60fb      	str	r3, [r7, #12]
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	2b0b      	cmp	r3, #11
 80003b2:	ddf3      	ble.n	800039c <_ZN6KeypadC1Ev+0x48>
	}
}
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	4618      	mov	r0, r3
 80003b8:	3710      	adds	r7, #16
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bc90      	pop	{r4, r7}
 80003be:	4770      	bx	lr
 80003c0:	08001d38 	.word	0x08001d38
 80003c4:	08001d44 	.word	0x08001d44
 80003c8:	08001d48 	.word	0x08001d48

080003cc <_ZN6Keypad11Keypad_initEv>:

void Keypad::Keypad_init(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	b085      	sub	sp, #20
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
    // Enable GPIOA, GPIOB, and GPIOC clocks
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN | RCC_AHB2ENR_GPIOCEN | RCC_AHB2ENR_GPIOAEN;
 80003d4:	4b36      	ldr	r3, [pc, #216]	; (80004b0 <_ZN6Keypad11Keypad_initEv+0xe4>)
 80003d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003d8:	4a35      	ldr	r2, [pc, #212]	; (80004b0 <_ZN6Keypad11Keypad_initEv+0xe4>)
 80003da:	f043 0307 	orr.w	r3, r3, #7
 80003de:	64d3      	str	r3, [r2, #76]	; 0x4c

	// Clear the LED GPIO registers
	GPIOB->MODER &= ~GPIO_MODER_MODER6;
 80003e0:	4b34      	ldr	r3, [pc, #208]	; (80004b4 <_ZN6Keypad11Keypad_initEv+0xe8>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	4a33      	ldr	r2, [pc, #204]	; (80004b4 <_ZN6Keypad11Keypad_initEv+0xe8>)
 80003e6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80003ea:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= ~GPIO_MODER_MODER7;
 80003ec:	4b32      	ldr	r3, [pc, #200]	; (80004b8 <_ZN6Keypad11Keypad_initEv+0xec>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4a31      	ldr	r2, [pc, #196]	; (80004b8 <_ZN6Keypad11Keypad_initEv+0xec>)
 80003f2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80003f6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(GPIO_MODER_MODER9 | GPIO_MODER_MODER8);
 80003f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000402:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000406:	6013      	str	r3, [r2, #0]

	// Set the LED GPIO pins as output
	GPIOB->MODER |= GPIO_MODER_MODER6_0;
 8000408:	4b2a      	ldr	r3, [pc, #168]	; (80004b4 <_ZN6Keypad11Keypad_initEv+0xe8>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	4a29      	ldr	r2, [pc, #164]	; (80004b4 <_ZN6Keypad11Keypad_initEv+0xe8>)
 800040e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000412:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODER7_0;
 8000414:	4b28      	ldr	r3, [pc, #160]	; (80004b8 <_ZN6Keypad11Keypad_initEv+0xec>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4a27      	ldr	r2, [pc, #156]	; (80004b8 <_ZN6Keypad11Keypad_initEv+0xec>)
 800041a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800041e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER9_0 | GPIO_MODER_MODER8_0;
 8000420:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800042a:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 800042e:	6013      	str	r3, [r2, #0]

    // Configure ROWs as input with pull-up
    GPIOB->MODER &= ~(GPIO_MODER_MODER10 | GPIO_MODER_MODER3 | GPIO_MODER_MODER5 | GPIO_MODER_MODER4);
 8000430:	4b20      	ldr	r3, [pc, #128]	; (80004b4 <_ZN6Keypad11Keypad_initEv+0xe8>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4a1f      	ldr	r2, [pc, #124]	; (80004b4 <_ZN6Keypad11Keypad_initEv+0xe8>)
 8000436:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800043a:	f423 637c 	bic.w	r3, r3, #4032	; 0xfc0
 800043e:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR |= (GPIO_PUPDR_PUPDR10_0 | GPIO_PUPDR_PUPDR3_0 | GPIO_PUPDR_PUPDR5_0 | GPIO_PUPDR_PUPDR4_0);
 8000440:	4b1c      	ldr	r3, [pc, #112]	; (80004b4 <_ZN6Keypad11Keypad_initEv+0xe8>)
 8000442:	68db      	ldr	r3, [r3, #12]
 8000444:	4a1b      	ldr	r2, [pc, #108]	; (80004b4 <_ZN6Keypad11Keypad_initEv+0xe8>)
 8000446:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800044a:	f443 63a8 	orr.w	r3, r3, #1344	; 0x540
 800044e:	60d3      	str	r3, [r2, #12]

    // Configure COLs as output
    GPIOA->MODER &= ~(GPIO_MODER_MODER12 | GPIO_MODER_MODER0 | GPIO_MODER_MODER1);
 8000450:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800045a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800045e:	f023 030f 	bic.w	r3, r3, #15
 8000462:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (GPIO_MODER_MODER12_0 | GPIO_MODER_MODER0_0 | GPIO_MODER_MODER1_0);
 8000464:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800046e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000472:	f043 0305 	orr.w	r3, r3, #5
 8000476:	6013      	str	r3, [r2, #0]

    // Initialize columns to high
    for (int c = 0; c < COLS; c++)
 8000478:	2300      	movs	r3, #0
 800047a:	60fb      	str	r3, [r7, #12]
 800047c:	e00d      	b.n	800049a <_ZN6Keypad11Keypad_initEv+0xce>
    {
        GPIOA->BSRR = (1U << colPins[c]);
 800047e:	687a      	ldr	r2, [r7, #4]
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	4413      	add	r3, r2
 8000484:	3311      	adds	r3, #17
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	4619      	mov	r1, r3
 800048a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800048e:	2301      	movs	r3, #1
 8000490:	408b      	lsls	r3, r1
 8000492:	6193      	str	r3, [r2, #24]
    for (int c = 0; c < COLS; c++)
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	3301      	adds	r3, #1
 8000498:	60fb      	str	r3, [r7, #12]
 800049a:	68fb      	ldr	r3, [r7, #12]
 800049c:	2b02      	cmp	r3, #2
 800049e:	ddee      	ble.n	800047e <_ZN6Keypad11Keypad_initEv+0xb2>
    }
}
 80004a0:	bf00      	nop
 80004a2:	bf00      	nop
 80004a4:	3714      	adds	r7, #20
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop
 80004b0:	40021000 	.word	0x40021000
 80004b4:	48000400 	.word	0x48000400
 80004b8:	48000800 	.word	0x48000800

080004bc <_ZN6Keypad4tickEv>:

void Keypad::tick() {
 80004bc:	b580      	push	{r7, lr}
 80004be:	b086      	sub	sp, #24
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  for (int c = 0; c < COLS; c++)
 80004c4:	2300      	movs	r3, #0
 80004c6:	617b      	str	r3, [r7, #20]
 80004c8:	e049      	b.n	800055e <_ZN6Keypad4tickEv+0xa2>
  {
    GPIOA->BSRR = (1U << (colPins[c] + 16));  // sets the current column pin to low
 80004ca:	687a      	ldr	r2, [r7, #4]
 80004cc:	697b      	ldr	r3, [r7, #20]
 80004ce:	4413      	add	r3, r2
 80004d0:	3311      	adds	r3, #17
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	3310      	adds	r3, #16
 80004d6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004da:	2101      	movs	r1, #1
 80004dc:	fa01 f303 	lsl.w	r3, r1, r3
 80004e0:	6193      	str	r3, [r2, #24]
    for (int r = 0; r < ROWS; r++)
 80004e2:	2300      	movs	r3, #0
 80004e4:	613b      	str	r3, [r7, #16]
 80004e6:	e029      	b.n	800053c <_ZN6Keypad4tickEv+0x80>
    {
      int i = r * COLS + c;
 80004e8:	693a      	ldr	r2, [r7, #16]
 80004ea:	4613      	mov	r3, r2
 80004ec:	005b      	lsls	r3, r3, #1
 80004ee:	4413      	add	r3, r2
 80004f0:	697a      	ldr	r2, [r7, #20]
 80004f2:	4413      	add	r3, r2
 80004f4:	60fb      	str	r3, [r7, #12]
      bool pressed = !(GPIOB->IDR & (1U << rowPins[r])); // This checks if the current row pin is low (i.e., a button on this row has been pressed).
 80004f6:	4b1f      	ldr	r3, [pc, #124]	; (8000574 <_ZN6Keypad4tickEv+0xb8>)
 80004f8:	691a      	ldr	r2, [r3, #16]
 80004fa:	6879      	ldr	r1, [r7, #4]
 80004fc:	693b      	ldr	r3, [r7, #16]
 80004fe:	440b      	add	r3, r1
 8000500:	330d      	adds	r3, #13
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	4619      	mov	r1, r3
 8000506:	2301      	movs	r3, #1
 8000508:	408b      	lsls	r3, r1
 800050a:	4013      	ands	r3, r2
 800050c:	2b00      	cmp	r3, #0
 800050e:	bf0c      	ite	eq
 8000510:	2301      	moveq	r3, #1
 8000512:	2300      	movne	r3, #0
 8000514:	72fb      	strb	r3, [r7, #11]

      if (pressed)
 8000516:	7afb      	ldrb	r3, [r7, #11]
 8000518:	2b00      	cmp	r3, #0
 800051a:	d006      	beq.n	800052a <_ZN6Keypad4tickEv+0x6e>
      {
        keystates[i] = 1;
 800051c:	687a      	ldr	r2, [r7, #4]
 800051e:	68fb      	ldr	r3, [r7, #12]
 8000520:	4413      	add	r3, r2
 8000522:	3314      	adds	r3, #20
 8000524:	2201      	movs	r2, #1
 8000526:	701a      	strb	r2, [r3, #0]
 8000528:	e005      	b.n	8000536 <_ZN6Keypad4tickEv+0x7a>
      } else {
        keystates[i] = 0;
 800052a:	687a      	ldr	r2, [r7, #4]
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	4413      	add	r3, r2
 8000530:	3314      	adds	r3, #20
 8000532:	2200      	movs	r2, #0
 8000534:	701a      	strb	r2, [r3, #0]
    for (int r = 0; r < ROWS; r++)
 8000536:	693b      	ldr	r3, [r7, #16]
 8000538:	3301      	adds	r3, #1
 800053a:	613b      	str	r3, [r7, #16]
 800053c:	693b      	ldr	r3, [r7, #16]
 800053e:	2b03      	cmp	r3, #3
 8000540:	ddd2      	ble.n	80004e8 <_ZN6Keypad4tickEv+0x2c>
      }
    }
    GPIOA->BSRR = (1U << colPins[c]); // After checking all rows for a given column, the column is set back to high
 8000542:	687a      	ldr	r2, [r7, #4]
 8000544:	697b      	ldr	r3, [r7, #20]
 8000546:	4413      	add	r3, r2
 8000548:	3311      	adds	r3, #17
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	4619      	mov	r1, r3
 800054e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000552:	2301      	movs	r3, #1
 8000554:	408b      	lsls	r3, r1
 8000556:	6193      	str	r3, [r2, #24]
  for (int c = 0; c < COLS; c++)
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	3301      	adds	r3, #1
 800055c:	617b      	str	r3, [r7, #20]
 800055e:	697b      	ldr	r3, [r7, #20]
 8000560:	2b02      	cmp	r3, #2
 8000562:	ddb2      	ble.n	80004ca <_ZN6Keypad4tickEv+0xe>
  }

  findButtonPressed();
 8000564:	6878      	ldr	r0, [r7, #4]
 8000566:	f000 f807 	bl	8000578 <_ZN6Keypad17findButtonPressedEv>
}
 800056a:	bf00      	nop
 800056c:	3718      	adds	r7, #24
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	48000400 	.word	0x48000400

08000578 <_ZN6Keypad17findButtonPressedEv>:
	if (binaryRepresentation & 0b1000) GPIOA->BSRR = GPIO_BSRR_BS_8;
  }
}

char Keypad::findButtonPressed()
{
 8000578:	b480      	push	{r7}
 800057a:	b087      	sub	sp, #28
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
    static char lastKey = '\0';  // Keep track of the last key pressed
    char currentKey = '\0';  // Initialize to no key pressed
 8000580:	2300      	movs	r3, #0
 8000582:	75fb      	strb	r3, [r7, #23]

    for (int r = 0; r < ROWS; r++)
 8000584:	2300      	movs	r3, #0
 8000586:	613b      	str	r3, [r7, #16]
 8000588:	e02e      	b.n	80005e8 <_ZN6Keypad17findButtonPressedEv+0x70>
    {
        for (int c = 0; c < COLS; c++)
 800058a:	2300      	movs	r3, #0
 800058c:	60fb      	str	r3, [r7, #12]
 800058e:	e022      	b.n	80005d6 <_ZN6Keypad17findButtonPressedEv+0x5e>
        {
            int i = r * COLS + c;
 8000590:	693a      	ldr	r2, [r7, #16]
 8000592:	4613      	mov	r3, r2
 8000594:	005b      	lsls	r3, r3, #1
 8000596:	4413      	add	r3, r2
 8000598:	68fa      	ldr	r2, [r7, #12]
 800059a:	4413      	add	r3, r2
 800059c:	60bb      	str	r3, [r7, #8]
            if (keystates[i])
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	68bb      	ldr	r3, [r7, #8]
 80005a2:	4413      	add	r3, r2
 80005a4:	3314      	adds	r3, #20
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	bf14      	ite	ne
 80005ae:	2301      	movne	r3, #1
 80005b0:	2300      	moveq	r3, #0
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d00b      	beq.n	80005d0 <_ZN6Keypad17findButtonPressedEv+0x58>
            {
                currentKey = keys[r][c];
 80005b8:	6879      	ldr	r1, [r7, #4]
 80005ba:	693a      	ldr	r2, [r7, #16]
 80005bc:	4613      	mov	r3, r2
 80005be:	005b      	lsls	r3, r3, #1
 80005c0:	4413      	add	r3, r2
 80005c2:	18ca      	adds	r2, r1, r3
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	4413      	add	r3, r2
 80005c8:	3301      	adds	r3, #1
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	75fb      	strb	r3, [r7, #23]
                break;  // Exit the loop once a key is found
 80005ce:	e005      	b.n	80005dc <_ZN6Keypad17findButtonPressedEv+0x64>
        for (int c = 0; c < COLS; c++)
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	3301      	adds	r3, #1
 80005d4:	60fb      	str	r3, [r7, #12]
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	2b02      	cmp	r3, #2
 80005da:	ddd9      	ble.n	8000590 <_ZN6Keypad17findButtonPressedEv+0x18>
            }
        }
        if (currentKey != '\0')
 80005dc:	7dfb      	ldrb	r3, [r7, #23]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d106      	bne.n	80005f0 <_ZN6Keypad17findButtonPressedEv+0x78>
    for (int r = 0; r < ROWS; r++)
 80005e2:	693b      	ldr	r3, [r7, #16]
 80005e4:	3301      	adds	r3, #1
 80005e6:	613b      	str	r3, [r7, #16]
 80005e8:	693b      	ldr	r3, [r7, #16]
 80005ea:	2b03      	cmp	r3, #3
 80005ec:	ddcd      	ble.n	800058a <_ZN6Keypad17findButtonPressedEv+0x12>
 80005ee:	e000      	b.n	80005f2 <_ZN6Keypad17findButtonPressedEv+0x7a>
        {
            break;  // Exit the loop once a key is found
 80005f0:	bf00      	nop
        }
    }

    if (currentKey != '\0')  // If a new key is pressed
 80005f2:	7dfb      	ldrb	r3, [r7, #23]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d002      	beq.n	80005fe <_ZN6Keypad17findButtonPressedEv+0x86>
    {
        lastKey = currentKey;  // Update the last key pressed
 80005f8:	4a05      	ldr	r2, [pc, #20]	; (8000610 <_ZN6Keypad17findButtonPressedEv+0x98>)
 80005fa:	7dfb      	ldrb	r3, [r7, #23]
 80005fc:	7013      	strb	r3, [r2, #0]
        //update_LEDs(currentKey);
    }

    return lastKey;  // Return the current key if pressed, otherwise the last key
 80005fe:	4b04      	ldr	r3, [pc, #16]	; (8000610 <_ZN6Keypad17findButtonPressedEv+0x98>)
 8000600:	781b      	ldrb	r3, [r3, #0]
}
 8000602:	4618      	mov	r0, r3
 8000604:	371c      	adds	r7, #28
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	20000084 	.word	0x20000084

08000614 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800061e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000622:	2b00      	cmp	r3, #0
 8000624:	db0b      	blt.n	800063e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	f003 021f 	and.w	r2, r3, #31
 800062c:	4907      	ldr	r1, [pc, #28]	; (800064c <__NVIC_EnableIRQ+0x38>)
 800062e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000632:	095b      	lsrs	r3, r3, #5
 8000634:	2001      	movs	r0, #1
 8000636:	fa00 f202 	lsl.w	r2, r0, r2
 800063a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	e000e100 	.word	0xe000e100

08000650 <_Z3maxii>:
int frequency = 1000;  // Frequency in Hz
int i = 0;  // Index for waveform array
int dutyCycle = 50;  // Duty cycle for square wave

int max(int a, int b)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
 8000658:	6039      	str	r1, [r7, #0]
    return (a > b) ? a : b;
 800065a:	687a      	ldr	r2, [r7, #4]
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	429a      	cmp	r2, r3
 8000660:	dd01      	ble.n	8000666 <_Z3maxii+0x16>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	e000      	b.n	8000668 <_Z3maxii+0x18>
 8000666:	683b      	ldr	r3, [r7, #0]
}
 8000668:	4618      	mov	r0, r3
 800066a:	370c      	adds	r7, #12
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr

08000674 <_Z3minii>:

int min(int a, int b)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	6039      	str	r1, [r7, #0]
    return (a < b) ? a : b;
 800067e:	687a      	ldr	r2, [r7, #4]
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	429a      	cmp	r2, r3
 8000684:	da01      	bge.n	800068a <_Z3minii+0x16>
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	e000      	b.n	800068c <_Z3minii+0x18>
 800068a:	683b      	ldr	r3, [r7, #0]
}
 800068c:	4618      	mov	r0, r3
 800068e:	370c      	adds	r7, #12
 8000690:	46bd      	mov	sp, r7
 8000692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000696:	4770      	bx	lr

08000698 <_Z9TIM2_initv>:


// Initialize TIM2 for 16 µs interval
void TIM2_init() {
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
	RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 800069c:	4b11      	ldr	r3, [pc, #68]	; (80006e4 <_Z9TIM2_initv+0x4c>)
 800069e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80006a0:	4a10      	ldr	r2, [pc, #64]	; (80006e4 <_Z9TIM2_initv+0x4c>)
 80006a2:	f043 0301 	orr.w	r3, r3, #1
 80006a6:	6593      	str	r3, [r2, #88]	; 0x58
	TIM2->PSC = 1;
 80006a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006ac:	2201      	movs	r2, #1
 80006ae:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = 410;
 80006b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006b4:	f44f 72cd 	mov.w	r2, #410	; 0x19a
 80006b8:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->DIER |= TIM_DIER_UIE;
 80006ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006be:	68db      	ldr	r3, [r3, #12]
 80006c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006c4:	f043 0301 	orr.w	r3, r3, #1
 80006c8:	60d3      	str	r3, [r2, #12]
	TIM2->CR1 |= TIM_CR1_CEN;
 80006ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006d4:	f043 0301 	orr.w	r3, r3, #1
 80006d8:	6013      	str	r3, [r2, #0]
	NVIC_EnableIRQ(TIM2_IRQn);
 80006da:	201c      	movs	r0, #28
 80006dc:	f7ff ff9a 	bl	8000614 <__NVIC_EnableIRQ>
}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	40021000 	.word	0x40021000

080006e8 <TIM2_IRQHandler>:
        i = (i + 2) % modulo_value;
    }
}*/

extern "C" void TIM2_IRQHandler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b086      	sub	sp, #24
 80006ec:	af00      	add	r7, sp, #0
    if (TIM2->SR & TIM_SR_UIF)
 80006ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006f2:	691b      	ldr	r3, [r3, #16]
 80006f4:	f003 0301 	and.w	r3, r3, #1
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	bf14      	ite	ne
 80006fc:	2301      	movne	r3, #1
 80006fe:	2300      	moveq	r3, #0
 8000700:	b2db      	uxtb	r3, r3
 8000702:	2b00      	cmp	r3, #0
 8000704:	f000 81a2 	beq.w	8000a4c <TIM2_IRQHandler+0x364>
    {
        TIM2->SR &= ~TIM_SR_UIF;
 8000708:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800070c:	691b      	ldr	r3, [r3, #16]
 800070e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000712:	f023 0301 	bic.w	r3, r3, #1
 8000716:	6113      	str	r3, [r2, #16]

        keys.tick();
 8000718:	4891      	ldr	r0, [pc, #580]	; (8000960 <TIM2_IRQHandler+0x278>)
 800071a:	f7ff fecf 	bl	80004bc <_ZN6Keypad4tickEv>
        char key = keys.findButtonPressed();
 800071e:	4890      	ldr	r0, [pc, #576]	; (8000960 <TIM2_IRQHandler+0x278>)
 8000720:	f7ff ff2a 	bl	8000578 <_ZN6Keypad17findButtonPressedEv>
 8000724:	4603      	mov	r3, r0
 8000726:	72fb      	strb	r3, [r7, #11]

        uint16_t value_A, value_B;
        int modulo_value = 800;  // Default for 100Hz
 8000728:	f44f 7348 	mov.w	r3, #800	; 0x320
 800072c:	613b      	str	r3, [r7, #16]
        const uint16_t *current_wave = nullptr;
 800072e:	2300      	movs	r3, #0
 8000730:	60fb      	str	r3, [r7, #12]

        // Update waveform and frequency based on keypad input
        if (key >= '1' && key <= '5') {
 8000732:	7afb      	ldrb	r3, [r7, #11]
 8000734:	2b30      	cmp	r3, #48	; 0x30
 8000736:	d934      	bls.n	80007a2 <TIM2_IRQHandler+0xba>
 8000738:	7afb      	ldrb	r3, [r7, #11]
 800073a:	2b35      	cmp	r3, #53	; 0x35
 800073c:	d831      	bhi.n	80007a2 <TIM2_IRQHandler+0xba>
            frequency = (key - '0') * 100;
 800073e:	7afb      	ldrb	r3, [r7, #11]
 8000740:	3b30      	subs	r3, #48	; 0x30
 8000742:	2264      	movs	r2, #100	; 0x64
 8000744:	fb02 f303 	mul.w	r3, r2, r3
 8000748:	4a86      	ldr	r2, [pc, #536]	; (8000964 <TIM2_IRQHandler+0x27c>)
 800074a:	6013      	str	r3, [r2, #0]
            switch (frequency) {
 800074c:	4b85      	ldr	r3, [pc, #532]	; (8000964 <TIM2_IRQHandler+0x27c>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000754:	d022      	beq.n	800079c <TIM2_IRQHandler+0xb4>
 8000756:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800075a:	dc22      	bgt.n	80007a2 <TIM2_IRQHandler+0xba>
 800075c:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000760:	d019      	beq.n	8000796 <TIM2_IRQHandler+0xae>
 8000762:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000766:	dc1c      	bgt.n	80007a2 <TIM2_IRQHandler+0xba>
 8000768:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800076c:	d00f      	beq.n	800078e <TIM2_IRQHandler+0xa6>
 800076e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000772:	dc16      	bgt.n	80007a2 <TIM2_IRQHandler+0xba>
 8000774:	2b64      	cmp	r3, #100	; 0x64
 8000776:	d002      	beq.n	800077e <TIM2_IRQHandler+0x96>
 8000778:	2bc8      	cmp	r3, #200	; 0xc8
 800077a:	d004      	beq.n	8000786 <TIM2_IRQHandler+0x9e>
 800077c:	e011      	b.n	80007a2 <TIM2_IRQHandler+0xba>
                case 100: modulo_value = 800; break;
 800077e:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000782:	613b      	str	r3, [r7, #16]
 8000784:	e00d      	b.n	80007a2 <TIM2_IRQHandler+0xba>
                case 200: modulo_value = 400; break;
 8000786:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800078a:	613b      	str	r3, [r7, #16]
 800078c:	e009      	b.n	80007a2 <TIM2_IRQHandler+0xba>
                case 300: modulo_value = 267; break;
 800078e:	f240 130b 	movw	r3, #267	; 0x10b
 8000792:	613b      	str	r3, [r7, #16]
 8000794:	e005      	b.n	80007a2 <TIM2_IRQHandler+0xba>
                case 400: modulo_value = 200; break;
 8000796:	23c8      	movs	r3, #200	; 0xc8
 8000798:	613b      	str	r3, [r7, #16]
 800079a:	e002      	b.n	80007a2 <TIM2_IRQHandler+0xba>
                case 500: modulo_value = 160; break;
 800079c:	23a0      	movs	r3, #160	; 0xa0
 800079e:	613b      	str	r3, [r7, #16]
 80007a0:	bf00      	nop
            }
        }

        if (key >= '6' && key <= '9') {
 80007a2:	7afb      	ldrb	r3, [r7, #11]
 80007a4:	2b35      	cmp	r3, #53	; 0x35
 80007a6:	d906      	bls.n	80007b6 <TIM2_IRQHandler+0xce>
 80007a8:	7afb      	ldrb	r3, [r7, #11]
 80007aa:	2b39      	cmp	r3, #57	; 0x39
 80007ac:	d803      	bhi.n	80007b6 <TIM2_IRQHandler+0xce>
               waveform = key - '6';
 80007ae:	7afb      	ldrb	r3, [r7, #11]
 80007b0:	3b36      	subs	r3, #54	; 0x36
 80007b2:	4a6d      	ldr	r2, [pc, #436]	; (8000968 <TIM2_IRQHandler+0x280>)
 80007b4:	6013      	str	r3, [r2, #0]
           }

           if (key == '*') {
 80007b6:	7afb      	ldrb	r3, [r7, #11]
 80007b8:	2b2a      	cmp	r3, #42	; 0x2a
 80007ba:	d10a      	bne.n	80007d2 <TIM2_IRQHandler+0xea>
               dutyCycle = max(10, dutyCycle - 10);
 80007bc:	4b6b      	ldr	r3, [pc, #428]	; (800096c <TIM2_IRQHandler+0x284>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	3b0a      	subs	r3, #10
 80007c2:	4619      	mov	r1, r3
 80007c4:	200a      	movs	r0, #10
 80007c6:	f7ff ff43 	bl	8000650 <_Z3maxii>
 80007ca:	4603      	mov	r3, r0
 80007cc:	4a67      	ldr	r2, [pc, #412]	; (800096c <TIM2_IRQHandler+0x284>)
 80007ce:	6013      	str	r3, [r2, #0]
 80007d0:	e013      	b.n	80007fa <TIM2_IRQHandler+0x112>
           } else if (key == '#') {
 80007d2:	7afb      	ldrb	r3, [r7, #11]
 80007d4:	2b23      	cmp	r3, #35	; 0x23
 80007d6:	d10a      	bne.n	80007ee <TIM2_IRQHandler+0x106>
               dutyCycle = min(90, dutyCycle + 10);
 80007d8:	4b64      	ldr	r3, [pc, #400]	; (800096c <TIM2_IRQHandler+0x284>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	330a      	adds	r3, #10
 80007de:	4619      	mov	r1, r3
 80007e0:	205a      	movs	r0, #90	; 0x5a
 80007e2:	f7ff ff47 	bl	8000674 <_Z3minii>
 80007e6:	4603      	mov	r3, r0
 80007e8:	4a60      	ldr	r2, [pc, #384]	; (800096c <TIM2_IRQHandler+0x284>)
 80007ea:	6013      	str	r3, [r2, #0]
 80007ec:	e005      	b.n	80007fa <TIM2_IRQHandler+0x112>
           } else if (key == '0') {
 80007ee:	7afb      	ldrb	r3, [r7, #11]
 80007f0:	2b30      	cmp	r3, #48	; 0x30
 80007f2:	d102      	bne.n	80007fa <TIM2_IRQHandler+0x112>
               dutyCycle = 50;
 80007f4:	4b5d      	ldr	r3, [pc, #372]	; (800096c <TIM2_IRQHandler+0x284>)
 80007f6:	2232      	movs	r2, #50	; 0x32
 80007f8:	601a      	str	r2, [r3, #0]
           }


        switch (frequency) {
 80007fa:	4b5a      	ldr	r3, [pc, #360]	; (8000964 <TIM2_IRQHandler+0x27c>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000802:	f000 8088 	beq.w	8000916 <TIM2_IRQHandler+0x22e>
 8000806:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800080a:	f300 80da 	bgt.w	80009c2 <TIM2_IRQHandler+0x2da>
 800080e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000812:	d064      	beq.n	80008de <TIM2_IRQHandler+0x1f6>
 8000814:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000818:	f300 80d3 	bgt.w	80009c2 <TIM2_IRQHandler+0x2da>
 800081c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000820:	d041      	beq.n	80008a6 <TIM2_IRQHandler+0x1be>
 8000822:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000826:	f300 80cc 	bgt.w	80009c2 <TIM2_IRQHandler+0x2da>
 800082a:	2b64      	cmp	r3, #100	; 0x64
 800082c:	d002      	beq.n	8000834 <TIM2_IRQHandler+0x14c>
 800082e:	2bc8      	cmp	r3, #200	; 0xc8
 8000830:	d01d      	beq.n	800086e <TIM2_IRQHandler+0x186>
 8000832:	e0c6      	b.n	80009c2 <TIM2_IRQHandler+0x2da>
            case 100:
                switch (waveform) {
 8000834:	4b4c      	ldr	r3, [pc, #304]	; (8000968 <TIM2_IRQHandler+0x280>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2b03      	cmp	r3, #3
 800083a:	f200 8088 	bhi.w	800094e <TIM2_IRQHandler+0x266>
 800083e:	a201      	add	r2, pc, #4	; (adr r2, 8000844 <TIM2_IRQHandler+0x15c>)
 8000840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000844:	08000855 	.word	0x08000855
 8000848:	0800085b 	.word	0x0800085b
 800084c:	08000861 	.word	0x08000861
 8000850:	08000867 	.word	0x08000867
                    case 0: current_wave = sine_wave_100Hz; break;
 8000854:	4b46      	ldr	r3, [pc, #280]	; (8000970 <TIM2_IRQHandler+0x288>)
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	e008      	b.n	800086c <TIM2_IRQHandler+0x184>
                    case 1: current_wave = triangle_wave_100Hz; break;
 800085a:	4b46      	ldr	r3, [pc, #280]	; (8000974 <TIM2_IRQHandler+0x28c>)
 800085c:	60fb      	str	r3, [r7, #12]
 800085e:	e005      	b.n	800086c <TIM2_IRQHandler+0x184>
                    case 2: current_wave = sawtooth_wave_100Hz; break;
 8000860:	4b45      	ldr	r3, [pc, #276]	; (8000978 <TIM2_IRQHandler+0x290>)
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	e002      	b.n	800086c <TIM2_IRQHandler+0x184>
                    case 3: current_wave = square_wave_100Hz; break;
 8000866:	4b45      	ldr	r3, [pc, #276]	; (800097c <TIM2_IRQHandler+0x294>)
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	bf00      	nop
                }
                break;
 800086c:	e06f      	b.n	800094e <TIM2_IRQHandler+0x266>
            case 200:
            	switch (waveform) {
 800086e:	4b3e      	ldr	r3, [pc, #248]	; (8000968 <TIM2_IRQHandler+0x280>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	2b03      	cmp	r3, #3
 8000874:	d86d      	bhi.n	8000952 <TIM2_IRQHandler+0x26a>
 8000876:	a201      	add	r2, pc, #4	; (adr r2, 800087c <TIM2_IRQHandler+0x194>)
 8000878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800087c:	0800088d 	.word	0x0800088d
 8000880:	08000893 	.word	0x08000893
 8000884:	08000899 	.word	0x08000899
 8000888:	0800089f 	.word	0x0800089f
					case 0: current_wave = sine_wave_200Hz; break;
 800088c:	4b3c      	ldr	r3, [pc, #240]	; (8000980 <TIM2_IRQHandler+0x298>)
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	e008      	b.n	80008a4 <TIM2_IRQHandler+0x1bc>
					case 1: current_wave = triangle_wave_200Hz; break;
 8000892:	4b3c      	ldr	r3, [pc, #240]	; (8000984 <TIM2_IRQHandler+0x29c>)
 8000894:	60fb      	str	r3, [r7, #12]
 8000896:	e005      	b.n	80008a4 <TIM2_IRQHandler+0x1bc>
					case 2: current_wave = sawtooth_wave_200Hz; break;
 8000898:	4b3b      	ldr	r3, [pc, #236]	; (8000988 <TIM2_IRQHandler+0x2a0>)
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	e002      	b.n	80008a4 <TIM2_IRQHandler+0x1bc>
					case 3: current_wave = square_wave_200Hz; break;
 800089e:	4b3b      	ldr	r3, [pc, #236]	; (800098c <TIM2_IRQHandler+0x2a4>)
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	bf00      	nop
				}
				break;
 80008a4:	e055      	b.n	8000952 <TIM2_IRQHandler+0x26a>
			case 300:
				switch (waveform) {
 80008a6:	4b30      	ldr	r3, [pc, #192]	; (8000968 <TIM2_IRQHandler+0x280>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	2b03      	cmp	r3, #3
 80008ac:	d853      	bhi.n	8000956 <TIM2_IRQHandler+0x26e>
 80008ae:	a201      	add	r2, pc, #4	; (adr r2, 80008b4 <TIM2_IRQHandler+0x1cc>)
 80008b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b4:	080008c5 	.word	0x080008c5
 80008b8:	080008cb 	.word	0x080008cb
 80008bc:	080008d1 	.word	0x080008d1
 80008c0:	080008d7 	.word	0x080008d7
					case 0: current_wave = sine_wave_300Hz; break;
 80008c4:	4b32      	ldr	r3, [pc, #200]	; (8000990 <TIM2_IRQHandler+0x2a8>)
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	e008      	b.n	80008dc <TIM2_IRQHandler+0x1f4>
					case 1: current_wave = triangle_wave_300Hz; break;
 80008ca:	4b32      	ldr	r3, [pc, #200]	; (8000994 <TIM2_IRQHandler+0x2ac>)
 80008cc:	60fb      	str	r3, [r7, #12]
 80008ce:	e005      	b.n	80008dc <TIM2_IRQHandler+0x1f4>
					case 2: current_wave = sawtooth_wave_300Hz; break;
 80008d0:	4b31      	ldr	r3, [pc, #196]	; (8000998 <TIM2_IRQHandler+0x2b0>)
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	e002      	b.n	80008dc <TIM2_IRQHandler+0x1f4>
					case 3: current_wave = square_wave_300Hz; break;
 80008d6:	4b31      	ldr	r3, [pc, #196]	; (800099c <TIM2_IRQHandler+0x2b4>)
 80008d8:	60fb      	str	r3, [r7, #12]
 80008da:	bf00      	nop
				}
				break;
 80008dc:	e03b      	b.n	8000956 <TIM2_IRQHandler+0x26e>
			case 400:
				switch (waveform) {
 80008de:	4b22      	ldr	r3, [pc, #136]	; (8000968 <TIM2_IRQHandler+0x280>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	2b03      	cmp	r3, #3
 80008e4:	d839      	bhi.n	800095a <TIM2_IRQHandler+0x272>
 80008e6:	a201      	add	r2, pc, #4	; (adr r2, 80008ec <TIM2_IRQHandler+0x204>)
 80008e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008ec:	080008fd 	.word	0x080008fd
 80008f0:	08000903 	.word	0x08000903
 80008f4:	08000909 	.word	0x08000909
 80008f8:	0800090f 	.word	0x0800090f
					case 0: current_wave = sine_wave_400Hz; break;
 80008fc:	4b28      	ldr	r3, [pc, #160]	; (80009a0 <TIM2_IRQHandler+0x2b8>)
 80008fe:	60fb      	str	r3, [r7, #12]
 8000900:	e008      	b.n	8000914 <TIM2_IRQHandler+0x22c>
					case 1: current_wave = triangle_wave_400Hz; break;
 8000902:	4b28      	ldr	r3, [pc, #160]	; (80009a4 <TIM2_IRQHandler+0x2bc>)
 8000904:	60fb      	str	r3, [r7, #12]
 8000906:	e005      	b.n	8000914 <TIM2_IRQHandler+0x22c>
					case 2: current_wave = sawtooth_wave_400Hz; break;
 8000908:	4b27      	ldr	r3, [pc, #156]	; (80009a8 <TIM2_IRQHandler+0x2c0>)
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	e002      	b.n	8000914 <TIM2_IRQHandler+0x22c>
					case 3: current_wave = square_wave_400Hz; break;
 800090e:	4b27      	ldr	r3, [pc, #156]	; (80009ac <TIM2_IRQHandler+0x2c4>)
 8000910:	60fb      	str	r3, [r7, #12]
 8000912:	bf00      	nop
				}
				break;
 8000914:	e021      	b.n	800095a <TIM2_IRQHandler+0x272>
			case 500:
				switch (waveform) {
 8000916:	4b14      	ldr	r3, [pc, #80]	; (8000968 <TIM2_IRQHandler+0x280>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	2b03      	cmp	r3, #3
 800091c:	d850      	bhi.n	80009c0 <TIM2_IRQHandler+0x2d8>
 800091e:	a201      	add	r2, pc, #4	; (adr r2, 8000924 <TIM2_IRQHandler+0x23c>)
 8000920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000924:	08000935 	.word	0x08000935
 8000928:	0800093b 	.word	0x0800093b
 800092c:	08000941 	.word	0x08000941
 8000930:	08000947 	.word	0x08000947
					case 0: current_wave = sine_wave_500Hz; break;
 8000934:	4b1e      	ldr	r3, [pc, #120]	; (80009b0 <TIM2_IRQHandler+0x2c8>)
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	e008      	b.n	800094c <TIM2_IRQHandler+0x264>
					case 1: current_wave = triangle_wave_500Hz; break;
 800093a:	4b1e      	ldr	r3, [pc, #120]	; (80009b4 <TIM2_IRQHandler+0x2cc>)
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	e005      	b.n	800094c <TIM2_IRQHandler+0x264>
					case 2: current_wave = sawtooth_wave_500Hz; break;
 8000940:	4b1d      	ldr	r3, [pc, #116]	; (80009b8 <TIM2_IRQHandler+0x2d0>)
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	e002      	b.n	800094c <TIM2_IRQHandler+0x264>
					case 3: current_wave = square_wave_500Hz; break;
 8000946:	4b1d      	ldr	r3, [pc, #116]	; (80009bc <TIM2_IRQHandler+0x2d4>)
 8000948:	60fb      	str	r3, [r7, #12]
 800094a:	bf00      	nop
				}
			break;
 800094c:	e038      	b.n	80009c0 <TIM2_IRQHandler+0x2d8>
                break;
 800094e:	bf00      	nop
 8000950:	e037      	b.n	80009c2 <TIM2_IRQHandler+0x2da>
				break;
 8000952:	bf00      	nop
 8000954:	e035      	b.n	80009c2 <TIM2_IRQHandler+0x2da>
				break;
 8000956:	bf00      	nop
 8000958:	e033      	b.n	80009c2 <TIM2_IRQHandler+0x2da>
				break;
 800095a:	bf00      	nop
 800095c:	e031      	b.n	80009c2 <TIM2_IRQHandler+0x2da>
 800095e:	bf00      	nop
 8000960:	2000008c 	.word	0x2000008c
 8000964:	20000004 	.word	0x20000004
 8000968:	20000000 	.word	0x20000000
 800096c:	20000008 	.word	0x20000008
 8000970:	08003d6c 	.word	0x08003d6c
 8000974:	0800502c 	.word	0x0800502c
 8000978:	080049ec 	.word	0x080049ec
 800097c:	080043ac 	.word	0x080043ac
 8000980:	080030ec 	.word	0x080030ec
 8000984:	08003a4c 	.word	0x08003a4c
 8000988:	0800372c 	.word	0x0800372c
 800098c:	0800340c 	.word	0x0800340c
 8000990:	0800288c 	.word	0x0800288c
 8000994:	08002ed4 	.word	0x08002ed4
 8000998:	08002cbc 	.word	0x08002cbc
 800099c:	08002aa4 	.word	0x08002aa4
 80009a0:	0800224c 	.word	0x0800224c
 80009a4:	080026fc 	.word	0x080026fc
 80009a8:	0800256c 	.word	0x0800256c
 80009ac:	080023dc 	.word	0x080023dc
 80009b0:	08001d4c 	.word	0x08001d4c
 80009b4:	0800210c 	.word	0x0800210c
 80009b8:	08001fcc 	.word	0x08001fcc
 80009bc:	08001e8c 	.word	0x08001e8c
			break;
 80009c0:	bf00      	nop
        }

        if (current_wave) {
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d035      	beq.n	8000a34 <TIM2_IRQHandler+0x34c>
        	 if (waveform == 3) {  // Square wave
 80009c8:	4b22      	ldr	r3, [pc, #136]	; (8000a54 <TIM2_IRQHandler+0x36c>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	2b03      	cmp	r3, #3
 80009ce:	d11c      	bne.n	8000a0a <TIM2_IRQHandler+0x322>
        	            int high_time = (dutyCycle * modulo_value) / 100;
 80009d0:	4b21      	ldr	r3, [pc, #132]	; (8000a58 <TIM2_IRQHandler+0x370>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	693a      	ldr	r2, [r7, #16]
 80009d6:	fb02 f303 	mul.w	r3, r2, r3
 80009da:	4a20      	ldr	r2, [pc, #128]	; (8000a5c <TIM2_IRQHandler+0x374>)
 80009dc:	fb82 1203 	smull	r1, r2, r2, r3
 80009e0:	1152      	asrs	r2, r2, #5
 80009e2:	17db      	asrs	r3, r3, #31
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	607b      	str	r3, [r7, #4]
        	            if (i < high_time) {
 80009e8:	4b1d      	ldr	r3, [pc, #116]	; (8000a60 <TIM2_IRQHandler+0x378>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	687a      	ldr	r2, [r7, #4]
 80009ee:	429a      	cmp	r2, r3
 80009f0:	dd06      	ble.n	8000a00 <TIM2_IRQHandler+0x318>
        	                value_A = 0xFFF;  // Max value for your DAC
 80009f2:	f640 73ff 	movw	r3, #4095	; 0xfff
 80009f6:	82fb      	strh	r3, [r7, #22]
        	                value_B = 0xFFF;
 80009f8:	f640 73ff 	movw	r3, #4095	; 0xfff
 80009fc:	82bb      	strh	r3, [r7, #20]
 80009fe:	e013      	b.n	8000a28 <TIM2_IRQHandler+0x340>
        	            } else {
        	                value_A = 0x000;  // Min value for your DAC
 8000a00:	2300      	movs	r3, #0
 8000a02:	82fb      	strh	r3, [r7, #22]
        	                value_B = 0x000;
 8000a04:	2300      	movs	r3, #0
 8000a06:	82bb      	strh	r3, [r7, #20]
 8000a08:	e00e      	b.n	8000a28 <TIM2_IRQHandler+0x340>
        	            }
        	        } else {
        	            value_A = current_wave[i];
 8000a0a:	4b15      	ldr	r3, [pc, #84]	; (8000a60 <TIM2_IRQHandler+0x378>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	68fa      	ldr	r2, [r7, #12]
 8000a12:	4413      	add	r3, r2
 8000a14:	881b      	ldrh	r3, [r3, #0]
 8000a16:	82fb      	strh	r3, [r7, #22]
        	            value_B = current_wave[i + 1];
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <TIM2_IRQHandler+0x378>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	68fa      	ldr	r2, [r7, #12]
 8000a22:	4413      	add	r3, r2
 8000a24:	881b      	ldrh	r3, [r3, #0]
 8000a26:	82bb      	strh	r3, [r7, #20]
        	        }
        	        dac.DAC_write(value_A, value_B);
 8000a28:	8aba      	ldrh	r2, [r7, #20]
 8000a2a:	8afb      	ldrh	r3, [r7, #22]
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	480d      	ldr	r0, [pc, #52]	; (8000a64 <TIM2_IRQHandler+0x37c>)
 8000a30:	f7ff fc52 	bl	80002d8 <_ZN12External_DAC9DAC_writeEtt>
        }

        // Update index based on frequency
        i = (i + 2) % modulo_value;
 8000a34:	4b0a      	ldr	r3, [pc, #40]	; (8000a60 <TIM2_IRQHandler+0x378>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	3302      	adds	r3, #2
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	fb93 f2f2 	sdiv	r2, r3, r2
 8000a40:	6939      	ldr	r1, [r7, #16]
 8000a42:	fb01 f202 	mul.w	r2, r1, r2
 8000a46:	1a9b      	subs	r3, r3, r2
 8000a48:	4a05      	ldr	r2, [pc, #20]	; (8000a60 <TIM2_IRQHandler+0x378>)
 8000a4a:	6013      	str	r3, [r2, #0]
    }
}
 8000a4c:	bf00      	nop
 8000a4e:	3718      	adds	r7, #24
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	20000000 	.word	0x20000000
 8000a58:	20000008 	.word	0x20000008
 8000a5c:	51eb851f 	.word	0x51eb851f
 8000a60:	200000ac 	.word	0x200000ac
 8000a64:	20000088 	.word	0x20000088

08000a68 <main>:
//	        i = (i + 2) % 800;//(1000 * 500 / frequency);  // Assuming waveform arrays have 256 points and max frequency is 500 Hz
//	 }
//}

int main()
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
	HAL_Init();
 8000a6c:	f000 f938 	bl	8000ce0 <HAL_Init>
	SystemClock_Config();
 8000a70:	f000 f810 	bl	8000a94 <_Z18SystemClock_Configv>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000a74:	b662      	cpsie	i
}
 8000a76:	bf00      	nop
	__enable_irq();
	TIM2_init();
 8000a78:	f7ff fe0e 	bl	8000698 <_Z9TIM2_initv>
	keys.Keypad_init();
 8000a7c:	4803      	ldr	r0, [pc, #12]	; (8000a8c <main+0x24>)
 8000a7e:	f7ff fca5 	bl	80003cc <_ZN6Keypad11Keypad_initEv>
	dac.DAC_init();
 8000a82:	4803      	ldr	r0, [pc, #12]	; (8000a90 <main+0x28>)
 8000a84:	f7ff fbd0 	bl	8000228 <_ZN12External_DAC8DAC_initEv>

	while(1)
 8000a88:	e7fe      	b.n	8000a88 <main+0x20>
 8000a8a:	bf00      	nop
 8000a8c:	2000008c 	.word	0x2000008c
 8000a90:	20000088 	.word	0x20000088

08000a94 <_Z18SystemClock_Configv>:

	return 0;
}

void SystemClock_Config(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b096      	sub	sp, #88	; 0x58
 8000a98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a9a:	f107 0314 	add.w	r3, r7, #20
 8000a9e:	2244      	movs	r2, #68	; 0x44
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f001 f8c2 	bl	8001c2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa8:	463b      	mov	r3, r7
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
 8000ab4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ab6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000aba:	f000 fa81 	bl	8000fc0 <HAL_PWREx_ControlVoltageScaling>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	bf14      	ite	ne
 8000ac4:	2301      	movne	r3, #1
 8000ac6:	2300      	moveq	r3, #0
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8000ace:	f000 f842 	bl	8000b56 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000ad2:	2310      	movs	r3, #16
 8000ad4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000ade:	2360      	movs	r3, #96	; 0x60
 8000ae0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000aea:	2301      	movs	r3, #1
 8000aec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000aee:	2328      	movs	r3, #40	; 0x28
 8000af0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000af2:	2307      	movs	r3, #7
 8000af4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000af6:	2302      	movs	r3, #2
 8000af8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000afa:	2302      	movs	r3, #2
 8000afc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afe:	f107 0314 	add.w	r3, r7, #20
 8000b02:	4618      	mov	r0, r3
 8000b04:	f000 fab2 	bl	800106c <HAL_RCC_OscConfig>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	bf14      	ite	ne
 8000b0e:	2301      	movne	r3, #1
 8000b10:	2300      	moveq	r3, #0
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <_Z18SystemClock_Configv+0x88>
  {
    Error_Handler();
 8000b18:	f000 f81d 	bl	8000b56 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b1c:	230f      	movs	r3, #15
 8000b1e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b20:	2303      	movs	r3, #3
 8000b22:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b24:	2300      	movs	r3, #0
 8000b26:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b30:	463b      	mov	r3, r7
 8000b32:	2104      	movs	r1, #4
 8000b34:	4618      	mov	r0, r3
 8000b36:	f000 fe75 	bl	8001824 <HAL_RCC_ClockConfig>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	bf14      	ite	ne
 8000b40:	2301      	movne	r3, #1
 8000b42:	2300      	moveq	r3, #0
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 8000b4a:	f000 f804 	bl	8000b56 <Error_Handler>
  }
}
 8000b4e:	bf00      	nop
 8000b50:	3758      	adds	r7, #88	; 0x58
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}

08000b56 <Error_Handler>:
void Error_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b5a:	b672      	cpsid	i
}
 8000b5c:	bf00      	nop
  __disable_irq();
  while (1)
 8000b5e:	e7fe      	b.n	8000b5e <Error_Handler+0x8>

08000b60 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }

}
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d10a      	bne.n	8000b86 <_Z41__static_initialization_and_destruction_0ii+0x26>
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d105      	bne.n	8000b86 <_Z41__static_initialization_and_destruction_0ii+0x26>
External_DAC dac;
 8000b7a:	480a      	ldr	r0, [pc, #40]	; (8000ba4 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8000b7c:	f7ff fb24 	bl	80001c8 <_ZN12External_DACC1Ev>
Keypad keys;
 8000b80:	4809      	ldr	r0, [pc, #36]	; (8000ba8 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8000b82:	f7ff fbe7 	bl	8000354 <_ZN6KeypadC1Ev>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d107      	bne.n	8000b9c <_Z41__static_initialization_and_destruction_0ii+0x3c>
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d102      	bne.n	8000b9c <_Z41__static_initialization_and_destruction_0ii+0x3c>
External_DAC dac;
 8000b96:	4803      	ldr	r0, [pc, #12]	; (8000ba4 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8000b98:	f7ff fb26 	bl	80001e8 <_ZN12External_DACD1Ev>
}
 8000b9c:	bf00      	nop
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20000088 	.word	0x20000088
 8000ba8:	2000008c 	.word	0x2000008c

08000bac <_GLOBAL__sub_I_flagA2outpu>:
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000bb4:	2001      	movs	r0, #1
 8000bb6:	f7ff ffd3 	bl	8000b60 <_Z41__static_initialization_and_destruction_0ii>
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <_GLOBAL__sub_D_flagA2outpu>:
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	f7ff ffcb 	bl	8000b60 <_Z41__static_initialization_and_destruction_0ii>
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	; (8000c10 <HAL_MspInit+0x44>)
 8000bd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bd6:	4a0e      	ldr	r2, [pc, #56]	; (8000c10 <HAL_MspInit+0x44>)
 8000bd8:	f043 0301 	orr.w	r3, r3, #1
 8000bdc:	6613      	str	r3, [r2, #96]	; 0x60
 8000bde:	4b0c      	ldr	r3, [pc, #48]	; (8000c10 <HAL_MspInit+0x44>)
 8000be0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	607b      	str	r3, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bea:	4b09      	ldr	r3, [pc, #36]	; (8000c10 <HAL_MspInit+0x44>)
 8000bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bee:	4a08      	ldr	r2, [pc, #32]	; (8000c10 <HAL_MspInit+0x44>)
 8000bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bf4:	6593      	str	r3, [r2, #88]	; 0x58
 8000bf6:	4b06      	ldr	r3, [pc, #24]	; (8000c10 <HAL_MspInit+0x44>)
 8000bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bfe:	603b      	str	r3, [r7, #0]
 8000c00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c02:	bf00      	nop
 8000c04:	370c      	adds	r7, #12
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	40021000 	.word	0x40021000

08000c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c18:	e7fe      	b.n	8000c18 <NMI_Handler+0x4>

08000c1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c1e:	e7fe      	b.n	8000c1e <HardFault_Handler+0x4>

08000c20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c24:	e7fe      	b.n	8000c24 <MemManage_Handler+0x4>

08000c26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c26:	b480      	push	{r7}
 8000c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c2a:	e7fe      	b.n	8000c2a <BusFault_Handler+0x4>

08000c2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c30:	e7fe      	b.n	8000c30 <UsageFault_Handler+0x4>

08000c32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c32:	b480      	push	{r7}
 8000c34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr

08000c4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c60:	f000 f89a 	bl	8000d98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c6c:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <SystemInit+0x20>)
 8000c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c72:	4a05      	ldr	r2, [pc, #20]	; (8000c88 <SystemInit+0x20>)
 8000c74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cc4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c90:	f7ff ffea 	bl	8000c68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c94:	480c      	ldr	r0, [pc, #48]	; (8000cc8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c96:	490d      	ldr	r1, [pc, #52]	; (8000ccc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c98:	4a0d      	ldr	r2, [pc, #52]	; (8000cd0 <LoopForever+0xe>)
  movs r3, #0
 8000c9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c9c:	e002      	b.n	8000ca4 <LoopCopyDataInit>

08000c9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca2:	3304      	adds	r3, #4

08000ca4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca8:	d3f9      	bcc.n	8000c9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000caa:	4a0a      	ldr	r2, [pc, #40]	; (8000cd4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cac:	4c0a      	ldr	r4, [pc, #40]	; (8000cd8 <LoopForever+0x16>)
  movs r3, #0
 8000cae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb0:	e001      	b.n	8000cb6 <LoopFillZerobss>

08000cb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb4:	3204      	adds	r2, #4

08000cb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb8:	d3fb      	bcc.n	8000cb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cba:	f000 ffbf 	bl	8001c3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cbe:	f7ff fed3 	bl	8000a68 <main>

08000cc2 <LoopForever>:

LoopForever:
    b LoopForever
 8000cc2:	e7fe      	b.n	8000cc2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000cc4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000cc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ccc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000cd0:	080056cc 	.word	0x080056cc
  ldr r2, =_sbss
 8000cd4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000cd8:	200001f4 	.word	0x200001f4

08000cdc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cdc:	e7fe      	b.n	8000cdc <ADC1_2_IRQHandler>
	...

08000ce0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <HAL_Init+0x3c>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a0b      	ldr	r2, [pc, #44]	; (8000d1c <HAL_Init+0x3c>)
 8000cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cf4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cf6:	2003      	movs	r0, #3
 8000cf8:	f000 f920 	bl	8000f3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	f000 f80f 	bl	8000d20 <HAL_InitTick>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d002      	beq.n	8000d0e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	71fb      	strb	r3, [r7, #7]
 8000d0c:	e001      	b.n	8000d12 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d0e:	f7ff ff5d 	bl	8000bcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d12:	79fb      	ldrb	r3, [r7, #7]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40022000 	.word	0x40022000

08000d20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d2c:	4b17      	ldr	r3, [pc, #92]	; (8000d8c <HAL_InitTick+0x6c>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d023      	beq.n	8000d7c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d34:	4b16      	ldr	r3, [pc, #88]	; (8000d90 <HAL_InitTick+0x70>)
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	4b14      	ldr	r3, [pc, #80]	; (8000d8c <HAL_InitTick+0x6c>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 f91d 	bl	8000f8a <HAL_SYSTICK_Config>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d10f      	bne.n	8000d76 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2b0f      	cmp	r3, #15
 8000d5a:	d809      	bhi.n	8000d70 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	6879      	ldr	r1, [r7, #4]
 8000d60:	f04f 30ff 	mov.w	r0, #4294967295
 8000d64:	f000 f8f5 	bl	8000f52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d68:	4a0a      	ldr	r2, [pc, #40]	; (8000d94 <HAL_InitTick+0x74>)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6013      	str	r3, [r2, #0]
 8000d6e:	e007      	b.n	8000d80 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d70:	2301      	movs	r3, #1
 8000d72:	73fb      	strb	r3, [r7, #15]
 8000d74:	e004      	b.n	8000d80 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	73fb      	strb	r3, [r7, #15]
 8000d7a:	e001      	b.n	8000d80 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20000014 	.word	0x20000014
 8000d90:	2000000c 	.word	0x2000000c
 8000d94:	20000010 	.word	0x20000010

08000d98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <HAL_IncTick+0x20>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	461a      	mov	r2, r3
 8000da2:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <HAL_IncTick+0x24>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4413      	add	r3, r2
 8000da8:	4a04      	ldr	r2, [pc, #16]	; (8000dbc <HAL_IncTick+0x24>)
 8000daa:	6013      	str	r3, [r2, #0]
}
 8000dac:	bf00      	nop
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	20000014 	.word	0x20000014
 8000dbc:	200000b0 	.word	0x200000b0

08000dc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000dc4:	4b03      	ldr	r3, [pc, #12]	; (8000dd4 <HAL_GetTick+0x14>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	200000b0 	.word	0x200000b0

08000dd8 <__NVIC_SetPriorityGrouping>:
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000de8:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <__NVIC_SetPriorityGrouping+0x44>)
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dee:	68ba      	ldr	r2, [r7, #8]
 8000df0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000df4:	4013      	ands	r3, r2
 8000df6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e0a:	4a04      	ldr	r2, [pc, #16]	; (8000e1c <__NVIC_SetPriorityGrouping+0x44>)
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	60d3      	str	r3, [r2, #12]
}
 8000e10:	bf00      	nop
 8000e12:	3714      	adds	r7, #20
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_GetPriorityGrouping>:
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e24:	4b04      	ldr	r3, [pc, #16]	; (8000e38 <__NVIC_GetPriorityGrouping+0x18>)
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	0a1b      	lsrs	r3, r3, #8
 8000e2a:	f003 0307 	and.w	r3, r3, #7
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	6039      	str	r1, [r7, #0]
 8000e46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	db0a      	blt.n	8000e66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	b2da      	uxtb	r2, r3
 8000e54:	490c      	ldr	r1, [pc, #48]	; (8000e88 <__NVIC_SetPriority+0x4c>)
 8000e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5a:	0112      	lsls	r2, r2, #4
 8000e5c:	b2d2      	uxtb	r2, r2
 8000e5e:	440b      	add	r3, r1
 8000e60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e64:	e00a      	b.n	8000e7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	4908      	ldr	r1, [pc, #32]	; (8000e8c <__NVIC_SetPriority+0x50>)
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	f003 030f 	and.w	r3, r3, #15
 8000e72:	3b04      	subs	r3, #4
 8000e74:	0112      	lsls	r2, r2, #4
 8000e76:	b2d2      	uxtb	r2, r2
 8000e78:	440b      	add	r3, r1
 8000e7a:	761a      	strb	r2, [r3, #24]
}
 8000e7c:	bf00      	nop
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	e000e100 	.word	0xe000e100
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b089      	sub	sp, #36	; 0x24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	60b9      	str	r1, [r7, #8]
 8000e9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	f003 0307 	and.w	r3, r3, #7
 8000ea2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	f1c3 0307 	rsb	r3, r3, #7
 8000eaa:	2b04      	cmp	r3, #4
 8000eac:	bf28      	it	cs
 8000eae:	2304      	movcs	r3, #4
 8000eb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	3304      	adds	r3, #4
 8000eb6:	2b06      	cmp	r3, #6
 8000eb8:	d902      	bls.n	8000ec0 <NVIC_EncodePriority+0x30>
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	3b03      	subs	r3, #3
 8000ebe:	e000      	b.n	8000ec2 <NVIC_EncodePriority+0x32>
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	43da      	mvns	r2, r3
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	401a      	ands	r2, r3
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ed8:	f04f 31ff 	mov.w	r1, #4294967295
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee2:	43d9      	mvns	r1, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	4313      	orrs	r3, r2
         );
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3724      	adds	r7, #36	; 0x24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
	...

08000ef8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	3b01      	subs	r3, #1
 8000f04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f08:	d301      	bcc.n	8000f0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e00f      	b.n	8000f2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f0e:	4a0a      	ldr	r2, [pc, #40]	; (8000f38 <SysTick_Config+0x40>)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3b01      	subs	r3, #1
 8000f14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f16:	210f      	movs	r1, #15
 8000f18:	f04f 30ff 	mov.w	r0, #4294967295
 8000f1c:	f7ff ff8e 	bl	8000e3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <SysTick_Config+0x40>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f26:	4b04      	ldr	r3, [pc, #16]	; (8000f38 <SysTick_Config+0x40>)
 8000f28:	2207      	movs	r2, #7
 8000f2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	e000e010 	.word	0xe000e010

08000f3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f7ff ff47 	bl	8000dd8 <__NVIC_SetPriorityGrouping>
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b086      	sub	sp, #24
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	4603      	mov	r3, r0
 8000f5a:	60b9      	str	r1, [r7, #8]
 8000f5c:	607a      	str	r2, [r7, #4]
 8000f5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f64:	f7ff ff5c 	bl	8000e20 <__NVIC_GetPriorityGrouping>
 8000f68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	68b9      	ldr	r1, [r7, #8]
 8000f6e:	6978      	ldr	r0, [r7, #20]
 8000f70:	f7ff ff8e 	bl	8000e90 <NVIC_EncodePriority>
 8000f74:	4602      	mov	r2, r0
 8000f76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff ff5d 	bl	8000e3c <__NVIC_SetPriority>
}
 8000f82:	bf00      	nop
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b082      	sub	sp, #8
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f7ff ffb0 	bl	8000ef8 <SysTick_Config>
 8000f98:	4603      	mov	r3, r0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
	...

08000fa4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000fa8:	4b04      	ldr	r3, [pc, #16]	; (8000fbc <HAL_PWREx_GetVoltageRange+0x18>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	40007000 	.word	0x40007000

08000fc0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000fce:	d130      	bne.n	8001032 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fd0:	4b23      	ldr	r3, [pc, #140]	; (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000fd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000fdc:	d038      	beq.n	8001050 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fde:	4b20      	ldr	r3, [pc, #128]	; (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000fe6:	4a1e      	ldr	r2, [pc, #120]	; (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fe8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000fee:	4b1d      	ldr	r3, [pc, #116]	; (8001064 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2232      	movs	r2, #50	; 0x32
 8000ff4:	fb02 f303 	mul.w	r3, r2, r3
 8000ff8:	4a1b      	ldr	r2, [pc, #108]	; (8001068 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8000ffe:	0c9b      	lsrs	r3, r3, #18
 8001000:	3301      	adds	r3, #1
 8001002:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001004:	e002      	b.n	800100c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	3b01      	subs	r3, #1
 800100a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800100c:	4b14      	ldr	r3, [pc, #80]	; (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800100e:	695b      	ldr	r3, [r3, #20]
 8001010:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001014:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001018:	d102      	bne.n	8001020 <HAL_PWREx_ControlVoltageScaling+0x60>
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d1f2      	bne.n	8001006 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001020:	4b0f      	ldr	r3, [pc, #60]	; (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001022:	695b      	ldr	r3, [r3, #20]
 8001024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001028:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800102c:	d110      	bne.n	8001050 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800102e:	2303      	movs	r3, #3
 8001030:	e00f      	b.n	8001052 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001032:	4b0b      	ldr	r3, [pc, #44]	; (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800103a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800103e:	d007      	beq.n	8001050 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001040:	4b07      	ldr	r3, [pc, #28]	; (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001048:	4a05      	ldr	r2, [pc, #20]	; (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800104a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800104e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001050:	2300      	movs	r3, #0
}
 8001052:	4618      	mov	r0, r3
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	40007000 	.word	0x40007000
 8001064:	2000000c 	.word	0x2000000c
 8001068:	431bde83 	.word	0x431bde83

0800106c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b088      	sub	sp, #32
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d101      	bne.n	800107e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	e3ca      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800107e:	4b97      	ldr	r3, [pc, #604]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	f003 030c 	and.w	r3, r3, #12
 8001086:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001088:	4b94      	ldr	r3, [pc, #592]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	f003 0303 	and.w	r3, r3, #3
 8001090:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f003 0310 	and.w	r3, r3, #16
 800109a:	2b00      	cmp	r3, #0
 800109c:	f000 80e4 	beq.w	8001268 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d007      	beq.n	80010b6 <HAL_RCC_OscConfig+0x4a>
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	2b0c      	cmp	r3, #12
 80010aa:	f040 808b 	bne.w	80011c4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	f040 8087 	bne.w	80011c4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80010b6:	4b89      	ldr	r3, [pc, #548]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d005      	beq.n	80010ce <HAL_RCC_OscConfig+0x62>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	699b      	ldr	r3, [r3, #24]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d101      	bne.n	80010ce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e3a2      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6a1a      	ldr	r2, [r3, #32]
 80010d2:	4b82      	ldr	r3, [pc, #520]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 0308 	and.w	r3, r3, #8
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d004      	beq.n	80010e8 <HAL_RCC_OscConfig+0x7c>
 80010de:	4b7f      	ldr	r3, [pc, #508]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010e6:	e005      	b.n	80010f4 <HAL_RCC_OscConfig+0x88>
 80010e8:	4b7c      	ldr	r3, [pc, #496]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 80010ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010ee:	091b      	lsrs	r3, r3, #4
 80010f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d223      	bcs.n	8001140 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6a1b      	ldr	r3, [r3, #32]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f000 fd1d 	bl	8001b3c <RCC_SetFlashLatencyFromMSIRange>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001108:	2301      	movs	r3, #1
 800110a:	e383      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800110c:	4b73      	ldr	r3, [pc, #460]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a72      	ldr	r2, [pc, #456]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001112:	f043 0308 	orr.w	r3, r3, #8
 8001116:	6013      	str	r3, [r2, #0]
 8001118:	4b70      	ldr	r3, [pc, #448]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6a1b      	ldr	r3, [r3, #32]
 8001124:	496d      	ldr	r1, [pc, #436]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001126:	4313      	orrs	r3, r2
 8001128:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800112a:	4b6c      	ldr	r3, [pc, #432]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	69db      	ldr	r3, [r3, #28]
 8001136:	021b      	lsls	r3, r3, #8
 8001138:	4968      	ldr	r1, [pc, #416]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 800113a:	4313      	orrs	r3, r2
 800113c:	604b      	str	r3, [r1, #4]
 800113e:	e025      	b.n	800118c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001140:	4b66      	ldr	r3, [pc, #408]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a65      	ldr	r2, [pc, #404]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001146:	f043 0308 	orr.w	r3, r3, #8
 800114a:	6013      	str	r3, [r2, #0]
 800114c:	4b63      	ldr	r3, [pc, #396]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6a1b      	ldr	r3, [r3, #32]
 8001158:	4960      	ldr	r1, [pc, #384]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 800115a:	4313      	orrs	r3, r2
 800115c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800115e:	4b5f      	ldr	r3, [pc, #380]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	69db      	ldr	r3, [r3, #28]
 800116a:	021b      	lsls	r3, r3, #8
 800116c:	495b      	ldr	r1, [pc, #364]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 800116e:	4313      	orrs	r3, r2
 8001170:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d109      	bne.n	800118c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6a1b      	ldr	r3, [r3, #32]
 800117c:	4618      	mov	r0, r3
 800117e:	f000 fcdd 	bl	8001b3c <RCC_SetFlashLatencyFromMSIRange>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e343      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800118c:	f000 fc4a 	bl	8001a24 <HAL_RCC_GetSysClockFreq>
 8001190:	4602      	mov	r2, r0
 8001192:	4b52      	ldr	r3, [pc, #328]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	091b      	lsrs	r3, r3, #4
 8001198:	f003 030f 	and.w	r3, r3, #15
 800119c:	4950      	ldr	r1, [pc, #320]	; (80012e0 <HAL_RCC_OscConfig+0x274>)
 800119e:	5ccb      	ldrb	r3, [r1, r3]
 80011a0:	f003 031f 	and.w	r3, r3, #31
 80011a4:	fa22 f303 	lsr.w	r3, r2, r3
 80011a8:	4a4e      	ldr	r2, [pc, #312]	; (80012e4 <HAL_RCC_OscConfig+0x278>)
 80011aa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80011ac:	4b4e      	ldr	r3, [pc, #312]	; (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fdb5 	bl	8000d20 <HAL_InitTick>
 80011b6:	4603      	mov	r3, r0
 80011b8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d052      	beq.n	8001266 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
 80011c2:	e327      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d032      	beq.n	8001232 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80011cc:	4b43      	ldr	r3, [pc, #268]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a42      	ldr	r2, [pc, #264]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 80011d2:	f043 0301 	orr.w	r3, r3, #1
 80011d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80011d8:	f7ff fdf2 	bl	8000dc0 <HAL_GetTick>
 80011dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011de:	e008      	b.n	80011f2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011e0:	f7ff fdee 	bl	8000dc0 <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d901      	bls.n	80011f2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80011ee:	2303      	movs	r3, #3
 80011f0:	e310      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011f2:	4b3a      	ldr	r3, [pc, #232]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0302 	and.w	r3, r3, #2
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d0f0      	beq.n	80011e0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011fe:	4b37      	ldr	r3, [pc, #220]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a36      	ldr	r2, [pc, #216]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001204:	f043 0308 	orr.w	r3, r3, #8
 8001208:	6013      	str	r3, [r2, #0]
 800120a:	4b34      	ldr	r3, [pc, #208]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6a1b      	ldr	r3, [r3, #32]
 8001216:	4931      	ldr	r1, [pc, #196]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001218:	4313      	orrs	r3, r2
 800121a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800121c:	4b2f      	ldr	r3, [pc, #188]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	69db      	ldr	r3, [r3, #28]
 8001228:	021b      	lsls	r3, r3, #8
 800122a:	492c      	ldr	r1, [pc, #176]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 800122c:	4313      	orrs	r3, r2
 800122e:	604b      	str	r3, [r1, #4]
 8001230:	e01a      	b.n	8001268 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001232:	4b2a      	ldr	r3, [pc, #168]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a29      	ldr	r2, [pc, #164]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001238:	f023 0301 	bic.w	r3, r3, #1
 800123c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800123e:	f7ff fdbf 	bl	8000dc0 <HAL_GetTick>
 8001242:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001244:	e008      	b.n	8001258 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001246:	f7ff fdbb 	bl	8000dc0 <HAL_GetTick>
 800124a:	4602      	mov	r2, r0
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	2b02      	cmp	r3, #2
 8001252:	d901      	bls.n	8001258 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001254:	2303      	movs	r3, #3
 8001256:	e2dd      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001258:	4b20      	ldr	r3, [pc, #128]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f003 0302 	and.w	r3, r3, #2
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1f0      	bne.n	8001246 <HAL_RCC_OscConfig+0x1da>
 8001264:	e000      	b.n	8001268 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001266:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 0301 	and.w	r3, r3, #1
 8001270:	2b00      	cmp	r3, #0
 8001272:	d074      	beq.n	800135e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	2b08      	cmp	r3, #8
 8001278:	d005      	beq.n	8001286 <HAL_RCC_OscConfig+0x21a>
 800127a:	69bb      	ldr	r3, [r7, #24]
 800127c:	2b0c      	cmp	r3, #12
 800127e:	d10e      	bne.n	800129e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	2b03      	cmp	r3, #3
 8001284:	d10b      	bne.n	800129e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001286:	4b15      	ldr	r3, [pc, #84]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d064      	beq.n	800135c <HAL_RCC_OscConfig+0x2f0>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d160      	bne.n	800135c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e2ba      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012a6:	d106      	bne.n	80012b6 <HAL_RCC_OscConfig+0x24a>
 80012a8:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a0b      	ldr	r2, [pc, #44]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 80012ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012b2:	6013      	str	r3, [r2, #0]
 80012b4:	e026      	b.n	8001304 <HAL_RCC_OscConfig+0x298>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012be:	d115      	bne.n	80012ec <HAL_RCC_OscConfig+0x280>
 80012c0:	4b06      	ldr	r3, [pc, #24]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a05      	ldr	r2, [pc, #20]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 80012c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012ca:	6013      	str	r3, [r2, #0]
 80012cc:	4b03      	ldr	r3, [pc, #12]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a02      	ldr	r2, [pc, #8]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 80012d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d6:	6013      	str	r3, [r2, #0]
 80012d8:	e014      	b.n	8001304 <HAL_RCC_OscConfig+0x298>
 80012da:	bf00      	nop
 80012dc:	40021000 	.word	0x40021000
 80012e0:	0800567c 	.word	0x0800567c
 80012e4:	2000000c 	.word	0x2000000c
 80012e8:	20000010 	.word	0x20000010
 80012ec:	4ba0      	ldr	r3, [pc, #640]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a9f      	ldr	r2, [pc, #636]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80012f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012f6:	6013      	str	r3, [r2, #0]
 80012f8:	4b9d      	ldr	r3, [pc, #628]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a9c      	ldr	r2, [pc, #624]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80012fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d013      	beq.n	8001334 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800130c:	f7ff fd58 	bl	8000dc0 <HAL_GetTick>
 8001310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001312:	e008      	b.n	8001326 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001314:	f7ff fd54 	bl	8000dc0 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b64      	cmp	r3, #100	; 0x64
 8001320:	d901      	bls.n	8001326 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e276      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001326:	4b92      	ldr	r3, [pc, #584]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d0f0      	beq.n	8001314 <HAL_RCC_OscConfig+0x2a8>
 8001332:	e014      	b.n	800135e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001334:	f7ff fd44 	bl	8000dc0 <HAL_GetTick>
 8001338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800133c:	f7ff fd40 	bl	8000dc0 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b64      	cmp	r3, #100	; 0x64
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e262      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800134e:	4b88      	ldr	r3, [pc, #544]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d1f0      	bne.n	800133c <HAL_RCC_OscConfig+0x2d0>
 800135a:	e000      	b.n	800135e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800135c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d060      	beq.n	800142c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	2b04      	cmp	r3, #4
 800136e:	d005      	beq.n	800137c <HAL_RCC_OscConfig+0x310>
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	2b0c      	cmp	r3, #12
 8001374:	d119      	bne.n	80013aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	2b02      	cmp	r3, #2
 800137a:	d116      	bne.n	80013aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800137c:	4b7c      	ldr	r3, [pc, #496]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001384:	2b00      	cmp	r3, #0
 8001386:	d005      	beq.n	8001394 <HAL_RCC_OscConfig+0x328>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d101      	bne.n	8001394 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e23f      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001394:	4b76      	ldr	r3, [pc, #472]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	691b      	ldr	r3, [r3, #16]
 80013a0:	061b      	lsls	r3, r3, #24
 80013a2:	4973      	ldr	r1, [pc, #460]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80013a4:	4313      	orrs	r3, r2
 80013a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013a8:	e040      	b.n	800142c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d023      	beq.n	80013fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013b2:	4b6f      	ldr	r3, [pc, #444]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a6e      	ldr	r2, [pc, #440]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80013b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013be:	f7ff fcff 	bl	8000dc0 <HAL_GetTick>
 80013c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013c4:	e008      	b.n	80013d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013c6:	f7ff fcfb 	bl	8000dc0 <HAL_GetTick>
 80013ca:	4602      	mov	r2, r0
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d901      	bls.n	80013d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80013d4:	2303      	movs	r3, #3
 80013d6:	e21d      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013d8:	4b65      	ldr	r3, [pc, #404]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d0f0      	beq.n	80013c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013e4:	4b62      	ldr	r3, [pc, #392]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	691b      	ldr	r3, [r3, #16]
 80013f0:	061b      	lsls	r3, r3, #24
 80013f2:	495f      	ldr	r1, [pc, #380]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80013f4:	4313      	orrs	r3, r2
 80013f6:	604b      	str	r3, [r1, #4]
 80013f8:	e018      	b.n	800142c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013fa:	4b5d      	ldr	r3, [pc, #372]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a5c      	ldr	r2, [pc, #368]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 8001400:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001404:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001406:	f7ff fcdb 	bl	8000dc0 <HAL_GetTick>
 800140a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800140c:	e008      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800140e:	f7ff fcd7 	bl	8000dc0 <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	2b02      	cmp	r3, #2
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e1f9      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001420:	4b53      	ldr	r3, [pc, #332]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001428:	2b00      	cmp	r3, #0
 800142a:	d1f0      	bne.n	800140e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0308 	and.w	r3, r3, #8
 8001434:	2b00      	cmp	r3, #0
 8001436:	d03c      	beq.n	80014b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	695b      	ldr	r3, [r3, #20]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d01c      	beq.n	800147a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001440:	4b4b      	ldr	r3, [pc, #300]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 8001442:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001446:	4a4a      	ldr	r2, [pc, #296]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 8001448:	f043 0301 	orr.w	r3, r3, #1
 800144c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001450:	f7ff fcb6 	bl	8000dc0 <HAL_GetTick>
 8001454:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001456:	e008      	b.n	800146a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001458:	f7ff fcb2 	bl	8000dc0 <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e1d4      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800146a:	4b41      	ldr	r3, [pc, #260]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 800146c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001470:	f003 0302 	and.w	r3, r3, #2
 8001474:	2b00      	cmp	r3, #0
 8001476:	d0ef      	beq.n	8001458 <HAL_RCC_OscConfig+0x3ec>
 8001478:	e01b      	b.n	80014b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800147a:	4b3d      	ldr	r3, [pc, #244]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 800147c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001480:	4a3b      	ldr	r2, [pc, #236]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 8001482:	f023 0301 	bic.w	r3, r3, #1
 8001486:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800148a:	f7ff fc99 	bl	8000dc0 <HAL_GetTick>
 800148e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001490:	e008      	b.n	80014a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001492:	f7ff fc95 	bl	8000dc0 <HAL_GetTick>
 8001496:	4602      	mov	r2, r0
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	2b02      	cmp	r3, #2
 800149e:	d901      	bls.n	80014a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e1b7      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014a4:	4b32      	ldr	r3, [pc, #200]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80014a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1ef      	bne.n	8001492 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0304 	and.w	r3, r3, #4
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	f000 80a6 	beq.w	800160c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014c0:	2300      	movs	r3, #0
 80014c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80014c4:	4b2a      	ldr	r3, [pc, #168]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80014c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d10d      	bne.n	80014ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014d0:	4b27      	ldr	r3, [pc, #156]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80014d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014d4:	4a26      	ldr	r2, [pc, #152]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80014d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014da:	6593      	str	r3, [r2, #88]	; 0x58
 80014dc:	4b24      	ldr	r3, [pc, #144]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 80014de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014e8:	2301      	movs	r3, #1
 80014ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014ec:	4b21      	ldr	r3, [pc, #132]	; (8001574 <HAL_RCC_OscConfig+0x508>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d118      	bne.n	800152a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014f8:	4b1e      	ldr	r3, [pc, #120]	; (8001574 <HAL_RCC_OscConfig+0x508>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a1d      	ldr	r2, [pc, #116]	; (8001574 <HAL_RCC_OscConfig+0x508>)
 80014fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001502:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001504:	f7ff fc5c 	bl	8000dc0 <HAL_GetTick>
 8001508:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800150a:	e008      	b.n	800151e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800150c:	f7ff fc58 	bl	8000dc0 <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	2b02      	cmp	r3, #2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e17a      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800151e:	4b15      	ldr	r3, [pc, #84]	; (8001574 <HAL_RCC_OscConfig+0x508>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001526:	2b00      	cmp	r3, #0
 8001528:	d0f0      	beq.n	800150c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	2b01      	cmp	r3, #1
 8001530:	d108      	bne.n	8001544 <HAL_RCC_OscConfig+0x4d8>
 8001532:	4b0f      	ldr	r3, [pc, #60]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 8001534:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001538:	4a0d      	ldr	r2, [pc, #52]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 800153a:	f043 0301 	orr.w	r3, r3, #1
 800153e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001542:	e029      	b.n	8001598 <HAL_RCC_OscConfig+0x52c>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	2b05      	cmp	r3, #5
 800154a:	d115      	bne.n	8001578 <HAL_RCC_OscConfig+0x50c>
 800154c:	4b08      	ldr	r3, [pc, #32]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 800154e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001552:	4a07      	ldr	r2, [pc, #28]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 8001554:	f043 0304 	orr.w	r3, r3, #4
 8001558:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800155c:	4b04      	ldr	r3, [pc, #16]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 800155e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001562:	4a03      	ldr	r2, [pc, #12]	; (8001570 <HAL_RCC_OscConfig+0x504>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800156c:	e014      	b.n	8001598 <HAL_RCC_OscConfig+0x52c>
 800156e:	bf00      	nop
 8001570:	40021000 	.word	0x40021000
 8001574:	40007000 	.word	0x40007000
 8001578:	4b9c      	ldr	r3, [pc, #624]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 800157a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800157e:	4a9b      	ldr	r2, [pc, #620]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 8001580:	f023 0301 	bic.w	r3, r3, #1
 8001584:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001588:	4b98      	ldr	r3, [pc, #608]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 800158a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800158e:	4a97      	ldr	r2, [pc, #604]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 8001590:	f023 0304 	bic.w	r3, r3, #4
 8001594:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d016      	beq.n	80015ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015a0:	f7ff fc0e 	bl	8000dc0 <HAL_GetTick>
 80015a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015a6:	e00a      	b.n	80015be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015a8:	f7ff fc0a 	bl	8000dc0 <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e12a      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015be:	4b8b      	ldr	r3, [pc, #556]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 80015c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015c4:	f003 0302 	and.w	r3, r3, #2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d0ed      	beq.n	80015a8 <HAL_RCC_OscConfig+0x53c>
 80015cc:	e015      	b.n	80015fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015ce:	f7ff fbf7 	bl	8000dc0 <HAL_GetTick>
 80015d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015d4:	e00a      	b.n	80015ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015d6:	f7ff fbf3 	bl	8000dc0 <HAL_GetTick>
 80015da:	4602      	mov	r2, r0
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d901      	bls.n	80015ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80015e8:	2303      	movs	r3, #3
 80015ea:	e113      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015ec:	4b7f      	ldr	r3, [pc, #508]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 80015ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1ed      	bne.n	80015d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015fa:	7ffb      	ldrb	r3, [r7, #31]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d105      	bne.n	800160c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001600:	4b7a      	ldr	r3, [pc, #488]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 8001602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001604:	4a79      	ldr	r2, [pc, #484]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 8001606:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800160a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001610:	2b00      	cmp	r3, #0
 8001612:	f000 80fe 	beq.w	8001812 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161a:	2b02      	cmp	r3, #2
 800161c:	f040 80d0 	bne.w	80017c0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001620:	4b72      	ldr	r3, [pc, #456]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	f003 0203 	and.w	r2, r3, #3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001630:	429a      	cmp	r2, r3
 8001632:	d130      	bne.n	8001696 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163e:	3b01      	subs	r3, #1
 8001640:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001642:	429a      	cmp	r2, r3
 8001644:	d127      	bne.n	8001696 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001650:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001652:	429a      	cmp	r2, r3
 8001654:	d11f      	bne.n	8001696 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001660:	2a07      	cmp	r2, #7
 8001662:	bf14      	ite	ne
 8001664:	2201      	movne	r2, #1
 8001666:	2200      	moveq	r2, #0
 8001668:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800166a:	4293      	cmp	r3, r2
 800166c:	d113      	bne.n	8001696 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001678:	085b      	lsrs	r3, r3, #1
 800167a:	3b01      	subs	r3, #1
 800167c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800167e:	429a      	cmp	r2, r3
 8001680:	d109      	bne.n	8001696 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168c:	085b      	lsrs	r3, r3, #1
 800168e:	3b01      	subs	r3, #1
 8001690:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001692:	429a      	cmp	r2, r3
 8001694:	d06e      	beq.n	8001774 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001696:	69bb      	ldr	r3, [r7, #24]
 8001698:	2b0c      	cmp	r3, #12
 800169a:	d069      	beq.n	8001770 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800169c:	4b53      	ldr	r3, [pc, #332]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d105      	bne.n	80016b4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80016a8:	4b50      	ldr	r3, [pc, #320]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e0ad      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80016b8:	4b4c      	ldr	r3, [pc, #304]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a4b      	ldr	r2, [pc, #300]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 80016be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016c2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80016c4:	f7ff fb7c 	bl	8000dc0 <HAL_GetTick>
 80016c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016ca:	e008      	b.n	80016de <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016cc:	f7ff fb78 	bl	8000dc0 <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d901      	bls.n	80016de <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e09a      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016de:	4b43      	ldr	r3, [pc, #268]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d1f0      	bne.n	80016cc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016ea:	4b40      	ldr	r3, [pc, #256]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 80016ec:	68da      	ldr	r2, [r3, #12]
 80016ee:	4b40      	ldr	r3, [pc, #256]	; (80017f0 <HAL_RCC_OscConfig+0x784>)
 80016f0:	4013      	ands	r3, r2
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80016fa:	3a01      	subs	r2, #1
 80016fc:	0112      	lsls	r2, r2, #4
 80016fe:	4311      	orrs	r1, r2
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001704:	0212      	lsls	r2, r2, #8
 8001706:	4311      	orrs	r1, r2
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800170c:	0852      	lsrs	r2, r2, #1
 800170e:	3a01      	subs	r2, #1
 8001710:	0552      	lsls	r2, r2, #21
 8001712:	4311      	orrs	r1, r2
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001718:	0852      	lsrs	r2, r2, #1
 800171a:	3a01      	subs	r2, #1
 800171c:	0652      	lsls	r2, r2, #25
 800171e:	4311      	orrs	r1, r2
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001724:	0912      	lsrs	r2, r2, #4
 8001726:	0452      	lsls	r2, r2, #17
 8001728:	430a      	orrs	r2, r1
 800172a:	4930      	ldr	r1, [pc, #192]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 800172c:	4313      	orrs	r3, r2
 800172e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001730:	4b2e      	ldr	r3, [pc, #184]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a2d      	ldr	r2, [pc, #180]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 8001736:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800173a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800173c:	4b2b      	ldr	r3, [pc, #172]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	4a2a      	ldr	r2, [pc, #168]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 8001742:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001746:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001748:	f7ff fb3a 	bl	8000dc0 <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001750:	f7ff fb36 	bl	8000dc0 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b02      	cmp	r3, #2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e058      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001762:	4b22      	ldr	r3, [pc, #136]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0f0      	beq.n	8001750 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800176e:	e050      	b.n	8001812 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e04f      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001774:	4b1d      	ldr	r3, [pc, #116]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d148      	bne.n	8001812 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001780:	4b1a      	ldr	r3, [pc, #104]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a19      	ldr	r2, [pc, #100]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 8001786:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800178a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800178c:	4b17      	ldr	r3, [pc, #92]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	4a16      	ldr	r2, [pc, #88]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 8001792:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001796:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001798:	f7ff fb12 	bl	8000dc0 <HAL_GetTick>
 800179c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800179e:	e008      	b.n	80017b2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017a0:	f7ff fb0e 	bl	8000dc0 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e030      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017b2:	4b0e      	ldr	r3, [pc, #56]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d0f0      	beq.n	80017a0 <HAL_RCC_OscConfig+0x734>
 80017be:	e028      	b.n	8001812 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	2b0c      	cmp	r3, #12
 80017c4:	d023      	beq.n	800180e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017c6:	4b09      	ldr	r3, [pc, #36]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a08      	ldr	r2, [pc, #32]	; (80017ec <HAL_RCC_OscConfig+0x780>)
 80017cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80017d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d2:	f7ff faf5 	bl	8000dc0 <HAL_GetTick>
 80017d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017d8:	e00c      	b.n	80017f4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017da:	f7ff faf1 	bl	8000dc0 <HAL_GetTick>
 80017de:	4602      	mov	r2, r0
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d905      	bls.n	80017f4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e013      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
 80017ec:	40021000 	.word	0x40021000
 80017f0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017f4:	4b09      	ldr	r3, [pc, #36]	; (800181c <HAL_RCC_OscConfig+0x7b0>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d1ec      	bne.n	80017da <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001800:	4b06      	ldr	r3, [pc, #24]	; (800181c <HAL_RCC_OscConfig+0x7b0>)
 8001802:	68da      	ldr	r2, [r3, #12]
 8001804:	4905      	ldr	r1, [pc, #20]	; (800181c <HAL_RCC_OscConfig+0x7b0>)
 8001806:	4b06      	ldr	r3, [pc, #24]	; (8001820 <HAL_RCC_OscConfig+0x7b4>)
 8001808:	4013      	ands	r3, r2
 800180a:	60cb      	str	r3, [r1, #12]
 800180c:	e001      	b.n	8001812 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e000      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001812:	2300      	movs	r3, #0
}
 8001814:	4618      	mov	r0, r3
 8001816:	3720      	adds	r7, #32
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40021000 	.word	0x40021000
 8001820:	feeefffc 	.word	0xfeeefffc

08001824 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d101      	bne.n	8001838 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e0e7      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001838:	4b75      	ldr	r3, [pc, #468]	; (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0307 	and.w	r3, r3, #7
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	429a      	cmp	r2, r3
 8001844:	d910      	bls.n	8001868 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001846:	4b72      	ldr	r3, [pc, #456]	; (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f023 0207 	bic.w	r2, r3, #7
 800184e:	4970      	ldr	r1, [pc, #448]	; (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	4313      	orrs	r3, r2
 8001854:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001856:	4b6e      	ldr	r3, [pc, #440]	; (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0307 	and.w	r3, r3, #7
 800185e:	683a      	ldr	r2, [r7, #0]
 8001860:	429a      	cmp	r2, r3
 8001862:	d001      	beq.n	8001868 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e0cf      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0302 	and.w	r3, r3, #2
 8001870:	2b00      	cmp	r3, #0
 8001872:	d010      	beq.n	8001896 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	4b66      	ldr	r3, [pc, #408]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001880:	429a      	cmp	r2, r3
 8001882:	d908      	bls.n	8001896 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001884:	4b63      	ldr	r3, [pc, #396]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	4960      	ldr	r1, [pc, #384]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 8001892:	4313      	orrs	r3, r2
 8001894:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d04c      	beq.n	800193c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b03      	cmp	r3, #3
 80018a8:	d107      	bne.n	80018ba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018aa:	4b5a      	ldr	r3, [pc, #360]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d121      	bne.n	80018fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e0a6      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d107      	bne.n	80018d2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018c2:	4b54      	ldr	r3, [pc, #336]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d115      	bne.n	80018fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e09a      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d107      	bne.n	80018ea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80018da:	4b4e      	ldr	r3, [pc, #312]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d109      	bne.n	80018fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e08e      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018ea:	4b4a      	ldr	r3, [pc, #296]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d101      	bne.n	80018fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e086      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018fa:	4b46      	ldr	r3, [pc, #280]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f023 0203 	bic.w	r2, r3, #3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	4943      	ldr	r1, [pc, #268]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 8001908:	4313      	orrs	r3, r2
 800190a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800190c:	f7ff fa58 	bl	8000dc0 <HAL_GetTick>
 8001910:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001912:	e00a      	b.n	800192a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001914:	f7ff fa54 	bl	8000dc0 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001922:	4293      	cmp	r3, r2
 8001924:	d901      	bls.n	800192a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e06e      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800192a:	4b3a      	ldr	r3, [pc, #232]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f003 020c 	and.w	r2, r3, #12
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	429a      	cmp	r2, r3
 800193a:	d1eb      	bne.n	8001914 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d010      	beq.n	800196a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	689a      	ldr	r2, [r3, #8]
 800194c:	4b31      	ldr	r3, [pc, #196]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001954:	429a      	cmp	r2, r3
 8001956:	d208      	bcs.n	800196a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001958:	4b2e      	ldr	r3, [pc, #184]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	492b      	ldr	r1, [pc, #172]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 8001966:	4313      	orrs	r3, r2
 8001968:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800196a:	4b29      	ldr	r3, [pc, #164]	; (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0307 	and.w	r3, r3, #7
 8001972:	683a      	ldr	r2, [r7, #0]
 8001974:	429a      	cmp	r2, r3
 8001976:	d210      	bcs.n	800199a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001978:	4b25      	ldr	r3, [pc, #148]	; (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f023 0207 	bic.w	r2, r3, #7
 8001980:	4923      	ldr	r1, [pc, #140]	; (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	4313      	orrs	r3, r2
 8001986:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001988:	4b21      	ldr	r3, [pc, #132]	; (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0307 	and.w	r3, r3, #7
 8001990:	683a      	ldr	r2, [r7, #0]
 8001992:	429a      	cmp	r2, r3
 8001994:	d001      	beq.n	800199a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e036      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0304 	and.w	r3, r3, #4
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d008      	beq.n	80019b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019a6:	4b1b      	ldr	r3, [pc, #108]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	4918      	ldr	r1, [pc, #96]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80019b4:	4313      	orrs	r3, r2
 80019b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0308 	and.w	r3, r3, #8
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d009      	beq.n	80019d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019c4:	4b13      	ldr	r3, [pc, #76]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	691b      	ldr	r3, [r3, #16]
 80019d0:	00db      	lsls	r3, r3, #3
 80019d2:	4910      	ldr	r1, [pc, #64]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80019d4:	4313      	orrs	r3, r2
 80019d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019d8:	f000 f824 	bl	8001a24 <HAL_RCC_GetSysClockFreq>
 80019dc:	4602      	mov	r2, r0
 80019de:	4b0d      	ldr	r3, [pc, #52]	; (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	091b      	lsrs	r3, r3, #4
 80019e4:	f003 030f 	and.w	r3, r3, #15
 80019e8:	490b      	ldr	r1, [pc, #44]	; (8001a18 <HAL_RCC_ClockConfig+0x1f4>)
 80019ea:	5ccb      	ldrb	r3, [r1, r3]
 80019ec:	f003 031f 	and.w	r3, r3, #31
 80019f0:	fa22 f303 	lsr.w	r3, r2, r3
 80019f4:	4a09      	ldr	r2, [pc, #36]	; (8001a1c <HAL_RCC_ClockConfig+0x1f8>)
 80019f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80019f8:	4b09      	ldr	r3, [pc, #36]	; (8001a20 <HAL_RCC_ClockConfig+0x1fc>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7ff f98f 	bl	8000d20 <HAL_InitTick>
 8001a02:	4603      	mov	r3, r0
 8001a04:	72fb      	strb	r3, [r7, #11]

  return status;
 8001a06:	7afb      	ldrb	r3, [r7, #11]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40022000 	.word	0x40022000
 8001a14:	40021000 	.word	0x40021000
 8001a18:	0800567c 	.word	0x0800567c
 8001a1c:	2000000c 	.word	0x2000000c
 8001a20:	20000010 	.word	0x20000010

08001a24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b089      	sub	sp, #36	; 0x24
 8001a28:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61fb      	str	r3, [r7, #28]
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a32:	4b3e      	ldr	r3, [pc, #248]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f003 030c 	and.w	r3, r3, #12
 8001a3a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a3c:	4b3b      	ldr	r3, [pc, #236]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d005      	beq.n	8001a58 <HAL_RCC_GetSysClockFreq+0x34>
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	2b0c      	cmp	r3, #12
 8001a50:	d121      	bne.n	8001a96 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d11e      	bne.n	8001a96 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001a58:	4b34      	ldr	r3, [pc, #208]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0308 	and.w	r3, r3, #8
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d107      	bne.n	8001a74 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001a64:	4b31      	ldr	r3, [pc, #196]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a6a:	0a1b      	lsrs	r3, r3, #8
 8001a6c:	f003 030f 	and.w	r3, r3, #15
 8001a70:	61fb      	str	r3, [r7, #28]
 8001a72:	e005      	b.n	8001a80 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001a74:	4b2d      	ldr	r3, [pc, #180]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	091b      	lsrs	r3, r3, #4
 8001a7a:	f003 030f 	and.w	r3, r3, #15
 8001a7e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001a80:	4a2b      	ldr	r2, [pc, #172]	; (8001b30 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a88:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d10d      	bne.n	8001aac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001a90:	69fb      	ldr	r3, [r7, #28]
 8001a92:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a94:	e00a      	b.n	8001aac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	2b04      	cmp	r3, #4
 8001a9a:	d102      	bne.n	8001aa2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a9c:	4b25      	ldr	r3, [pc, #148]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x110>)
 8001a9e:	61bb      	str	r3, [r7, #24]
 8001aa0:	e004      	b.n	8001aac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	2b08      	cmp	r3, #8
 8001aa6:	d101      	bne.n	8001aac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001aa8:	4b23      	ldr	r3, [pc, #140]	; (8001b38 <HAL_RCC_GetSysClockFreq+0x114>)
 8001aaa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	2b0c      	cmp	r3, #12
 8001ab0:	d134      	bne.n	8001b1c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ab2:	4b1e      	ldr	r3, [pc, #120]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	f003 0303 	and.w	r3, r3, #3
 8001aba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d003      	beq.n	8001aca <HAL_RCC_GetSysClockFreq+0xa6>
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	2b03      	cmp	r3, #3
 8001ac6:	d003      	beq.n	8001ad0 <HAL_RCC_GetSysClockFreq+0xac>
 8001ac8:	e005      	b.n	8001ad6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001aca:	4b1a      	ldr	r3, [pc, #104]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x110>)
 8001acc:	617b      	str	r3, [r7, #20]
      break;
 8001ace:	e005      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001ad0:	4b19      	ldr	r3, [pc, #100]	; (8001b38 <HAL_RCC_GetSysClockFreq+0x114>)
 8001ad2:	617b      	str	r3, [r7, #20]
      break;
 8001ad4:	e002      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	617b      	str	r3, [r7, #20]
      break;
 8001ada:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001adc:	4b13      	ldr	r3, [pc, #76]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	091b      	lsrs	r3, r3, #4
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001aea:	4b10      	ldr	r3, [pc, #64]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	0a1b      	lsrs	r3, r3, #8
 8001af0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	fb03 f202 	mul.w	r2, r3, r2
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b00:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b02:	4b0a      	ldr	r3, [pc, #40]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	0e5b      	lsrs	r3, r3, #25
 8001b08:	f003 0303 	and.w	r3, r3, #3
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001b12:	697a      	ldr	r2, [r7, #20]
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001b1c:	69bb      	ldr	r3, [r7, #24]
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3724      	adds	r7, #36	; 0x24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	0800568c 	.word	0x0800568c
 8001b34:	00f42400 	.word	0x00f42400
 8001b38:	007a1200 	.word	0x007a1200

08001b3c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001b44:	2300      	movs	r3, #0
 8001b46:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001b48:	4b2a      	ldr	r3, [pc, #168]	; (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d003      	beq.n	8001b5c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001b54:	f7ff fa26 	bl	8000fa4 <HAL_PWREx_GetVoltageRange>
 8001b58:	6178      	str	r0, [r7, #20]
 8001b5a:	e014      	b.n	8001b86 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b5c:	4b25      	ldr	r3, [pc, #148]	; (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b60:	4a24      	ldr	r2, [pc, #144]	; (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b66:	6593      	str	r3, [r2, #88]	; 0x58
 8001b68:	4b22      	ldr	r3, [pc, #136]	; (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b70:	60fb      	str	r3, [r7, #12]
 8001b72:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001b74:	f7ff fa16 	bl	8000fa4 <HAL_PWREx_GetVoltageRange>
 8001b78:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001b7a:	4b1e      	ldr	r3, [pc, #120]	; (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b7e:	4a1d      	ldr	r2, [pc, #116]	; (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b84:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b8c:	d10b      	bne.n	8001ba6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2b80      	cmp	r3, #128	; 0x80
 8001b92:	d919      	bls.n	8001bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2ba0      	cmp	r3, #160	; 0xa0
 8001b98:	d902      	bls.n	8001ba0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	613b      	str	r3, [r7, #16]
 8001b9e:	e013      	b.n	8001bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	613b      	str	r3, [r7, #16]
 8001ba4:	e010      	b.n	8001bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2b80      	cmp	r3, #128	; 0x80
 8001baa:	d902      	bls.n	8001bb2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001bac:	2303      	movs	r3, #3
 8001bae:	613b      	str	r3, [r7, #16]
 8001bb0:	e00a      	b.n	8001bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2b80      	cmp	r3, #128	; 0x80
 8001bb6:	d102      	bne.n	8001bbe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001bb8:	2302      	movs	r3, #2
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	e004      	b.n	8001bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2b70      	cmp	r3, #112	; 0x70
 8001bc2:	d101      	bne.n	8001bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001bc8:	4b0b      	ldr	r3, [pc, #44]	; (8001bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f023 0207 	bic.w	r2, r3, #7
 8001bd0:	4909      	ldr	r1, [pc, #36]	; (8001bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001bd8:	4b07      	ldr	r3, [pc, #28]	; (8001bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 0307 	and.w	r3, r3, #7
 8001be0:	693a      	ldr	r2, [r7, #16]
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d001      	beq.n	8001bea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3718      	adds	r7, #24
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	40022000 	.word	0x40022000

08001bfc <_ZdlPvj>:
 8001bfc:	f000 b800 	b.w	8001c00 <_ZdlPv>

08001c00 <_ZdlPv>:
 8001c00:	f000 b800 	b.w	8001c04 <free>

08001c04 <free>:
 8001c04:	4b02      	ldr	r3, [pc, #8]	; (8001c10 <free+0xc>)
 8001c06:	4601      	mov	r1, r0
 8001c08:	6818      	ldr	r0, [r3, #0]
 8001c0a:	f000 b83d 	b.w	8001c88 <_free_r>
 8001c0e:	bf00      	nop
 8001c10:	20000064 	.word	0x20000064

08001c14 <__malloc_lock>:
 8001c14:	4801      	ldr	r0, [pc, #4]	; (8001c1c <__malloc_lock+0x8>)
 8001c16:	f000 b835 	b.w	8001c84 <__retarget_lock_acquire_recursive>
 8001c1a:	bf00      	nop
 8001c1c:	200001f0 	.word	0x200001f0

08001c20 <__malloc_unlock>:
 8001c20:	4801      	ldr	r0, [pc, #4]	; (8001c28 <__malloc_unlock+0x8>)
 8001c22:	f000 b830 	b.w	8001c86 <__retarget_lock_release_recursive>
 8001c26:	bf00      	nop
 8001c28:	200001f0 	.word	0x200001f0

08001c2c <memset>:
 8001c2c:	4402      	add	r2, r0
 8001c2e:	4603      	mov	r3, r0
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d100      	bne.n	8001c36 <memset+0xa>
 8001c34:	4770      	bx	lr
 8001c36:	f803 1b01 	strb.w	r1, [r3], #1
 8001c3a:	e7f9      	b.n	8001c30 <memset+0x4>

08001c3c <__libc_init_array>:
 8001c3c:	b570      	push	{r4, r5, r6, lr}
 8001c3e:	4d0d      	ldr	r5, [pc, #52]	; (8001c74 <__libc_init_array+0x38>)
 8001c40:	4c0d      	ldr	r4, [pc, #52]	; (8001c78 <__libc_init_array+0x3c>)
 8001c42:	1b64      	subs	r4, r4, r5
 8001c44:	10a4      	asrs	r4, r4, #2
 8001c46:	2600      	movs	r6, #0
 8001c48:	42a6      	cmp	r6, r4
 8001c4a:	d109      	bne.n	8001c60 <__libc_init_array+0x24>
 8001c4c:	4d0b      	ldr	r5, [pc, #44]	; (8001c7c <__libc_init_array+0x40>)
 8001c4e:	4c0c      	ldr	r4, [pc, #48]	; (8001c80 <__libc_init_array+0x44>)
 8001c50:	f000 f866 	bl	8001d20 <_init>
 8001c54:	1b64      	subs	r4, r4, r5
 8001c56:	10a4      	asrs	r4, r4, #2
 8001c58:	2600      	movs	r6, #0
 8001c5a:	42a6      	cmp	r6, r4
 8001c5c:	d105      	bne.n	8001c6a <__libc_init_array+0x2e>
 8001c5e:	bd70      	pop	{r4, r5, r6, pc}
 8001c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c64:	4798      	blx	r3
 8001c66:	3601      	adds	r6, #1
 8001c68:	e7ee      	b.n	8001c48 <__libc_init_array+0xc>
 8001c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c6e:	4798      	blx	r3
 8001c70:	3601      	adds	r6, #1
 8001c72:	e7f2      	b.n	8001c5a <__libc_init_array+0x1e>
 8001c74:	080056bc 	.word	0x080056bc
 8001c78:	080056bc 	.word	0x080056bc
 8001c7c:	080056bc 	.word	0x080056bc
 8001c80:	080056c4 	.word	0x080056c4

08001c84 <__retarget_lock_acquire_recursive>:
 8001c84:	4770      	bx	lr

08001c86 <__retarget_lock_release_recursive>:
 8001c86:	4770      	bx	lr

08001c88 <_free_r>:
 8001c88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001c8a:	2900      	cmp	r1, #0
 8001c8c:	d044      	beq.n	8001d18 <_free_r+0x90>
 8001c8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001c92:	9001      	str	r0, [sp, #4]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	f1a1 0404 	sub.w	r4, r1, #4
 8001c9a:	bfb8      	it	lt
 8001c9c:	18e4      	addlt	r4, r4, r3
 8001c9e:	f7ff ffb9 	bl	8001c14 <__malloc_lock>
 8001ca2:	4a1e      	ldr	r2, [pc, #120]	; (8001d1c <_free_r+0x94>)
 8001ca4:	9801      	ldr	r0, [sp, #4]
 8001ca6:	6813      	ldr	r3, [r2, #0]
 8001ca8:	b933      	cbnz	r3, 8001cb8 <_free_r+0x30>
 8001caa:	6063      	str	r3, [r4, #4]
 8001cac:	6014      	str	r4, [r2, #0]
 8001cae:	b003      	add	sp, #12
 8001cb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001cb4:	f7ff bfb4 	b.w	8001c20 <__malloc_unlock>
 8001cb8:	42a3      	cmp	r3, r4
 8001cba:	d908      	bls.n	8001cce <_free_r+0x46>
 8001cbc:	6825      	ldr	r5, [r4, #0]
 8001cbe:	1961      	adds	r1, r4, r5
 8001cc0:	428b      	cmp	r3, r1
 8001cc2:	bf01      	itttt	eq
 8001cc4:	6819      	ldreq	r1, [r3, #0]
 8001cc6:	685b      	ldreq	r3, [r3, #4]
 8001cc8:	1949      	addeq	r1, r1, r5
 8001cca:	6021      	streq	r1, [r4, #0]
 8001ccc:	e7ed      	b.n	8001caa <_free_r+0x22>
 8001cce:	461a      	mov	r2, r3
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	b10b      	cbz	r3, 8001cd8 <_free_r+0x50>
 8001cd4:	42a3      	cmp	r3, r4
 8001cd6:	d9fa      	bls.n	8001cce <_free_r+0x46>
 8001cd8:	6811      	ldr	r1, [r2, #0]
 8001cda:	1855      	adds	r5, r2, r1
 8001cdc:	42a5      	cmp	r5, r4
 8001cde:	d10b      	bne.n	8001cf8 <_free_r+0x70>
 8001ce0:	6824      	ldr	r4, [r4, #0]
 8001ce2:	4421      	add	r1, r4
 8001ce4:	1854      	adds	r4, r2, r1
 8001ce6:	42a3      	cmp	r3, r4
 8001ce8:	6011      	str	r1, [r2, #0]
 8001cea:	d1e0      	bne.n	8001cae <_free_r+0x26>
 8001cec:	681c      	ldr	r4, [r3, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	6053      	str	r3, [r2, #4]
 8001cf2:	440c      	add	r4, r1
 8001cf4:	6014      	str	r4, [r2, #0]
 8001cf6:	e7da      	b.n	8001cae <_free_r+0x26>
 8001cf8:	d902      	bls.n	8001d00 <_free_r+0x78>
 8001cfa:	230c      	movs	r3, #12
 8001cfc:	6003      	str	r3, [r0, #0]
 8001cfe:	e7d6      	b.n	8001cae <_free_r+0x26>
 8001d00:	6825      	ldr	r5, [r4, #0]
 8001d02:	1961      	adds	r1, r4, r5
 8001d04:	428b      	cmp	r3, r1
 8001d06:	bf04      	itt	eq
 8001d08:	6819      	ldreq	r1, [r3, #0]
 8001d0a:	685b      	ldreq	r3, [r3, #4]
 8001d0c:	6063      	str	r3, [r4, #4]
 8001d0e:	bf04      	itt	eq
 8001d10:	1949      	addeq	r1, r1, r5
 8001d12:	6021      	streq	r1, [r4, #0]
 8001d14:	6054      	str	r4, [r2, #4]
 8001d16:	e7ca      	b.n	8001cae <_free_r+0x26>
 8001d18:	b003      	add	sp, #12
 8001d1a:	bd30      	pop	{r4, r5, pc}
 8001d1c:	200000b4 	.word	0x200000b4

08001d20 <_init>:
 8001d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d22:	bf00      	nop
 8001d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d26:	bc08      	pop	{r3}
 8001d28:	469e      	mov	lr, r3
 8001d2a:	4770      	bx	lr

08001d2c <_fini>:
 8001d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d2e:	bf00      	nop
 8001d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d32:	bc08      	pop	{r3}
 8001d34:	469e      	mov	lr, r3
 8001d36:	4770      	bx	lr
