Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4e45d21053af4d51b6e5c73de3d1b64e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MII_TX_PKT_tb_behav xil_defaultlib.MII_TX_PKT_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3813] value in initialization depends on signal 'dst_ip' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/MII_TX_PKT.vhd:98]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'dst_ip' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/MII_TX_PKT.vhd:99]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'dev_ip' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/MII_TX_PKT.vhd:101]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'dev_ip' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/MII_TX_PKT.vhd:102]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'addr' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/mdio_cfg.vhd:63]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'addr' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/mdio_cfg.vhd:64]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'dst_ip' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/tx_pkt_25701.vhd:98]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'dst_ip' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/tx_pkt_25701.vhd:99]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'dev_ip' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/tx_pkt_25701.vhd:101]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'dev_ip' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/tx_pkt_25701.vhd:102]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'dst_ip' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/tx_pkt_icmp.vhd:89]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'dst_ip' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/tx_pkt_icmp.vhd:90]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'dev_ip' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/tx_pkt_icmp.vhd:91]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'dev_ip' [/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/tx_pkt_icmp.vhd:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.imitator_16ch [imitator_16ch_default]
Compiling architecture behavioral of entity xil_defaultlib.crc [crc_default]
Compiling architecture behavioral of entity xil_defaultlib.single_port_ram [\single_port_ram(ram_data_width=...]
Compiling architecture behavioral of entity xil_defaultlib.MII_TX_PKT [mii_tx_pkt_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=17,clki...]
Compiling architecture structure of entity xil_defaultlib.pll_pll_clk_wiz [pll_pll_clk_wiz_default]
Compiling architecture structure of entity xil_defaultlib.pll [pll_default]
Compiling architecture behavioral of entity xil_defaultlib.mdio_cfg [mdio_cfg_default]
Compiling architecture behavioral of entity xil_defaultlib.ad7606 [ad7606_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_pkt_25701 [tx_pkt_25701_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture bufr_v of entity unisim.BUFR [\BUFR(1,6)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_0_mii_if [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010101010000...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101111111101101111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111110010...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_block_9 [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_addr_filter [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_addr_filter_wrap [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101011101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011111000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000110110101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101100011111010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_pfc_tx_cntl [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110100")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_rx_cntl [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_rx_sync_req [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_block_6 [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_block_7 [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000000000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011010111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001010110010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111111101110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000110011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111100011111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100111000111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_tx_cntl [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010100010101000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101000101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111110101000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101100101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001100110010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111110111010...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_block_8 [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_tx_pause [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_control [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111011111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_block_5 [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_gmii_mii_rx [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001101")(0...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_block [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_gmii_mii_tx [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010111010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001011110111011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011101110111011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110101011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010111000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110001111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110100001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100000101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001010000011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_tx_axi_intf [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_rx_axi_intf [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111101100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111110010000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001111101100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110111111110110...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_CRC32_8 [tri_mode_ethernet_mac_0_crc32_8_...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010001010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101000101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010001000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101010001000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111101110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110100001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111011101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111111110110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001010111")(0...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_PARAM_CHECK [tri_mode_ethernet_mac_0_param_ch...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100011001100110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010100000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000100000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000111100001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011101110111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000111111110000...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_DECODE_FRAME [tri_mode_ethernet_mac_0_decode_f...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110101011101011111...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_STATE_MACHINES [tri_mode_ethernet_mac_0_state_ma...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011101110111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111101010101010...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101000101010")(0...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_rx [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset__parameterized0\ [\tri_mode_ethernet_mac_0_tri_mod...]
Compiling architecture structure of entity xil_defaultlib.\tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset__parameterized0_0\ [\tri_mode_ethernet_mac_0_tri_mod...]
Compiling architecture structure of entity xil_defaultlib.\tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset__parameterized0_1\ [\tri_mode_ethernet_mac_0_tri_mod...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset_2 [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset_3 [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture structure of entity xil_defaultlib.\tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset__parameterized0_4\ [\tri_mode_ethernet_mac_0_tri_mod...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011101110111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110101111101111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011010000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111001011110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010000110100001101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111110001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010101010101011111...]
Compiling architecture structure of entity xil_defaultlib.\tri_mode_ethernet_mac_0_CRC32_8__1\ [\tri_mode_ethernet_mac_0_CRC32_8...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101101110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010110010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000000000001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000101100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110100011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010001010100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111111101110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101111111111110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011101111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101011101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001101111111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111110000000...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_TX_STATE_MACH [tri_mode_ethernet_mac_0_tx_state...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_tx [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17 [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_0_block [tri_mode_ethernet_mac_0_tri_mode...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture structure of entity xil_defaultlib.tri_mode_ethernet_mac_0 [tri_mode_ethernet_mac_0_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_packets [rx_packets_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_pkt_arp [tx_pkt_arp_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_pkt_icmp [tx_pkt_icmp_default]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_xpm_cdc_gray [fifo_1k_xpm_cdc_gray_default]
Compiling architecture structure of entity xil_defaultlib.\fifo_1k_xpm_cdc_gray__2\ [\fifo_1k_xpm_cdc_gray__2_default...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_clk_x_pntrs [fifo_1k_clk_x_pntrs_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011111...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_rd_pe_as [fifo_1k_rd_pe_as_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010111010101010")(0...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_compare_1 [fifo_1k_compare_1_default]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_compare_2 [fifo_1k_compare_2_default]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_rd_status_flags_as [fifo_1k_rd_status_flags_as_defau...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_rd_bin_cntr [fifo_1k_rd_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_rd_logic [fifo_1k_rd_logic_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001000")(0...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_wr_pf_as [fifo_1k_wr_pf_as_default]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_compare [fifo_1k_compare_default]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_compare_0 [fifo_1k_compare_0_default]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_wr_status_flags_as [fifo_1k_wr_status_flags_as_defau...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_wr_bin_cntr [fifo_1k_wr_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_wr_logic [fifo_1k_wr_logic_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,read_w...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_blk_mem_gen_prim_wrapper [fifo_1k_blk_mem_gen_prim_wrapper...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_blk_mem_gen_prim_width [fifo_1k_blk_mem_gen_prim_width_d...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_blk_mem_gen_generic_cstr [fifo_1k_blk_mem_gen_generic_cstr...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_blk_mem_gen_top [fifo_1k_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_blk_mem_gen_v8_4_4_synth [fifo_1k_blk_mem_gen_v8_4_4_synth...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_blk_mem_gen_v8_4_4 [fifo_1k_blk_mem_gen_v8_4_4_defau...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_memory [fifo_1k_memory_default]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_fifo_generator_ramfifo [fifo_1k_fifo_generator_ramfifo_d...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_fifo_generator_top [fifo_1k_fifo_generator_top_defau...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_fifo_generator_v13_2_5_synth [fifo_1k_fifo_generator_v13_2_5_s...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k_fifo_generator_v13_2_5 [fifo_1k_fifo_generator_v13_2_5_d...]
Compiling architecture structure of entity xil_defaultlib.fifo_1k [fifo_1k_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_xpm_cdc_gray [fifo_4k_xpm_cdc_gray_default]
Compiling architecture structure of entity xil_defaultlib.\fifo_4k_xpm_cdc_gray__2\ [\fifo_4k_xpm_cdc_gray__2_default...]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_clk_x_pntrs [fifo_4k_clk_x_pntrs_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_rd_dc_as [fifo_4k_rd_dc_as_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_compare_2 [fifo_4k_compare_2_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_compare_3 [fifo_4k_compare_3_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_rd_status_flags_as [fifo_4k_rd_status_flags_as_defau...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_rd_bin_cntr [fifo_4k_rd_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_rd_logic [fifo_4k_rd_logic_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_wr_dc_as [fifo_4k_wr_dc_as_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_compare [fifo_4k_compare_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_compare_1 [fifo_4k_compare_1_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_wr_status_flags_as [fifo_4k_wr_status_flags_as_defau...]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_wr_bin_cntr [fifo_4k_wr_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_wr_logic [fifo_4k_wr_logic_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_bindec [fifo_4k_bindec_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_bindec_0 [fifo_4k_bindec_0_default]
Compiling architecture structure of entity xil_defaultlib.\fifo_4k_blk_mem_gen_mux__parameterized0\ [\fifo_4k_blk_mem_gen_mux__parame...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=2,read_wi...]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_blk_mem_gen_prim_wrapper [fifo_4k_blk_mem_gen_prim_wrapper...]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_blk_mem_gen_prim_width [fifo_4k_blk_mem_gen_prim_width_d...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=9,read_wi...]
Compiling architecture structure of entity xil_defaultlib.\fifo_4k_blk_mem_gen_prim_wrapper__parameterized0\ [\fifo_4k_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.\fifo_4k_blk_mem_gen_prim_width__parameterized0\ [\fifo_4k_blk_mem_gen_prim_width_...]
Compiling architecture structure of entity xil_defaultlib.\fifo_4k_blk_mem_gen_prim_wrapper__parameterized1\ [\fifo_4k_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.\fifo_4k_blk_mem_gen_prim_width__parameterized1\ [\fifo_4k_blk_mem_gen_prim_width_...]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_blk_mem_gen_generic_cstr [fifo_4k_blk_mem_gen_generic_cstr...]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_blk_mem_gen_top [fifo_4k_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_blk_mem_gen_v8_4_4_synth [fifo_4k_blk_mem_gen_v8_4_4_synth...]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_blk_mem_gen_v8_4_4 [fifo_4k_blk_mem_gen_v8_4_4_defau...]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_memory [fifo_4k_memory_default]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_fifo_generator_ramfifo [fifo_4k_fifo_generator_ramfifo_d...]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_fifo_generator_top [fifo_4k_fifo_generator_top_defau...]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_fifo_generator_v13_2_5_synth [fifo_4k_fifo_generator_v13_2_5_s...]
Compiling architecture structure of entity xil_defaultlib.fifo_4k_fifo_generator_v13_2_5 [fifo_4k_fifo_generator_v13_2_5_d...]
Compiling architecture structure of entity xil_defaultlib.fifo_4k [fifo_4k_default]
Compiling architecture behavioral of entity xil_defaultlib.arbiter [arbiter_default]
Compiling architecture ila_1_arch of entity xil_defaultlib.ila_1 [ila_1_default]
Compiling architecture behavioral of entity xil_defaultlib.canda [canda_default]
Compiling architecture behavioral of entity xil_defaultlib.mii_tx_pkt_tb
Built simulation snapshot MII_TX_PKT_tb_behav
