{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Generate 16 Variations of a single LUT Design"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "for i in range(1,16):\n",
    "    output = f\"{bin(i)[2:]}\".zfill(16)\n",
    "    # print(output)\n",
    "\n",
    "    fh = open(f\"./results/design_files/design_{i}.v\",\"w+\")\n",
    "    # fh.write(f\"{output}\")\n",
    "    fh.write(f\"`timescale 1ns / 1ps\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "    fh.write(f\"module generic_func(lut_in3, lut_in2, lut_in1, lut_in0, lut_out);\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "    # fh.write(f\"input wire [3:0] lut_in;\\n\")\n",
    "    for j in range(4):\n",
    "        fh.write(f\"input wire lut_in{j};\\n\")\n",
    "    fh.write(f\"output reg lut_out;\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "    fh.write(f\"always @(*) begin\\n\")\n",
    "    fh.write(f\"\\tcase ({{lut_in3, lut_in2, lut_in1, lut_in0}})\\n\")\n",
    "    for j in range(16):\n",
    "        fh.write(f\"\\t\\t4'b{bin(j)[2:].zfill(4)}: lut_out <= {output[j]};\\n\")\n",
    "    fh.write(f\"\\t\\tdefault: lut_out <= 0;\\n\")\n",
    "    fh.write(f\"\\tendcase\\n\")\n",
    "    fh.write(f\"end\\n\")\n",
    "    fh.write(f\"endmodule\\n\")\n",
    "    fh.close()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## OpenFPGA Build Commands\n",
    "```\n",
    "python3 openfpga_flow/scripts/run_fpga_task.py basic_tests/0_debug_task/bank_fpga\n",
    "python3 openfpga_flow/scripts/run_fpga_task.py basic_tests/0_debug_task/frame_fpga\n",
    "python3 openfpga_flow/scripts/run_fpga_task.py basic_tests/0_debug_task/cc_fpga\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "bench0\n",
      "bench1\n",
      "bench2\n",
      "bench3\n",
      "bench4\n",
      "bench5\n",
      "bench6\n",
      "bench7\n",
      "bench8\n",
      "bench9\n",
      "bench10\n",
      "bench11\n",
      "bench12\n",
      "bench13\n",
      "bench14\n",
      "bench15\n"
     ]
    }
   ],
   "source": [
    "for i in range(16):\n",
    "    print(f\"bench{i}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Code to Generate 1,000 Randomized Designs\n",
    "\n",
    "### Constraints \n",
    "- 2x2 CLB\n",
    "- 16 LUTs (Random Number Instantiated)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "import random\n",
    "import os\n",
    "import shutil"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "shutil.rmtree(\"./results/random_bitstreams\")\n",
    "os.mkdir(f\"./results/random_bitstreams\")\n",
    "\n",
    "class Wire:\n",
    "    def __init__(self,name,lut,idx,dir):\n",
    "        self.name = name\n",
    "        self.lut = lut\n",
    "        self.idx = idx\n",
    "        self.dir = dir\n",
    "\n",
    "for i in range(1000):\n",
    "    # output = f\"{bin(i)[2:]}\".zfill(16)\n",
    "    # print(output)\n",
    "\n",
    "    index = i + 1\n",
    "    index_str = f\"{index}\".zfill(4)\n",
    "    \n",
    "    os.mkdir(f\"./results/random_bitstreams/{index_str}\")\n",
    "    fh = open(f\"./results/random_bitstreams/{index_str}/design.v\",\"w+\")\n",
    "\n",
    "    # NUM_LUTS = random.randint(1,16)\n",
    "    NUM_LUTS = random.randint(1,16)\n",
    "    NUM_LUT_INPUTS = 4\n",
    "\n",
    "    wires = []\n",
    "   \n",
    "\n",
    "    fh.write(f\"// design #: {index_str}\\n\")\n",
    "    fh.write(f\"// num luts #: {NUM_LUTS}\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "\n",
    "\n",
    "    fh.write(f\"`timescale 1ns / 1ps\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "    # fh.write(f\"module generic_func(fpga_in_0, fpga_in_1, fpga_in_2, fpga_in_3\")\n",
    "    fh.write(f\"module fpga_design(\")\n",
    "    for lut_input_idx in range(NUM_LUT_INPUTS):\n",
    "        fh.write(f\"fpga_in_{lut_input_idx}, \")\n",
    "        # wires.append(Wire(f\"fpga_in_{lut_input_idx}\",-1,-1,\"in\"))\n",
    "    for lut_idx in range(NUM_LUTS):\n",
    "        if lut_idx < NUM_LUTS - 1:\n",
    "            fh.write(f\"fpga_out_{lut_idx}, \")\n",
    "            # wires.append(Wire(f\"fpga_out_{lut_idx}\",-1,-1,\"out\"))\n",
    "            \n",
    "        else:\n",
    "            fh.write(f\"fpga_out_{lut_idx}\")\n",
    "    fh.write(f\");\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "\n",
    "    for j in range(NUM_LUT_INPUTS):\n",
    "        fh.write(f\"input wire fpga_in_{j};\\n\")\n",
    "\n",
    "    for lut_idx in range(NUM_LUTS):\n",
    "        fh.write(f\"output reg fpga_out_{lut_idx};\\n\")\n",
    "\n",
    "\n",
    "    # randomize connections between LUTs with wires\n",
    "    for lut_idx in range(NUM_LUTS):\n",
    "        fh.write(f\"// LUT {lut_idx} Inputs \\n\")\n",
    "        for lut_input_idx in range(NUM_LUT_INPUTS):\n",
    "            in_wire_name = f\"lut_{lut_idx}_in_{lut_input_idx}\"\n",
    "            fh.write(f\"wire {in_wire_name};\\n\")\n",
    "            wires.append(Wire(in_wire_name, lut_idx, lut_input_idx, \"in\"))\n",
    "        out_wire_name = f\"lut_{lut_idx}_out\"\n",
    "        fh.write(f\"wire {out_wire_name};\\n\")\n",
    "\n",
    "        ## temp\n",
    "        fh.write(f\"assign fpga_out_{lut_idx} = lut_{lut_idx}_out;\\n\")\n",
    "\n",
    "        ## randomly assign lut inputs\n",
    "        for lut_input_idx in range(NUM_LUT_INPUTS):\n",
    "            lut_input_choice = random.randint(0,3)\n",
    "            fh.write(f\"assign lut_{lut_idx}_in_{lut_input_idx} = fpga_in_{lut_input_choice};\\n\")\n",
    "\n",
    "\n",
    "        fh.write(f\"\\n\")\n",
    "\n",
    "\n",
    "    for lut_idx in range(NUM_LUTS):\n",
    "        fh.write(f\"\\n\")\n",
    "        fh.write(f\"always @(*) begin\\n\")\n",
    "        fh.write(f\"\\tcase ({{\")\n",
    "        for lut_input_idx in range(NUM_LUT_INPUTS-1,-1,-1):\n",
    "            if lut_input_idx > 0:\n",
    "                fh.write(f\"lut_{lut_idx}_in_{lut_input_idx}, \")\n",
    "            else:\n",
    "                fh.write(f\"lut_{lut_idx}_in_{lut_input_idx}\")\n",
    "        fh.write(f\"}})\\n\")\n",
    "        for j in range(2**NUM_LUT_INPUTS):\n",
    "            fh.write(f\"\\t\\t4'b{bin(j)[2:].zfill(4)}: lut_{lut_idx}_out <= {random.randint(0,1)};\\n\")\n",
    "        fh.write(f\"\\t\\tdefault: lut_{lut_idx}_out <= 0;\\n\")\n",
    "        fh.write(f\"\\tendcase\\n\")\n",
    "        fh.write(f\"end\\n\")\n",
    "\n",
    "    fh.write(f\"endmodule\\n\")\n",
    "    fh.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "# write task.conf\n",
    "\n",
    "NUM_DESIGNS=1000\n",
    "\n",
    "fh = open(f\"./results/random_bitstreams/task.conf\",\"w+\")\n",
    "\n",
    "\n",
    "fh.write(f\"# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =\\n\")\n",
    "fh.write(f\"# Configuration file for running experiments\\n\")\n",
    "fh.write(f\"# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =\\n\")\n",
    "fh.write(f\"# timeout_each_job : FPGA Task script splits fpga flow into multiple jobs\\n\")\n",
    "fh.write(f\"# Each job execute fpga_flow script on combination of architecture & benchmark\\n\")\n",
    "fh.write(f\"# timeout_each_job is timeout for each job\\n\")\n",
    "fh.write(f\"# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =\\n\")\n",
    "fh.write(f\"\\n\")\n",
    "fh.write(f\"[GENERAL]\\n\")\n",
    "fh.write(f\"run_engine=openfpga_shell\\n\")\n",
    "fh.write(f\"power_tech_file = ${{PATH:OPENFPGA_PATH}}/openfpga_flow/tech/PTM_45nm/45nm.xml\\n\")\n",
    "fh.write(f\"power_analysis = true\\n\")\n",
    "fh.write(f\"spice_output=false\\n\")\n",
    "fh.write(f\"verilog_output=true\\n\")\n",
    "fh.write(f\"timeout_each_job = 20*60\\n\")\n",
    "fh.write(f\"fpga_flow=yosys_vpr\\n\")\n",
    "fh.write(f\"\\n\")\n",
    "fh.write(f\"[OpenFPGA_SHELL]\\n\")\n",
    "fh.write(f\"openfpga_shell_template=${{PATH:OPENFPGA_PATH}}/openfpga_flow/openfpga_shell_scripts/write_full_testbench_example_script.openfpga\\n\")\n",
    "fh.write(f\"openfpga_arch_file=${{PATH:OPENFPGA_PATH}}/openfpga_flow/openfpga_arch/k4_N4_40nm_cc_openfpga.xml\\n\")\n",
    "fh.write(f\"openfpga_sim_setting_file=${{PATH:OPENFPGA_PATH}}/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml\\n\")\n",
    "fh.write(f\"openfpga_vpr_device_layout=\\n\")\n",
    "fh.write(f\"openfpga_fast_configuration=\\n\")\n",
    "fh.write(f\"\\n\")\n",
    "fh.write(f\"[ARCHITECTURES]\\n\")\n",
    "fh.write(f\"arch0=${{PATH:OPENFPGA_PATH}}/openfpga_flow/vpr_arch/k4_N4_tileable_40nm.xml\\n\")\n",
    "fh.write(f\"\\n\")\n",
    "fh.write(f\"[BENCHMARKS]\")\n",
    "for i in range(NUM_DESIGNS):\n",
    "    design_num = f\"{i}\".zfill(4)\n",
    "    fh.write(f\"bench{i}=${{PATH:OPENFPGA_PATH}}/debug/architectures/arch_gen/results/random_bitstreams/{design_num}/design.v\\n\")\n",
    "fh.write(f\"\\n\")\n",
    "fh.write(f\"[SYNTHESIS_PARAM]\\n\")\n",
    "fh.write(f\"bench_read_verilog_options_common = -nolatches\\n\")\n",
    "fh.write(f\"\\n\")\n",
    "for i in range(NUM_DESIGNS):\n",
    "    design_num = f\"{i}\".zfill(4)\n",
    "    fh.write(f\"bench{i}_top=fpga_design\\n\")\n",
    "fh.write(f\"\\n\")\n",
    "fh.write(f\"[SCRIPT_PARAM_MIN_ROUTE_CHAN_WIDTH]\\n\")\n",
    "fh.write(f\"end_flow_with_test=\\n\")\n",
    "\n",
    "\n",
    "fh.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "python3 openfpga_flow/scripts/run_fpga_task.py basic_tests/0_debug_task/random_designs --maxthreads=8 --debug"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
