Analysis & Synthesis report for DE0_Nano
Tue Sep 03 20:59:58 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next
 11. State Machine - |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state
 12. State Machine - |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next
 13. State Machine - |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state
 14. State Machine - |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Physical Synthesis Netlist Optimizations
 21. Multiplexer Restructuring Statistics (No Restructuring Performed)
 22. Source assignments for de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0
 23. Source assignments for de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3
 24. Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 25. Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 26. Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 28. Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 29. Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 30. Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 31. Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 32. Source assignments for de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram
 33. Source assignments for de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram
 34. Source assignments for de0_nano_system:u0_inst|de0_nano_system_sdram:sdram
 35. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 37. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 39. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 40. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 41. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 42. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux_005
 43. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux_006
 44. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux_007
 45. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 46. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 47. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 48. Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 49. Source assignments for de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 50. Source assignments for de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 51. Source assignments for de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002
 52. Source assignments for de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 53. Source assignments for de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 54. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst
 55. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst
 56. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a
 57. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 58. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b
 59. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 60. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 61. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram
 62. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 64. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 65. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 66. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 67. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy
 68. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo
 69. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo
 70. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 71. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 72. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 73. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 74. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
 75. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator
 76. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 77. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
 78. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
 79. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 80. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 81. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 82. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 83. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 86. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
 89. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
 92. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent
 93. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
 96. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 97. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
 98. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
 99. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
100. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
103. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
106. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router:router|de0_nano_system_mm_interconnect_0_router_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|de0_nano_system_mm_interconnect_0_router_001_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_002:router_002|de0_nano_system_mm_interconnect_0_router_002_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_003:router_003|de0_nano_system_mm_interconnect_0_router_003_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_002:router_004|de0_nano_system_mm_interconnect_0_router_002_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_003:router_005|de0_nano_system_mm_interconnect_0_router_003_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_006:router_006|de0_nano_system_mm_interconnect_0_router_006_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_007:router_007|de0_nano_system_mm_interconnect_0_router_007_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_007:router_008|de0_nano_system_mm_interconnect_0_router_007_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_007:router_009|de0_nano_system_mm_interconnect_0_router_007_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
119. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
120. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
121. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
122. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
123. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
124. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
125. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
126. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
127. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
128. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
129. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
130. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
131. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
133. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
134. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
135. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
136. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
137. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
138. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
139. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
140. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
141. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
142. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
143. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
144. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
145. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
146. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
147. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
148. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
149. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller
150. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001
151. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
152. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
153. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002
154. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
155. Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
156. Parameter Settings for Inferred Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|lpm_add_sub:Add2
157. altsyncram Parameter Settings by Entity Instance
158. scfifo Parameter Settings by Entity Instance
159. Port Connectivity Checks: "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
160. Port Connectivity Checks: "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002"
161. Port Connectivity Checks: "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
162. Port Connectivity Checks: "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001"
163. Port Connectivity Checks: "de0_nano_system:u0_inst|altera_reset_controller:rst_controller"
164. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
165. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
166. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
167. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
168. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
169. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
170. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
171. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
172. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_007:router_007|de0_nano_system_mm_interconnect_0_router_007_default_decode:the_default_decode"
173. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_006:router_006|de0_nano_system_mm_interconnect_0_router_006_default_decode:the_default_decode"
174. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_003:router_003|de0_nano_system_mm_interconnect_0_router_003_default_decode:the_default_decode"
175. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_002:router_002|de0_nano_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
176. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|de0_nano_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
177. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router:router|de0_nano_system_mm_interconnect_0_router_default_decode:the_default_decode"
178. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
179. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
180. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
181. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
182. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
183. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
184. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
185. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
186. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
187. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo"
188. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent"
189. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
190. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
191. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
192. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
193. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
194. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
195. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
196. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
197. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
198. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
199. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
200. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
201. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
202. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator"
203. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
204. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
205. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
206. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
207. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
208. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module"
209. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic"
210. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart"
211. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy"
212. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
213. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
214. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_pib:the_de0_nano_system_cpu_cpu_nios2_oci_pib"
215. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo|de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc"
216. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dtrace:the_de0_nano_system_cpu_cpu_nios2_oci_dtrace|de0_nano_system_cpu_cpu_nios2_oci_td_mode:de0_nano_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
217. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_itrace:the_de0_nano_system_cpu_cpu_nios2_oci_itrace"
218. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk"
219. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_xbrk:the_de0_nano_system_cpu_cpu_nios2_oci_xbrk"
220. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug"
221. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci"
222. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_test_bench:the_de0_nano_system_cpu_cpu_test_bench"
223. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu"
224. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1"
225. Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0"
226. Port Connectivity Checks: "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst"
227. Post-Synthesis Netlist Statistics for Top Partition
228. Elapsed Time Per Partition
229. Analysis & Synthesis Messages
230. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 03 20:59:57 2024       ;
; Quartus Prime Version              ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                      ; DE0_Nano                                    ;
; Top-level Entity Name              ; de0_nano_top                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 18,887                                      ;
;     Total combinational functions  ; 10,929                                      ;
;     Dedicated logic registers      ; 12,695                                      ;
; Total registers                    ; 12695                                       ;
; Total pins                         ; 62                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12,288                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; de0_nano_top       ; DE0_Nano           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                            ; On                 ; Off                ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Optimization Technique                                           ; Speed              ; Balanced           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                    ; Library         ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; rtl/ledpwm.sv                                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/ledpwm.sv                                                                                                   ;                 ;
; de0_nano_system/synthesis/de0_nano_system.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v                                                                     ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_reset_controller.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v                                                  ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v                                                ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv                                              ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v                                        ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v                  ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v                      ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                 ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                           ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                            ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv                                             ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                        ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv                           ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv                               ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv                         ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv                         ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv                             ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv                           ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv                               ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv                         ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv                             ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                             ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                      ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv                            ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv                            ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv                            ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv                            ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv                            ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv                                ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                    ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv                                               ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv                                              ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv                                          ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv                                         ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_timer.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_timer.v                                                    ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_sw.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sw.v                                                       ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v                                                    ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_key.v                                                      ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v                                                ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v                                                      ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v                                                  ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v                               ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v                                  ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v                              ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v                                       ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v                                                 ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/ptmch_cnt.sv                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_cnt.sv                                                               ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/ptmch_reg.sv                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv                                                               ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/ptmch_top.sv                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv                                                               ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/ptmch_trg.sv                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv                                                               ; de0_nano_system ;
; de0_nano_system/synthesis/submodules/ptmch_rst.sv                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_rst.sv                                                               ; de0_nano_system ;
; rtl/de0_nano_top.sv                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv                                                                                             ;                 ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                           ;                 ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                    ;                 ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                              ;                 ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                           ;                 ;
; aglobal181.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                           ;                 ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                            ;                 ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                               ;                 ;
; altram.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                               ;                 ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                             ;                 ;
; db/altsyncram_6mc1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_6mc1.tdf                                                                                          ;                 ;
; altera_std_synchronizer.v                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                ;                 ;
; db/altsyncram_ac71.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_ac71.tdf                                                                                          ;                 ;
; sld_virtual_jtag_basic.v                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                 ;                 ;
; sld_jtag_endpoint_adapter.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                            ;                 ;
; sld_jtag_endpoint_adapter_impl.sv                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                        ;                 ;
; scfifo.tdf                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                               ;                 ;
; a_regfifo.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                            ;                 ;
; a_dpfifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                             ;                 ;
; a_i2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                             ;                 ;
; a_fffifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                             ;                 ;
; a_f2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                             ;                 ;
; db/scfifo_5t21.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/scfifo_5t21.tdf                                                                                              ;                 ;
; db/a_dpfifo_7211.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_dpfifo_7211.tdf                                                                                            ;                 ;
; db/a_fefifo_pdf.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_fefifo_pdf.tdf                                                                                             ;                 ;
; db/cntr_eo7.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cntr_eo7.tdf                                                                                                 ;                 ;
; db/altsyncram_rlo1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_rlo1.tdf                                                                                          ;                 ;
; db/cntr_2ob.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cntr_2ob.tdf                                                                                                 ;                 ;
; alt_jtag_atlantic.v                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                      ;                 ;
; sld_hub.vhd                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                              ; altera_sld      ;
; db/ip/sld60dec8c8/alt_sld_fab.v                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/alt_sld_fab.v                                                                                 ; alt_sld_fab     ;
; db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; alt_sld_fab     ;
; db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; alt_sld_fab     ;
; db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; alt_sld_fab     ;
; db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; alt_sld_fab     ;
; db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; alt_sld_fab     ;
; sld_jtag_hub.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                         ;                 ;
; sld_rom_sr.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                           ;                 ;
; lpm_add_sub.tdf                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                          ;                 ;
; addcore.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                                                              ;                 ;
; look_add.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                                                             ;                 ;
; bypassff.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                             ;                 ;
; altshift.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                             ;                 ;
; alt_stratix_add_sub.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                  ;                 ;
; db/add_sub_qvi.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/add_sub_qvi.tdf                                                                                              ;                 ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 18,887                                                                                                              ;
;                                             ;                                                                                                                     ;
; Total combinational functions               ; 10929                                                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                                                     ;
;     -- 4 input functions                    ; 8487                                                                                                                ;
;     -- 3 input functions                    ; 1332                                                                                                                ;
;     -- <=2 input functions                  ; 1110                                                                                                                ;
;                                             ;                                                                                                                     ;
; Logic elements by mode                      ;                                                                                                                     ;
;     -- normal mode                          ; 10372                                                                                                               ;
;     -- arithmetic mode                      ; 557                                                                                                                 ;
;                                             ;                                                                                                                     ;
; Total registers                             ; 12695                                                                                                               ;
;     -- Dedicated logic registers            ; 12695                                                                                                               ;
;     -- I/O registers                        ; 0                                                                                                                   ;
;                                             ;                                                                                                                     ;
; I/O pins                                    ; 62                                                                                                                  ;
; Total memory bits                           ; 12288                                                                                                               ;
;                                             ;                                                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Total PLLs                                  ; 1                                                                                                                   ;
;     -- PLLs                                 ; 1                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Maximum fan-out node                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 12516                                                                                                               ;
; Total fan-out                               ; 90389                                                                                                               ;
; Average fan-out                             ; 3.78                                                                                                                ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                     ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------+
; |de0_nano_top                                                                                                                           ; 10929 (0)           ; 12695 (0)                 ; 12288       ; 0            ; 0       ; 0         ; 62   ; 0            ; |de0_nano_top                                                                                                                                                                                                                                                                                                                                                                                                ; de0_nano_top                                    ; work            ;
;    |de0_nano_system:u0_inst|                                                                                                            ; 10736 (0)           ; 12564 (0)                 ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst                                                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system                                 ; de0_nano_system ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                         ; de0_nano_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                       ; de0_nano_system ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                         ; de0_nano_system ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                       ; de0_nano_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                       ; de0_nano_system ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                         ; de0_nano_system ;
;       |de0_nano_system_altpll_0:altpll_0|                                                                                               ; 9 (8)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                      ; de0_nano_system_altpll_0                        ; de0_nano_system ;
;          |de0_nano_system_altpll_0_altpll_gma2:sd1|                                                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1                                                                                                                                                                                                                                                                                             ; de0_nano_system_altpll_0_altpll_gma2            ; de0_nano_system ;
;          |de0_nano_system_altpll_0_stdsync_sv6:stdsync2|                                                                                ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                        ; de0_nano_system_altpll_0_stdsync_sv6            ; de0_nano_system ;
;             |de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|                                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                          ; de0_nano_system_altpll_0_dffpipe_l2c            ; de0_nano_system ;
;       |de0_nano_system_cpu:cpu|                                                                                                         ; 1049 (0)            ; 596 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu                                                                                                                                                                                                                                                                                                                                                ; de0_nano_system_cpu                             ; de0_nano_system ;
;          |de0_nano_system_cpu_cpu:cpu|                                                                                                  ; 1049 (663)          ; 596 (324)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; de0_nano_system_cpu_cpu                         ; de0_nano_system ;
;             |de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|                                                   ; 320 (32)            ; 272 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci                                                                                                                                                                                                                                            ; de0_nano_system_cpu_cpu_nios2_oci               ; de0_nano_system ;
;                |de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|                            ; 108 (0)             ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper                                                                                                                                                ; de0_nano_system_cpu_cpu_debug_slave_wrapper     ; de0_nano_system ;
;                   |de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|                           ; 7 (7)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk                                                      ; de0_nano_system_cpu_cpu_debug_slave_sysclk      ; de0_nano_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                         ; work            ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                         ; work            ;
;                   |de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|                                 ; 97 (97)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck                                                            ; de0_nano_system_cpu_cpu_debug_slave_tck         ; de0_nano_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                         ; work            ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                         ; work            ;
;                   |sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|                                                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                          ; work            ;
;                |de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|                                  ; 14 (14)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg                                                                                                                                                      ; de0_nano_system_cpu_cpu_nios2_avalon_reg        ; de0_nano_system ;
;                |de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break|                                    ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break                                                                                                                                                        ; de0_nano_system_cpu_cpu_nios2_oci_break         ; de0_nano_system ;
;                |de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|                                    ; 9 (9)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug                                                                                                                                                        ; de0_nano_system_cpu_cpu_nios2_oci_debug         ; de0_nano_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                         ; work            ;
;                |de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|                                          ; 125 (125)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem                                                                                                                                                              ; de0_nano_system_cpu_cpu_nios2_ocimem            ; de0_nano_system ;
;                   |de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|                                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram                                                                           ; de0_nano_system_cpu_cpu_ociram_sp_ram_module    ; de0_nano_system ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                      ; work            ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                 ; work            ;
;             |de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a                                                                                                                                                                                                                             ; de0_nano_system_cpu_cpu_register_bank_a_module  ; de0_nano_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                      ; work            ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                    ; altsyncram_6mc1                                 ; work            ;
;             |de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b                                                                                                                                                                                                                             ; de0_nano_system_cpu_cpu_register_bank_b_module  ; de0_nano_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                      ; work            ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                    ; altsyncram_6mc1                                 ; work            ;
;             |lpm_add_sub:Add2|                                                                                                          ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|lpm_add_sub:Add2                                                                                                                                                                                                                                                                                                   ; lpm_add_sub                                     ; work            ;
;                |add_sub_qvi:auto_generated|                                                                                             ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|lpm_add_sub:Add2|add_sub_qvi:auto_generated                                                                                                                                                                                                                                                                        ; add_sub_qvi                                     ; work            ;
;       |de0_nano_system_jtag_uart:jtag_uart|                                                                                             ; 151 (37)            ; 119 (13)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                    ; de0_nano_system_jtag_uart                       ; de0_nano_system ;
;          |alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|                                                                ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                      ; alt_jtag_atlantic                               ; work            ;
;          |de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|                                                    ; 30 (0)              ; 23 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                          ; de0_nano_system_jtag_uart_scfifo_r              ; de0_nano_system ;
;             |scfifo:rfifo|                                                                                                              ; 30 (0)              ; 23 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                             ; scfifo                                          ; work            ;
;                |scfifo_5t21:auto_generated|                                                                                             ; 30 (0)              ; 23 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated                                                                                                                                                                                                                  ; scfifo_5t21                                     ; work            ;
;                   |a_dpfifo_7211:dpfifo|                                                                                                ; 30 (0)              ; 23 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo                                                                                                                                                                                             ; a_dpfifo_7211                                   ; work            ;
;                      |a_fefifo_pdf:fifo_state|                                                                                          ; 16 (9)              ; 9 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state                                                                                                                                                                     ; a_fefifo_pdf                                    ; work            ;
;                         |cntr_eo7:count_usedw|                                                                                          ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|cntr_eo7:count_usedw                                                                                                                                                ; cntr_eo7                                        ; work            ;
;                      |altsyncram_rlo1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram                                                                                                                                                                     ; altsyncram_rlo1                                 ; work            ;
;                      |cntr_2ob:rd_ptr_count|                                                                                            ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:rd_ptr_count                                                                                                                                                                       ; cntr_2ob                                        ; work            ;
;                      |cntr_2ob:wr_ptr|                                                                                                  ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr                                                                                                                                                                             ; cntr_2ob                                        ; work            ;
;          |de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|                                                    ; 29 (0)              ; 23 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                          ; de0_nano_system_jtag_uart_scfifo_w              ; de0_nano_system ;
;             |scfifo:wfifo|                                                                                                              ; 29 (0)              ; 23 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                             ; scfifo                                          ; work            ;
;                |scfifo_5t21:auto_generated|                                                                                             ; 29 (0)              ; 23 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated                                                                                                                                                                                                                  ; scfifo_5t21                                     ; work            ;
;                   |a_dpfifo_7211:dpfifo|                                                                                                ; 29 (0)              ; 23 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo                                                                                                                                                                                             ; a_dpfifo_7211                                   ; work            ;
;                      |a_fefifo_pdf:fifo_state|                                                                                          ; 15 (8)              ; 9 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state                                                                                                                                                                     ; a_fefifo_pdf                                    ; work            ;
;                         |cntr_eo7:count_usedw|                                                                                          ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|cntr_eo7:count_usedw                                                                                                                                                ; cntr_eo7                                        ; work            ;
;                      |altsyncram_rlo1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram                                                                                                                                                                     ; altsyncram_rlo1                                 ; work            ;
;                      |cntr_2ob:rd_ptr_count|                                                                                            ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:rd_ptr_count                                                                                                                                                                       ; cntr_2ob                                        ; work            ;
;                      |cntr_2ob:wr_ptr|                                                                                                  ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr                                                                                                                                                                             ; cntr_2ob                                        ; work            ;
;       |de0_nano_system_key:key|                                                                                                         ; 4 (4)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_key:key                                                                                                                                                                                                                                                                                                                                                ; de0_nano_system_key                             ; de0_nano_system ;
;       |de0_nano_system_mm_interconnect_0:mm_interconnect_0|                                                                             ; 720 (0)             ; 489 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                    ; de0_nano_system_mm_interconnect_0               ; de0_nano_system ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 10 (10)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 67 (67)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|                                                                 ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser        ; de0_nano_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 10 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                  ; de0_nano_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                 ; altera_std_synchronizer_nocut                   ; de0_nano_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                 ; altera_std_synchronizer_nocut                   ; de0_nano_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser        ; de0_nano_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 22 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser                  ; de0_nano_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                   ; de0_nano_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                   ; de0_nano_system ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                      ; de0_nano_system ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 11 (11)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                 ; de0_nano_system ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                 ; de0_nano_system ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                       ; de0_nano_system ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                       ; de0_nano_system ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 17 (9)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                       ; de0_nano_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                ; de0_nano_system ;
;          |altera_merlin_slave_agent:trg_pls_component_0_reg_agent|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                       ; de0_nano_system ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 13 (13)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 2 (2)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 3 (3)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 2 (2)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_slave_translator:trg_pls_component_0_reg_translator|                                                            ; 4 (4)               ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 46 (46)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                     ; de0_nano_system ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                     ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; de0_nano_system_mm_interconnect_0_cmd_demux     ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                      ; de0_nano_system_mm_interconnect_0_cmd_demux_001 ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                    ; 56 (48)             ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                          ; de0_nano_system_mm_interconnect_0_cmd_mux_001   ; de0_nano_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 8 (8)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                        ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                    ; 65 (54)             ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                          ; de0_nano_system_mm_interconnect_0_cmd_mux_001   ; de0_nano_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 11 (10)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                        ; de0_nano_system ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                               ; altera_merlin_arb_adder                         ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                    ; 100 (91)            ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                          ; de0_nano_system_mm_interconnect_0_cmd_mux_001   ; de0_nano_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 9 (9)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                        ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_router:router|                                                                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                    ; de0_nano_system_mm_interconnect_0_router        ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_router_001:router_001|                                                                      ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                            ; de0_nano_system_mm_interconnect_0_router_001    ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                      ; de0_nano_system_mm_interconnect_0_rsp_demux_001 ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                      ; de0_nano_system_mm_interconnect_0_rsp_demux_001 ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                      ; de0_nano_system_mm_interconnect_0_rsp_demux_001 ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                            ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; de0_nano_system_mm_interconnect_0_rsp_mux       ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                          ; de0_nano_system_mm_interconnect_0_rsp_mux_001   ; de0_nano_system ;
;       |de0_nano_system_sdram:sdram|                                                                                                     ; 427 (374)           ; 247 (157)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram                                                                                                                                                                                                                                                                                                                                            ; de0_nano_system_sdram                           ; de0_nano_system ;
;          |de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|                                        ; 53 (53)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module                                                                                                                                                                                                                                                      ; de0_nano_system_sdram_input_efifo_module        ; de0_nano_system ;
;       |de0_nano_system_sw:sw|                                                                                                           ; 8 (8)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sw:sw                                                                                                                                                                                                                                                                                                                                                  ; de0_nano_system_sw                              ; de0_nano_system ;
;       |de0_nano_system_timer:timer|                                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_timer:timer                                                                                                                                                                                                                                                                                                                                            ; de0_nano_system_timer                           ; de0_nano_system ;
;       |ptmch_top:trg_pls_component_0|                                                                                                   ; 8359 (0)            ; 11062 (0)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0                                                                                                                                                                                                                                                                                                                                          ; ptmch_top                                       ; de0_nano_system ;
;          |ptmch_cnt:cnt_inst|                                                                                                           ; 253 (253)           ; 194 (194)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst                                                                                                                                                                                                                                                                                                                       ; ptmch_cnt                                       ; de0_nano_system ;
;          |ptmch_reg:reg_inst|                                                                                                           ; 7515 (7515)         ; 9693 (9693)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst                                                                                                                                                                                                                                                                                                                       ; ptmch_reg                                       ; de0_nano_system ;
;          |ptmch_rst:rst_inst|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst                                                                                                                                                                                                                                                                                                                       ; ptmch_rst                                       ; de0_nano_system ;
;          |ptmch_trg:trg_inst|                                                                                                           ; 590 (590)           ; 1174 (1174)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst                                                                                                                                                                                                                                                                                                                       ; ptmch_trg                                       ; de0_nano_system ;
;    |ledpwm:ledpwm_inst|                                                                                                                 ; 44 (44)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|ledpwm:ledpwm_inst                                                                                                                                                                                                                                                                                                                                                                             ; ledpwm                                          ; work            ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                         ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                     ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                            ; alt_sld_fab                                     ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)             ; 83 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                    ; alt_sld_fab_alt_sld_fab_ident                   ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 135 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 135 (93)            ; 77 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                               ; sld_jtag_hub                                    ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                       ; sld_rom_sr                                      ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                     ; sld_shadow_jsm                                  ; altera_sld      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File      ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                      ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst                                                                                                                                                                                                                                             ; de0_nano_system.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0                                                                                                                                                                                                           ; de0_nano_system.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu                                                                                                                                                                                                                     ; de0_nano_system.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu                                                                                                                                                                                         ; de0_nano_system.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_irq_mapper:irq_mapper                                                                                                                                                                                                       ; de0_nano_system.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart                                                                                                                                                                                                         ; de0_nano_system.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_key:key                                                                                                                                                                                                                     ; de0_nano_system.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                         ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                      ; de0_nano_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                               ; de0_nano_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                 ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                            ; de0_nano_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                   ; de0_nano_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; de0_nano_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                               ; de0_nano_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; de0_nano_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                               ; de0_nano_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; de0_nano_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                               ; de0_nano_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; de0_nano_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                           ; de0_nano_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                   ; de0_nano_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                               ; de0_nano_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; de0_nano_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                               ; de0_nano_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; de0_nano_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                               ; de0_nano_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; de0_nano_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                   ; de0_nano_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                           ; de0_nano_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                       ; de0_nano_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                               ; de0_nano_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                   ; de0_nano_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                               ; de0_nano_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                               ; de0_nano_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                   ; de0_nano_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                   ; de0_nano_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                   ; de0_nano_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                        ; de0_nano_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                              ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                     ; de0_nano_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                           ; de0_nano_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                 ; de0_nano_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                       ; de0_nano_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                        ; de0_nano_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                    ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                             ; de0_nano_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                        ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                   ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                  ; de0_nano_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                             ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                        ; de0_nano_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router:router                                                                                                                                         ; de0_nano_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001                                                                                                                                 ; de0_nano_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_002:router_002                                                                                                                                 ; de0_nano_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_003:router_003                                                                                                                                 ; de0_nano_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_002:router_004                                                                                                                                 ; de0_nano_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_003:router_005                                                                                                                                 ; de0_nano_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_006:router_006                                                                                                                                 ; de0_nano_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_007:router_007                                                                                                                                 ; de0_nano_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_007:router_008                                                                                                                                 ; de0_nano_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_007:router_009                                                                                                                                 ; de0_nano_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                   ; de0_nano_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                           ; de0_nano_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                           ; de0_nano_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                           ; de0_nano_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                           ; de0_nano_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                               ; de0_nano_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                               ; de0_nano_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                               ; de0_nano_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                       ; de0_nano_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                               ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                ; de0_nano_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                         ; de0_nano_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                           ; de0_nano_system.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                      ; de0_nano_system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                  ; de0_nano_system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                  ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                      ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                   ; de0_nano_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                              ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                         ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                ; de0_nano_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                           ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                      ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent                                                                                                                                 ; de0_nano_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo                                                                                                                            ; de0_nano_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator                                                                                                                       ; de0_nano_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                      ; de0_nano_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                  ; de0_nano_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                  ; de0_nano_system.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram                                                                                                                                                                                                                 ; de0_nano_system.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sw:sw                                                                                                                                                                                                                       ; de0_nano_system.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_timer:timer                                                                                                                                                                                                                 ; de0_nano_system.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next     ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state                                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next ;
+------------+------------+------------+------------+--------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                           ;
+------------+------------+------------+------------+--------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                    ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                    ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                    ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                    ;
+------------+------------+------------+------------+--------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 54                                                                                                                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..86]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..86]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_chipselect_pre                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_chipselect_pre                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_chipselect_pre                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,24..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[15]                                                                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[11..14]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[9,10]                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[8]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[7]                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[5,6]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[0..4]                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[1..15]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|control_register[0]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[0]                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[0..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|control_register[1..3]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[4..31]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|irq_mask[0..3]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|irq_mask[0,1]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[4..31]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ipending_reg[4..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_im:the_de0_nano_system_cpu_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_im:the_de0_nano_system_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_xbrk:the_de0_nano_system_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|force_reload                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|readdata[5,6,8,11..14]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[4,6..10,12..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5,6,8,11..14]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ipending_reg[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_is_running                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[17..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[15,16]                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[11..14]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[9,10]                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[8]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[7]                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[5,6]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[0..4]                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|delayed_unxcounter_is_zeroxx0                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|timeout_occurred                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                          ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                          ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                          ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                              ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                             ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                              ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                             ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                              ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                             ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                             ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                             ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                             ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                            ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                            ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                            ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                            ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                 ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                 ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                        ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                        ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                        ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|readdata[1..4,7,9,10]                                                                                                                                                                                                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_timer:timer|readdata[15]                                                                                                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                         ; Merged with de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1..4,7,9,10]                                                                                                                                                                                    ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                                                                                                                                             ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                  ; Merged with de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                   ; Merged with de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                        ; Merged with de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                                                                         ; Merged with de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                      ; Merged with de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|waitrequest_reset_override                                                                                                                                                                       ; Merged with de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                            ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                            ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                            ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                            ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                             ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                             ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                             ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                              ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                             ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                              ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                             ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                              ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                             ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                          ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                          ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                          ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                        ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                        ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                 ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                 ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                              ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                               ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|prev_request[0,1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|prev_request[0,1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0,1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                           ; Merged with de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.001 ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 1164                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[1]                                                                                                                                                                                              ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|prev_request[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                             ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[15],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[14],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[13],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[12],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[11],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[10],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[9],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[8],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[7],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[6],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[5],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[4],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[3],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[2],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[1],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_l_register[0],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|control_register[0],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[19],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[17],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[16],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[15],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[14],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[13],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[12],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[11],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[10],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[9],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[8],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[7],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[6],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[5],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[4],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[3],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[2],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[1],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_snapshot[0],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|control_register[3],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|control_register[2],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|force_reload,                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|readdata[14],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|readdata[13],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|readdata[12],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|readdata[11],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|readdata[8],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|readdata[6],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|readdata[5],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ipending_reg[0],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|counter_is_running,                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[15],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[14],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[13],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[12],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[11],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[10],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[9],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[8],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[7],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[6],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[5],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[4],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[3],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[2],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[1],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[0],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|delayed_unxcounter_is_zeroxx0,                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|timeout_occurred                                                                                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]                                                                                                                                                                                             ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0]                                                                                                                                                                                              ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|prev_request[0],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_chipselect_pre                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|irq_mask[3],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|irq_mask[2],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|irq_mask[1],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|irq_mask[0],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ipending_reg[2]                                                                                                                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                       ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                         ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                           ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][103],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                          ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][103],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                              ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                          ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                             ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                              ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                      ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                         ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                        ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][103],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_chipselect_pre                                                                                                                                                                                               ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_key:key|irq_mask[1],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_key:key|irq_mask[0],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ipending_reg[1]                                                                                                                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0]                                                                                                                                                                                              ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|prev_request[0],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][103],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0]                                                                                                                                                                                              ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][103],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                               ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                   ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                   ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                   ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                   ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                   ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                   ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                   ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                   ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                  ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[6]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[22]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[5]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[21]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[4]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[20]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[3]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[19]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[2]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[18]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[1]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[17]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[0]                                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[16]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[31]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[30]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[29]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[28]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[27]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[26]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[25]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[24]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[23]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[22]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[21]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[20]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[19]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[18]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[17]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[16]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[15]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[14]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[13]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[12]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[11]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[10]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[9]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[8]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[7]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[6]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[5]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_sw:sw|readdata[4]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[31]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[30]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[29]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[28]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[27]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[26]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[25]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[24]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[23]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[22]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[21]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[20]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[19]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[18]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[17]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[16]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[15]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[14]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[13]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[12]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[11]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[10]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[9]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[8]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[7]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[6]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[5]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[4]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[3]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_key:key|readdata[2]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                      ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[1]                                                                                                                                                                                              ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|prev_request[1]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[15]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[31]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[1]                                                                                                                                                                                              ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[1]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[14]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[30]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                         ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                         ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                         ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                         ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                           ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                            ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                              ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                            ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                              ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                            ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                              ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                           ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                             ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                           ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                             ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                           ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                             ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                           ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                               ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                               ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                      ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                      ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                      ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                            ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[13]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[29]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[12]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[28]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[11]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[27]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[10]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[26]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[9]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[25]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[8]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[24]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_timer:timer|period_h_register[7]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_timer:timer|internal_counter[23]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                     ; Stuck at GND                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.101 ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                            ; Lost Fanouts                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 12695 ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 247   ;
; Number of registers using Asynchronous Clear ; 12085 ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10802 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[3]                                                                                                                                                                                             ; 1       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_addr[12]                                                                                                                                                                                           ; 8       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                           ; 17      ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                       ; 4       ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; 4       ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[23]                                                                                                                                                                     ; 1       ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                                                                                                                   ; 1       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_counter[13]                                                                                                                                                                                  ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_counter[10]                                                                                                                                                                                  ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_counter[9]                                                                                                                                                                                   ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_counter[8]                                                                                                                                                                                   ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_counter[4]                                                                                                                                                                                   ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                                                                   ; 4       ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                       ; 11      ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; 39      ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; 4       ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                               ; 5       ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                    ; 35      ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                ; 1       ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                ; 4       ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst_chain[2]                                                                                                                                                                   ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_edge_n                                                                                                                                                                    ; 1       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_edge_n                                                                                                                                                                  ; 4       ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                               ; 6       ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                        ; 3       ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                      ; 4       ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                     ; 1       ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                ; 1       ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst_chain[3]                                                                                                                                                                   ; 1       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_n_2d                                                                                                                                                                ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_n_3d                                                                                                                                                                ; 1       ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                           ; 3       ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                        ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                     ; 1       ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                ; 1       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[0]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[0]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[0]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[0]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[0]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0] ; 1       ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1] ; 1       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[1]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[1]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[1]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[1]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[1]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_ienable[2] ; 1       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[2]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[2]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[2]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[2]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[2]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[3]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[3]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[3]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[3]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[3]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[4]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[4]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[4]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[4]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[4]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                    ; 1       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[10]                                                                                                                                                           ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[10]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[10]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[10]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[10]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[5]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[5]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[5]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[5]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[5]                                                                                                                                                             ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[11]                                                                                                                                                           ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[11]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[11]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[11]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[11]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[13]                                                                                                                                                           ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[13]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[13]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[13]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[13]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[16]                                                                                                                                                           ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[16]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[16]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[16]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[16]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[12]                                                                                                                                                           ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[12]                                                                                                                                                            ; 2       ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[12]                                                                                                                                                            ; 2       ;
; Total number of inverted registers = 172*                                                                                                                                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                                                                                                   ; Action           ; Reason              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_valid_from_R                                                                                                                                                             ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc_no_crst_nxt[0]~26                                                                                                                                                     ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc_plus_one[0]~0                                                                                                                                                         ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[17]_OTERM217                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]_OTERM219                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[21]_OTERM221                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[22]_OTERM223                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]_OTERM225                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[24]_OTERM227                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[25]_OTERM229                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]_OTERM231                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_valid                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_valid_OTERM3645                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_valid_OTERM3647                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_valid_OTERM3649                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_valid_OTERM3651                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1  ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|MonAReg~2            ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|MonDReg[8]~6         ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~1 ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|Add0~1                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|LessThan1~1                                                                                                                                                                                ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted~1_Duplicate_3                                                                                    ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1                                                                              ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0]                                               ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0                                                                                   ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_OTERM215                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid                                                                                                   ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0_OTERM203                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~0_OTERM213                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~1                                                                                                           ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~1_OTERM209                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~1_RTM0211                                                                                                   ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~1_RTM0211                                                                                                   ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~2                                                                                                           ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~2_OTERM205                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~2_RTM0207                                                                                                   ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~2_RTM0207                                                                                                   ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~3                                                                                                           ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~3_OTERM3653                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~4_OTERM201                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~5                                                                                                           ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~5_OTERM1001                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal2~0_OTERM3117                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal2~1                                                                                                           ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal2~1_OTERM3655                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal2~1_RTM0206                                                                                                   ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal2~1_RTM0210                                                                                                   ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal3~0_OTERM3115                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|Add0~1                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_counter~8                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]                                                                                                                                                             ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM89_OTERM809_OTERM2963                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM89_OTERM809_OTERM2965                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM89_OTERM809_OTERM2967                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM89_OTERM809_OTERM2969                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM89_OTERM811                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM89_OTERM813                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM89_OTERM815_OTERM2387_OTERM7149                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM89_OTERM815_OTERM2387_OTERM7151                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM89_OTERM815_OTERM2389                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM89_OTERM815_OTERM2391                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM89_OTERM815_OTERM2393                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1379_OTERM7281                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1379_OTERM7283                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1379_OTERM7285                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1379_OTERM7287                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1381_OTERM3813                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1381_OTERM3815_OTERM8525                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1381_OTERM3815_OTERM8527                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1383_OTERM6677                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1383_OTERM6679                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1383_OTERM6681                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1383_OTERM6683                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1385_OTERM3905                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1385_OTERM3907_OTERM8623                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM425_OTERM1385_OTERM3907_OTERM8625                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM427_OTERM1571_OTERM4555                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM427_OTERM1571_OTERM4557                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM427_OTERM1573_OTERM4699                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM427_OTERM1573_OTERM4701                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM427_OTERM1573_OTERM4703                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM427_OTERM1573_OTERM4705                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM427_OTERM1575_OTERM4891                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM427_OTERM1575_OTERM4893                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM427_OTERM1575_OTERM4895                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM427_OTERM1575_OTERM4897                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM427_OTERM1577_OTERM6077                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM427_OTERM1577_OTERM6079                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM427_OTERM1577_OTERM6081                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2099_OTERM6461                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2099_OTERM6463                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2099_OTERM6465                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2099_OTERM6467                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2101_OTERM7789                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2101_OTERM7791                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2101_OTERM7793                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2101_OTERM7795                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2103_OTERM5107                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2103_OTERM5109                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2103_OTERM5111                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2103_OTERM5113                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2105_OTERM4355                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2105_OTERM4357_OTERM8719                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM429_OTERM2105_OTERM4357_OTERM8721                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2331_OTERM8069                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2331_OTERM8071                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2331_OTERM8073                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2331_OTERM8075                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2333_OTERM4987                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2333_OTERM4989                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2333_OTERM4991                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2333_OTERM4993                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2335_OTERM5371                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2335_OTERM5373                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2335_OTERM5375                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2335_OTERM5377                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2337_OTERM7949                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2337_OTERM7951                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2337_OTERM7953                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM91_OTERM431_OTERM2337_OTERM7955                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2355_OTERM7161                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2355_OTERM7163                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2355_OTERM7165                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2355_OTERM7167                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2357_OTERM6949                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2357_OTERM6951                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2357_OTERM6953                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2357_OTERM6955                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2359_OTERM5771                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2359_OTERM5773                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2359_OTERM5775                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2359_OTERM5777                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2361_OTERM5955                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2361_OTERM5957                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2361_OTERM5959                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM785_OTERM2361_OTERM5961                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM787_OTERM3135                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM787_OTERM3137                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM787_OTERM3139                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM787_OTERM3141                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM789_OTERM3437                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM789_OTERM3439                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM789_OTERM3441                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM789_OTERM3443                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM791_OTERM2307_OTERM6765                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM791_OTERM2307_OTERM6767                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM791_OTERM2307_OTERM6769                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM791_OTERM2307_OTERM6771                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM791_OTERM2309_OTERM6149                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM791_OTERM2309_OTERM6151                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM791_OTERM2309_OTERM6153                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM791_OTERM2309_OTERM6155                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM791_OTERM2311                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM93_OTERM791_OTERM2313                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1115_OTERM4403                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1115_OTERM4405                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1115_OTERM4407                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1115_OTERM4409                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1117_OTERM5667                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1117_OTERM5669                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1117_OTERM5671                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1117_OTERM5673                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1119_OTERM5859                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1119_OTERM5861                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1119_OTERM5863                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1119_OTERM5865                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1121_OTERM5979                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1121_OTERM5981                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1121_OTERM5983                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM233_OTERM1121_OTERM5985                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM235                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM237_OTERM3167                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM237_OTERM3169                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM237_OTERM3171                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM237_OTERM3173                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM239_OTERM1019_OTERM4121                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM239_OTERM1019_OTERM4123                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM239_OTERM1019_OTERM4125                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM239_OTERM1019_OTERM4127                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM239_OTERM1021                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM239_OTERM1023_OTERM5347                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM239_OTERM1023_OTERM5349                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM239_OTERM1023_OTERM5351                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM239_OTERM1023_OTERM5353                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]_OTERM95_OTERM239_OTERM1025                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]                                                                                                                                                             ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM81_OTERM817_OTERM2955                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM81_OTERM817_OTERM2957                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM81_OTERM817_OTERM2959                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM81_OTERM817_OTERM2961                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM81_OTERM819                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM81_OTERM821                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM81_OTERM823_OTERM2379_OTERM7153                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM81_OTERM823_OTERM2379_OTERM7155                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM81_OTERM823_OTERM2381                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM81_OTERM823_OTERM2383                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM81_OTERM823_OTERM2385                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1371_OTERM7289                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1371_OTERM7291                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1371_OTERM7293                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1371_OTERM7295                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1373_OTERM3817                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1373_OTERM3819_OTERM8521                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1373_OTERM3819_OTERM8523                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1375_OTERM6685                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1375_OTERM6687                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1375_OTERM6689                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1375_OTERM6691                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1377_OTERM3909                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1377_OTERM3911_OTERM8619                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM433_OTERM1377_OTERM3911_OTERM8621                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM435_OTERM1563_OTERM4559                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM435_OTERM1563_OTERM4561                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM435_OTERM1565_OTERM4707                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM435_OTERM1565_OTERM4709                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM435_OTERM1565_OTERM4711                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM435_OTERM1565_OTERM4713                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM435_OTERM1567_OTERM4899                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM435_OTERM1567_OTERM4901                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM435_OTERM1567_OTERM4903                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM435_OTERM1567_OTERM4905                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM435_OTERM1569_OTERM6083                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM435_OTERM1569_OTERM6085                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM435_OTERM1569_OTERM6087                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2091_OTERM6469                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2091_OTERM6471                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2091_OTERM6473                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2091_OTERM6475                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2093_OTERM7797                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2093_OTERM7799                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2093_OTERM7801                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2093_OTERM7803                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2095_OTERM5115                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2095_OTERM5117                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2095_OTERM5119                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2095_OTERM5121                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2097_OTERM4359                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2097_OTERM4361_OTERM8715                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM437_OTERM2097_OTERM4361_OTERM8717                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2323_OTERM8077                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2323_OTERM8079                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2323_OTERM8081                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2323_OTERM8083                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2325_OTERM4995                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2325_OTERM4997                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2325_OTERM4999                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2325_OTERM5001                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2327_OTERM5379                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2327_OTERM5381                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2327_OTERM5383                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2327_OTERM5385                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2329_OTERM7957                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2329_OTERM7959                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2329_OTERM7961                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM83_OTERM439_OTERM2329_OTERM7963                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2347_OTERM7169                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2347_OTERM7171                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2347_OTERM7173                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2347_OTERM7175                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2349_OTERM6957                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2349_OTERM6959                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2349_OTERM6961                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2349_OTERM6963                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2351_OTERM5779                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2351_OTERM5781                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2351_OTERM5783                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2351_OTERM5785                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2353_OTERM5963                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2353_OTERM5965                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2353_OTERM5967                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM793_OTERM2353_OTERM5969                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM795_OTERM3127                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM795_OTERM3129                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM795_OTERM3131                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM795_OTERM3133                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM797_OTERM3429                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM797_OTERM3431                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM797_OTERM3433                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM797_OTERM3435                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM799_OTERM2299_OTERM6773                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM799_OTERM2299_OTERM6775                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM799_OTERM2299_OTERM6777                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM799_OTERM2299_OTERM6779                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM799_OTERM2301_OTERM6157                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM799_OTERM2301_OTERM6159                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM799_OTERM2301_OTERM6161                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM799_OTERM2301_OTERM6163                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM799_OTERM2303                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM85_OTERM799_OTERM2305                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1107_OTERM4411                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1107_OTERM4413                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1107_OTERM4415                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1107_OTERM4417                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1109_OTERM5675                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1109_OTERM5677                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1109_OTERM5679                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1109_OTERM5681                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1111_OTERM5867                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1111_OTERM5869                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1111_OTERM5871                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1111_OTERM5873                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1113_OTERM5987                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1113_OTERM5989                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1113_OTERM5991                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM241_OTERM1113_OTERM5993                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM243                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM245_OTERM3159                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM245_OTERM3161                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM245_OTERM3163                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM245_OTERM3165                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM247_OTERM1011_OTERM4129                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM247_OTERM1011_OTERM4131                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM247_OTERM1011_OTERM4133                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM247_OTERM1011_OTERM4135                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM247_OTERM1013                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM247_OTERM1015_OTERM5355                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM247_OTERM1015_OTERM5357                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM247_OTERM1015_OTERM5359                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM247_OTERM1015_OTERM5361                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM87_OTERM247_OTERM1017                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]                                                                                                                                                             ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM73_OTERM825_OTERM2947                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM73_OTERM825_OTERM2949                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM73_OTERM825_OTERM2951                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM73_OTERM825_OTERM2953                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM73_OTERM827                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM73_OTERM829                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM73_OTERM831_OTERM2371_OTERM7157                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM73_OTERM831_OTERM2371_OTERM7159                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM73_OTERM831_OTERM2373                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM73_OTERM831_OTERM2375                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM73_OTERM831_OTERM2377                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1363_OTERM7297                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1363_OTERM7299                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1363_OTERM7301                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1363_OTERM7303                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1365_OTERM3821                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1365_OTERM3823_OTERM8517                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1365_OTERM3823_OTERM8519                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1367_OTERM6693                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1367_OTERM6695                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1367_OTERM6697                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1367_OTERM6699                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1369_OTERM3913                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1369_OTERM3915_OTERM8615                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM441_OTERM1369_OTERM3915_OTERM8617                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM443_OTERM1555_OTERM4563                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM443_OTERM1555_OTERM4565                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM443_OTERM1557_OTERM4715                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM443_OTERM1557_OTERM4717                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM443_OTERM1557_OTERM4719                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM443_OTERM1557_OTERM4721                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM443_OTERM1559_OTERM4907                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM443_OTERM1559_OTERM4909                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM443_OTERM1559_OTERM4911                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM443_OTERM1559_OTERM4913                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM443_OTERM1561_OTERM6089                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM443_OTERM1561_OTERM6091                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM443_OTERM1561_OTERM6093                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2083_OTERM6477                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2083_OTERM6479                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2083_OTERM6481                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2083_OTERM6483                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2085_OTERM7805                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2085_OTERM7807                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2085_OTERM7809                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2085_OTERM7811                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2087_OTERM5123                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2087_OTERM5125                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2087_OTERM5127                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2087_OTERM5129                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2089_OTERM4363                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2089_OTERM4365_OTERM8711                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM445_OTERM2089_OTERM4365_OTERM8713                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2315_OTERM8085                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2315_OTERM8087                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2315_OTERM8089                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2315_OTERM8091                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2317_OTERM5003                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2317_OTERM5005                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2317_OTERM5007                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2317_OTERM5009                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2319_OTERM5387                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2319_OTERM5389                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2319_OTERM5391                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2319_OTERM5393                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2321_OTERM7965                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2321_OTERM7967                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2321_OTERM7969                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM75_OTERM447_OTERM2321_OTERM7971                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2339_OTERM7177                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2339_OTERM7179                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2339_OTERM7181                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2339_OTERM7183                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2341_OTERM6965                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2341_OTERM6967                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2341_OTERM6969                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2341_OTERM6971                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2343_OTERM5787                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2343_OTERM5789                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2343_OTERM5791                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2343_OTERM5793                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2345_OTERM5971                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2345_OTERM5973                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2345_OTERM5975                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM801_OTERM2345_OTERM5977                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM803_OTERM3119                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM803_OTERM3121                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM803_OTERM3123                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM803_OTERM3125                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM805_OTERM3421                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM805_OTERM3423                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM805_OTERM3425                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM805_OTERM3427                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM807_OTERM2291_OTERM6781                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM807_OTERM2291_OTERM6783                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM807_OTERM2291_OTERM6785                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM807_OTERM2291_OTERM6787                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM807_OTERM2293_OTERM6165                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM807_OTERM2293_OTERM6167                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM807_OTERM2293_OTERM6169                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM807_OTERM2293_OTERM6171                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM807_OTERM2295                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM77_OTERM807_OTERM2297                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1099_OTERM4419                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1099_OTERM4421                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1099_OTERM4423                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1099_OTERM4425                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1101_OTERM5683                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1101_OTERM5685                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1101_OTERM5687                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1101_OTERM5689                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1103_OTERM5875                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1103_OTERM5877                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1103_OTERM5879                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1103_OTERM5881                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1105_OTERM5995                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1105_OTERM5997                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1105_OTERM5999                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM249_OTERM1105_OTERM6001                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM251                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM253_OTERM3151                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM253_OTERM3153                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM253_OTERM3155                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM253_OTERM3157                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM255_OTERM1003_OTERM4137                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM255_OTERM1003_OTERM4139                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM255_OTERM1003_OTERM4141                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM255_OTERM1003_OTERM4143                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM255_OTERM1005                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM255_OTERM1007_OTERM5363                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM255_OTERM1007_OTERM5365                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM255_OTERM1007_OTERM5367                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM255_OTERM1007_OTERM5369                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM79_OTERM255_OTERM1009                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]                                                                                                                                                             ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM65_OTERM833_OTERM3027                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM65_OTERM833_OTERM3029                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM65_OTERM833_OTERM3031                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM65_OTERM833_OTERM3033                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM65_OTERM835                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM65_OTERM837                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM65_OTERM839_OTERM3107                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM65_OTERM839_OTERM3109                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM65_OTERM839_OTERM3111                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM65_OTERM839_OTERM3113                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1355_OTERM7305                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1355_OTERM7307                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1355_OTERM7309                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1355_OTERM7311                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1357_OTERM3825                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1357_OTERM3827_OTERM8513                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1357_OTERM3827_OTERM8515                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1359_OTERM6701                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1359_OTERM6703                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1359_OTERM6705                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1359_OTERM6707                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1361_OTERM3917                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1361_OTERM3919_OTERM8611                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM449_OTERM1361_OTERM3919_OTERM8613                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM451_OTERM1547_OTERM4567                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM451_OTERM1547_OTERM4569                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM451_OTERM1549_OTERM4723                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM451_OTERM1549_OTERM4725                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM451_OTERM1549_OTERM4727                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM451_OTERM1549_OTERM4729                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM451_OTERM1551_OTERM4915                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM451_OTERM1551_OTERM4917                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM451_OTERM1551_OTERM4919                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM451_OTERM1551_OTERM4921                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM451_OTERM1553_OTERM6095                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM451_OTERM1553_OTERM6097                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM451_OTERM1553_OTERM6099                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2075_OTERM6485                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2075_OTERM6487                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2075_OTERM6489                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2075_OTERM6491                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2077_OTERM7813                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2077_OTERM7815                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2077_OTERM7817                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2077_OTERM7819                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2079_OTERM5131                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2079_OTERM5133                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2079_OTERM5135                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2079_OTERM5137                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2081_OTERM4367                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2081_OTERM4369_OTERM8707                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM453_OTERM2081_OTERM4369_OTERM8709                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1187_OTERM8189                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1187_OTERM8191                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1187_OTERM8193                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1187_OTERM8195                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1189_OTERM3725                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1189_OTERM3727_OTERM8433                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1189_OTERM3727_OTERM8435                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1191_OTERM5203                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1191_OTERM5205                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1191_OTERM5207                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1191_OTERM5209                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1193_OTERM5275                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1193_OTERM5277                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1193_OTERM5279                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM67_OTERM455_OTERM1193_OTERM5281                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1907_OTERM7561                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1907_OTERM7563                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1907_OTERM7565                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1907_OTERM7567                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1909_OTERM5491                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1909_OTERM5493                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1909_OTERM5495                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1909_OTERM5497                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1911_OTERM5795                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1911_OTERM5797                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1911_OTERM5799                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1911_OTERM5801                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1913_OTERM4241                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1913_OTERM4243                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1913_OTERM4245                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM521_OTERM1913_OTERM4247                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM523_OTERM2451_OTERM8261                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM523_OTERM2451_OTERM8263                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM523_OTERM2451_OTERM8265                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM523_OTERM2451_OTERM8267                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM523_OTERM2453                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM523_OTERM2455                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM523_OTERM2457_OTERM7885                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM523_OTERM2457_OTERM7887                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM523_OTERM2457_OTERM7889                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM523_OTERM2457_OTERM7891                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM525_OTERM3415                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM525_OTERM3417                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM525_OTERM3419                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM527_OTERM2755                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM527_OTERM2757                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM527_OTERM2759                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM69_OTERM527_OTERM2761                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1091_OTERM4427                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1091_OTERM4429                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1091_OTERM4431                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1091_OTERM4433                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1093_OTERM5691                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1093_OTERM5693                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1093_OTERM5695                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1093_OTERM5697                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1095_OTERM5883                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1095_OTERM5885                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1095_OTERM5887                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1095_OTERM5889                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1097_OTERM7077                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1097_OTERM7079                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1097_OTERM7081                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM257_OTERM1097_OTERM7083                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM259_OTERM8375                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM259_OTERM8377                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM259_OTERM8379                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM259_OTERM8381                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM261_OTERM2683                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM261_OTERM2685                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM261_OTERM2687                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM261_OTERM2689                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM263_OTERM1835_OTERM6789                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM263_OTERM1835_OTERM6791                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM263_OTERM1835_OTERM6793                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM263_OTERM1835_OTERM6795                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM263_OTERM1837                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM263_OTERM1839                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM263_OTERM1841_OTERM3953                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM263_OTERM1841_OTERM3955                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM263_OTERM1841_OTERM3957                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM71_OTERM263_OTERM1841_OTERM3959                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]                                                                                                                                                             ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM57_OTERM993_OTERM3541                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM57_OTERM993_OTERM3543                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM57_OTERM993_OTERM3545                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM57_OTERM993_OTERM3547                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM57_OTERM995                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM57_OTERM997                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM57_OTERM999_OTERM3043                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM57_OTERM999_OTERM3045                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM57_OTERM999_OTERM3047                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM57_OTERM999_OTERM3049                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1347_OTERM7069                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1347_OTERM7071                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1347_OTERM7073                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1347_OTERM7075                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1349_OTERM4499                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1349_OTERM4501_OTERM8819                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1349_OTERM4501_OTERM8821                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1351_OTERM6557                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1351_OTERM6559                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1351_OTERM6561                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1351_OTERM6563                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1353_OTERM3921                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1353_OTERM3923_OTERM8607                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM457_OTERM1353_OTERM3923_OTERM8609                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM459_OTERM1539_OTERM4571                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM459_OTERM1539_OTERM4573                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM459_OTERM1541_OTERM4731                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM459_OTERM1541_OTERM4733                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM459_OTERM1541_OTERM4735                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM459_OTERM1541_OTERM4737                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM459_OTERM1543_OTERM4923                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM459_OTERM1543_OTERM4925                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM459_OTERM1543_OTERM4927                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM459_OTERM1543_OTERM4929                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM459_OTERM1545_OTERM6101                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM459_OTERM1545_OTERM6103                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM459_OTERM1545_OTERM6105                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2067_OTERM6493                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2067_OTERM6495                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2067_OTERM6497                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2067_OTERM6499                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2069_OTERM7821                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2069_OTERM7823                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2069_OTERM7825                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2069_OTERM7827                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2071_OTERM5139                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2071_OTERM5141                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2071_OTERM5143                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2071_OTERM5145                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2073_OTERM4371                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2073_OTERM4373_OTERM8703                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM461_OTERM2073_OTERM4373_OTERM8705                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1179_OTERM8197                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1179_OTERM8199                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1179_OTERM8201                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1179_OTERM8203                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1181_OTERM3729                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1181_OTERM3731_OTERM8429                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1181_OTERM3731_OTERM8431                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1183_OTERM5211                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1183_OTERM5213                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1183_OTERM5215                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1183_OTERM5217                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1185_OTERM6269                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1185_OTERM6271                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1185_OTERM6273                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM59_OTERM463_OTERM1185_OTERM6275                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2363_OTERM8391                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2363_OTERM8393                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2363_OTERM8395                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2363_OTERM8397                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2365_OTERM6565                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2365_OTERM6567                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2365_OTERM6569                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2365_OTERM6571                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2367_OTERM5659                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2367_OTERM5661                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2367_OTERM5663                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2367_OTERM5665                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2369_OTERM5651                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2369_OTERM5653                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2369_OTERM5655                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM681_OTERM2369_OTERM5657                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM683_OTERM2555                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM683_OTERM2557                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM683_OTERM2559                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM683_OTERM2561_OTERM8383                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM683_OTERM2561_OTERM8385                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM683_OTERM2561_OTERM8387                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM683_OTERM2561_OTERM8389                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM685_OTERM3367                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM685_OTERM3369                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM685_OTERM3371                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM687_OTERM2691                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM687_OTERM2693                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM687_OTERM2695                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM61_OTERM687_OTERM2697                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1083_OTERM4435                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1083_OTERM4437                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1083_OTERM4439                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1083_OTERM4441                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1085_OTERM5699                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1085_OTERM5701                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1085_OTERM5703                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1085_OTERM5705                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1087_OTERM5891                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1087_OTERM5893                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1087_OTERM5895                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1087_OTERM5897                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1089_OTERM7085                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1089_OTERM7087                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1089_OTERM7089                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM265_OTERM1089_OTERM7091                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM267_OTERM8367                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM267_OTERM8369                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM267_OTERM8371                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM267_OTERM8373                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM269_OTERM2675                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM269_OTERM2677                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM269_OTERM2679                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM269_OTERM2681                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM271_OTERM1827_OTERM6573                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM271_OTERM1827_OTERM6575                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM271_OTERM1827_OTERM6577                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM271_OTERM1827_OTERM6579                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM271_OTERM1829                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM271_OTERM1831                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM271_OTERM1833_OTERM3961                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM271_OTERM1833_OTERM3963                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM271_OTERM1833_OTERM3965                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM63_OTERM271_OTERM1833_OTERM3967                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]                                                                                                                                                             ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM49_OTERM841_OTERM3019                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM49_OTERM841_OTERM3021                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM49_OTERM841_OTERM3023                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM49_OTERM841_OTERM3025                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM49_OTERM843                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM49_OTERM845                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM49_OTERM847_OTERM3099                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM49_OTERM847_OTERM3101                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM49_OTERM847_OTERM3103                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM49_OTERM847_OTERM3105                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1339_OTERM7313                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1339_OTERM7315                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1339_OTERM7317                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1339_OTERM7319                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1341_OTERM3829                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1341_OTERM3831_OTERM8509                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1341_OTERM3831_OTERM8511                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1343_OTERM6709                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1343_OTERM6711                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1343_OTERM6713                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1343_OTERM6715                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1345_OTERM3925                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1345_OTERM3927_OTERM8603                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM465_OTERM1345_OTERM3927_OTERM8605                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM467_OTERM1531_OTERM4575                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM467_OTERM1531_OTERM4577                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM467_OTERM1533_OTERM4739                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM467_OTERM1533_OTERM4741                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM467_OTERM1533_OTERM4743                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM467_OTERM1533_OTERM4745                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM467_OTERM1535_OTERM4931                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM467_OTERM1535_OTERM4933                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM467_OTERM1535_OTERM4935                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM467_OTERM1535_OTERM4937                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM467_OTERM1537_OTERM6107                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM467_OTERM1537_OTERM6109                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM467_OTERM1537_OTERM6111                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2059_OTERM6501                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2059_OTERM6503                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2059_OTERM6505                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2059_OTERM6507                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2061_OTERM7829                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2061_OTERM7831                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2061_OTERM7833                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2061_OTERM7835                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2063_OTERM5147                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2063_OTERM5149                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2063_OTERM5151                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2063_OTERM5153                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2065_OTERM4375                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2065_OTERM4377_OTERM8699                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM469_OTERM2065_OTERM4377_OTERM8701                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1171_OTERM8205                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1171_OTERM8207                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1171_OTERM8209                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1171_OTERM8211                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1173_OTERM3733                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1173_OTERM3735_OTERM8425                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1173_OTERM3735_OTERM8427                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1175_OTERM5219                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1175_OTERM5221                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1175_OTERM5223                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1175_OTERM5225                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1177_OTERM5283                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1177_OTERM5285                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1177_OTERM5287                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM51_OTERM471_OTERM1177_OTERM5289                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1899_OTERM7569                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1899_OTERM7571                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1899_OTERM7573                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1899_OTERM7575                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1901_OTERM5499                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1901_OTERM5501                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1901_OTERM5503                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1901_OTERM5505                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1903_OTERM5803                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1903_OTERM5805                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1903_OTERM5807                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1903_OTERM5809                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1905_OTERM4249                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1905_OTERM4251                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1905_OTERM4253                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM529_OTERM1905_OTERM4255                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM531_OTERM2443_OTERM8269                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM531_OTERM2443_OTERM8271                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM531_OTERM2443_OTERM8273                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM531_OTERM2445                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM531_OTERM2447                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM531_OTERM2449_OTERM7893                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM531_OTERM2449_OTERM7895                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM531_OTERM2449_OTERM7897                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM531_OTERM2449_OTERM7899                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM533_OTERM3409                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM533_OTERM3411                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM533_OTERM3413                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM535_OTERM2747                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM535_OTERM2749                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM535_OTERM2751                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM53_OTERM535_OTERM2753                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1075_OTERM4443                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1075_OTERM4445                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1075_OTERM4447                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1075_OTERM4449                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1077_OTERM5707                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1077_OTERM5709                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1077_OTERM5711                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1077_OTERM5713                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1079_OTERM5899                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1079_OTERM5901                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1079_OTERM5903                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1079_OTERM5905                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1081_OTERM7093                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1081_OTERM7095                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1081_OTERM7097                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM273_OTERM1081_OTERM7099                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM275_OTERM8359                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM275_OTERM8361                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM275_OTERM8363                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM275_OTERM8365                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM277_OTERM2667                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM277_OTERM2669                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM277_OTERM2671                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM277_OTERM2673                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM279_OTERM1819_OTERM6797                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM279_OTERM1819_OTERM6799                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM279_OTERM1819_OTERM6801                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM279_OTERM1819_OTERM6803                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM279_OTERM1821                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM279_OTERM1823                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM279_OTERM1825_OTERM3969                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM279_OTERM1825_OTERM3971                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM279_OTERM1825_OTERM3973                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM55_OTERM279_OTERM1825_OTERM3975                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]                                                                                                                                                             ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM33_OTERM857_OTERM3003                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM33_OTERM857_OTERM3005                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM33_OTERM857_OTERM3007                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM33_OTERM857_OTERM3009                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM33_OTERM859                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM33_OTERM861                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM33_OTERM863_OTERM3083                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM33_OTERM863_OTERM3085                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM33_OTERM863_OTERM3087                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM33_OTERM863_OTERM3089                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1323_OTERM7329                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1323_OTERM7331                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1323_OTERM7333                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1323_OTERM7335                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1325_OTERM3837                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1325_OTERM3839_OTERM8501                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1325_OTERM3839_OTERM8503                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1327_OTERM6725                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1327_OTERM6727                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1327_OTERM6729                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1327_OTERM6731                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1329_OTERM3933                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1329_OTERM3935_OTERM8595                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM481_OTERM1329_OTERM3935_OTERM8597                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM483_OTERM1515_OTERM4583                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM483_OTERM1515_OTERM4585                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM483_OTERM1517_OTERM4755                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM483_OTERM1517_OTERM4757                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM483_OTERM1517_OTERM4759                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM483_OTERM1517_OTERM4761                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM483_OTERM1519_OTERM4947                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM483_OTERM1519_OTERM4949                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM483_OTERM1519_OTERM4951                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM483_OTERM1519_OTERM4953                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM483_OTERM1521_OTERM6119                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM483_OTERM1521_OTERM6121                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM483_OTERM1521_OTERM6123                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2043_OTERM6517                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2043_OTERM6519                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2043_OTERM6521                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2043_OTERM6523                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2045_OTERM7845                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2045_OTERM7847                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2045_OTERM7849                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2045_OTERM7851                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2047_OTERM5163                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2047_OTERM5165                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2047_OTERM5167                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2047_OTERM5169                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2049_OTERM4383                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2049_OTERM4385_OTERM8691                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM485_OTERM2049_OTERM4385_OTERM8693                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1155_OTERM8221                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1155_OTERM8223                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1155_OTERM8225                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1155_OTERM8227                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1157_OTERM3741                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1157_OTERM3743_OTERM8417                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1157_OTERM3743_OTERM8419                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1159_OTERM5235                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1159_OTERM5237                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1159_OTERM5239                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1159_OTERM5241                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1161_OTERM5299                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1161_OTERM5301                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1161_OTERM5303                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM35_OTERM487_OTERM1161_OTERM5305                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1883_OTERM7585                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1883_OTERM7587                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1883_OTERM7589                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1883_OTERM7591                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1885_OTERM5515                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1885_OTERM5517                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1885_OTERM5519                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1885_OTERM5521                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1887_OTERM5819                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1887_OTERM5821                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1887_OTERM5823                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1887_OTERM5825                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1889_OTERM4265                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1889_OTERM4267                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1889_OTERM4269                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM545_OTERM1889_OTERM4271                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM547_OTERM2427_OTERM8281                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM547_OTERM2427_OTERM8283                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM547_OTERM2427_OTERM8285                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM547_OTERM2429                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM547_OTERM2431                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM547_OTERM2433_OTERM7909                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM547_OTERM2433_OTERM7911                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM547_OTERM2433_OTERM7913                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM547_OTERM2433_OTERM7915                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM549_OTERM3397                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM549_OTERM3399                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM549_OTERM3401                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM551_OTERM2731                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM551_OTERM2733                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM551_OTERM2735                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM37_OTERM551_OTERM2737                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1059_OTERM4459                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1059_OTERM4461                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1059_OTERM4463                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1059_OTERM4465                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1061_OTERM5723                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1061_OTERM5725                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1061_OTERM5727                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1061_OTERM5729                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1063_OTERM5915                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1063_OTERM5917                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1063_OTERM5919                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1063_OTERM5921                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1065_OTERM7109                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1065_OTERM7111                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1065_OTERM7113                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM289_OTERM1065_OTERM7115                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM291_OTERM8343                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM291_OTERM8345                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM291_OTERM8347                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM291_OTERM8349                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM293_OTERM2651                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM293_OTERM2653                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM293_OTERM2655                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM293_OTERM2657                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM295_OTERM1803_OTERM6813                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM295_OTERM1803_OTERM6815                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM295_OTERM1803_OTERM6817                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM295_OTERM1803_OTERM6819                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM295_OTERM1805                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM295_OTERM1807                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM295_OTERM1809_OTERM3985                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM295_OTERM1809_OTERM3987                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM295_OTERM1809_OTERM3989                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM39_OTERM295_OTERM1809_OTERM3991                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]                                                                                                                                                             ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM41_OTERM849_OTERM3011                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM41_OTERM849_OTERM3013                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM41_OTERM849_OTERM3015                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM41_OTERM849_OTERM3017                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM41_OTERM851                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM41_OTERM853                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM41_OTERM855_OTERM3091                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM41_OTERM855_OTERM3093                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM41_OTERM855_OTERM3095                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM41_OTERM855_OTERM3097                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1331_OTERM7321                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1331_OTERM7323                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1331_OTERM7325                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1331_OTERM7327                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1333_OTERM3833                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1333_OTERM3835_OTERM8505                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1333_OTERM3835_OTERM8507                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1335_OTERM6717                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1335_OTERM6719                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1335_OTERM6721                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1335_OTERM6723                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1337_OTERM3929                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1337_OTERM3931_OTERM8599                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM473_OTERM1337_OTERM3931_OTERM8601                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM475_OTERM1523_OTERM4579                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM475_OTERM1523_OTERM4581                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM475_OTERM1525_OTERM4747                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM475_OTERM1525_OTERM4749                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM475_OTERM1525_OTERM4751                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM475_OTERM1525_OTERM4753                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM475_OTERM1527_OTERM4939                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM475_OTERM1527_OTERM4941                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM475_OTERM1527_OTERM4943                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM475_OTERM1527_OTERM4945                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM475_OTERM1529_OTERM6113                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM475_OTERM1529_OTERM6115                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM475_OTERM1529_OTERM6117                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2051_OTERM6509                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2051_OTERM6511                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2051_OTERM6513                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2051_OTERM6515                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2053_OTERM7837                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2053_OTERM7839                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2053_OTERM7841                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2053_OTERM7843                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2055_OTERM5155                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2055_OTERM5157                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2055_OTERM5159                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2055_OTERM5161                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2057_OTERM4379                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2057_OTERM4381_OTERM8695                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM477_OTERM2057_OTERM4381_OTERM8697                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1163_OTERM8213                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1163_OTERM8215                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1163_OTERM8217                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1163_OTERM8219                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1165_OTERM3737                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1165_OTERM3739_OTERM8421                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1165_OTERM3739_OTERM8423                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1167_OTERM5227                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1167_OTERM5229                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1167_OTERM5231                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1167_OTERM5233                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1169_OTERM5291                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1169_OTERM5293                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1169_OTERM5295                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM43_OTERM479_OTERM1169_OTERM5297                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1891_OTERM7577                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1891_OTERM7579                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1891_OTERM7581                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1891_OTERM7583                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1893_OTERM5507                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1893_OTERM5509                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1893_OTERM5511                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1893_OTERM5513                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1895_OTERM5811                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1895_OTERM5813                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1895_OTERM5815                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1895_OTERM5817                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1897_OTERM4257                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1897_OTERM4259                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1897_OTERM4261                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM537_OTERM1897_OTERM4263                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM539_OTERM2435_OTERM8275                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM539_OTERM2435_OTERM8277                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM539_OTERM2435_OTERM8279                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM539_OTERM2437                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM539_OTERM2439                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM539_OTERM2441_OTERM7901                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM539_OTERM2441_OTERM7903                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM539_OTERM2441_OTERM7905                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM539_OTERM2441_OTERM7907                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM541_OTERM3403                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM541_OTERM3405                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM541_OTERM3407                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM543_OTERM2739                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM543_OTERM2741                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM543_OTERM2743                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM45_OTERM543_OTERM2745                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1067_OTERM4451                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1067_OTERM4453                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1067_OTERM4455                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1067_OTERM4457                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1069_OTERM5715                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1069_OTERM5717                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1069_OTERM5719                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1069_OTERM5721                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1071_OTERM5907                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1071_OTERM5909                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1071_OTERM5911                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1071_OTERM5913                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1073_OTERM7101                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1073_OTERM7103                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1073_OTERM7105                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM281_OTERM1073_OTERM7107                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM283_OTERM8351                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM283_OTERM8353                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM283_OTERM8355                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM283_OTERM8357                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM285_OTERM2659                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM285_OTERM2661                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM285_OTERM2663                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM285_OTERM2665                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM287_OTERM1811_OTERM6805                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM287_OTERM1811_OTERM6807                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM287_OTERM1811_OTERM6809                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM287_OTERM1811_OTERM6811                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM287_OTERM1813                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM287_OTERM1815                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM287_OTERM1817_OTERM3977                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM287_OTERM1817_OTERM3979                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM287_OTERM1817_OTERM3981                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[7]_OTERM47_OTERM287_OTERM1817_OTERM3983                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]                                                                                                                                                             ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM129_OTERM953_OTERM3581                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM129_OTERM953_OTERM3583                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM129_OTERM953_OTERM3585                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM129_OTERM953_OTERM3587                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM129_OTERM955                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM129_OTERM957                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM129_OTERM959_OTERM2883                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM129_OTERM959_OTERM2885                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM129_OTERM959_OTERM2887                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM129_OTERM959_OTERM2889                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1419_OTERM7241                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1419_OTERM7243                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1419_OTERM7245                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1419_OTERM7247                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1421_OTERM3793                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1421_OTERM3795_OTERM8545                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1421_OTERM3795_OTERM8547                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1423_OTERM6637                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1423_OTERM6639                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1423_OTERM6641                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1423_OTERM6643                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1425_OTERM3885                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1425_OTERM3887_OTERM8643                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM385_OTERM1425_OTERM3887_OTERM8645                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM387_OTERM1611_OTERM4535                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM387_OTERM1611_OTERM4537                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM387_OTERM1613_OTERM4659                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM387_OTERM1613_OTERM4661                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM387_OTERM1613_OTERM4663                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM387_OTERM1613_OTERM4665                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM387_OTERM1615_OTERM4851                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM387_OTERM1615_OTERM4853                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM387_OTERM1615_OTERM4855                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM387_OTERM1615_OTERM4857                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM387_OTERM1617_OTERM6047                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM387_OTERM1617_OTERM6049                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM387_OTERM1617_OTERM6051                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2139_OTERM6421                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2139_OTERM6423                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2139_OTERM6425                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2139_OTERM6427                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2141_OTERM7749                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2141_OTERM7751                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2141_OTERM7753                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2141_OTERM7755                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2143_OTERM5067                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2143_OTERM5069                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2143_OTERM5071                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2143_OTERM5073                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2145_OTERM4335                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2145_OTERM4337_OTERM8739                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM389_OTERM2145_OTERM4337_OTERM8741                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1227_OTERM8149                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1227_OTERM8151                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1227_OTERM8153                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1227_OTERM8155                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1229_OTERM3705                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1229_OTERM3707_OTERM8453                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1229_OTERM3707_OTERM8455                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1231_OTERM6229                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1231_OTERM6231                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1231_OTERM6233                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1231_OTERM6235                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1233_OTERM8029                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1233_OTERM8031                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1233_OTERM8033                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM131_OTERM391_OTERM1233_OTERM8035                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1947_OTERM7521                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1947_OTERM7523                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1947_OTERM7525                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1947_OTERM7527                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1949_OTERM5451                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1949_OTERM5453                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1949_OTERM5455                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1949_OTERM5457                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1951_OTERM4201                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1951_OTERM4203                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1951_OTERM4205                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1951_OTERM4207                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1953_OTERM6909                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1953_OTERM6911                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1953_OTERM6913                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM641_OTERM1953_OTERM6915                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM643_OTERM2227_OTERM6333                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM643_OTERM2227_OTERM6335                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM643_OTERM2227_OTERM6337                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM643_OTERM2227_OTERM6339                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM643_OTERM2229_OTERM7669                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM643_OTERM2229_OTERM7671                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM643_OTERM2229_OTERM7673                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM643_OTERM2231                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM643_OTERM2233                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM645_OTERM2787                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM645_OTERM2789                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM645_OTERM2791                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM645_OTERM2793                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM647_OTERM3303                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM647_OTERM3305                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM647_OTERM3307                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM133_OTERM647_OTERM3309                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM745_OTERM2491_OTERM7425                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM745_OTERM2491_OTERM7427                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM745_OTERM2491_OTERM7429                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM745_OTERM2491_OTERM7431                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM745_OTERM2493                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM745_OTERM2495                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM745_OTERM2497_OTERM7029                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM745_OTERM2497_OTERM7031                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM745_OTERM2497_OTERM7033                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM745_OTERM2497_OTERM7035                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM747_OTERM3477                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM747_OTERM3479                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM747_OTERM3481                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM747_OTERM3483                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM749_OTERM3207                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM749_OTERM3209                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM749_OTERM3211                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM749_OTERM3213                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM751_OTERM1707_OTERM5611                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM751_OTERM1707_OTERM5613                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM751_OTERM1707_OTERM5615                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM751_OTERM1707_OTERM5617                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM751_OTERM1709                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM751_OTERM1711                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM751_OTERM1713_OTERM4081                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM751_OTERM1713_OTERM4083                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM751_OTERM1713_OTERM4085                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM751_OTERM1713_OTERM4087_OTERM8787                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM135_OTERM751_OTERM1713_OTERM4087_OTERM8789                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]                                                                                                                                                             ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM121_OTERM961_OTERM3573                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM121_OTERM961_OTERM3575                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM121_OTERM961_OTERM3577                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM121_OTERM961_OTERM3579                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM121_OTERM963                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM121_OTERM965                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM121_OTERM967_OTERM2875                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM121_OTERM967_OTERM2877                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM121_OTERM967_OTERM2879                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM121_OTERM967_OTERM2881                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1411_OTERM7249                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1411_OTERM7251                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1411_OTERM7253                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1411_OTERM7255                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1413_OTERM3797                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1413_OTERM3799_OTERM8541                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1413_OTERM3799_OTERM8543                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1415_OTERM6645                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1415_OTERM6647                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1415_OTERM6649                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1415_OTERM6651                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1417_OTERM3889                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1417_OTERM3891_OTERM8639                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM393_OTERM1417_OTERM3891_OTERM8641                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM395_OTERM1603_OTERM4539                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM395_OTERM1603_OTERM4541                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM395_OTERM1605_OTERM4667                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM395_OTERM1605_OTERM4669                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM395_OTERM1605_OTERM4671                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM395_OTERM1605_OTERM4673                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM395_OTERM1607_OTERM4859                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM395_OTERM1607_OTERM4861                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM395_OTERM1607_OTERM4863                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM395_OTERM1607_OTERM4865                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM395_OTERM1609_OTERM6053                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM395_OTERM1609_OTERM6055                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM395_OTERM1609_OTERM6057                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2131_OTERM6429                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2131_OTERM6431                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2131_OTERM6433                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2131_OTERM6435                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2133_OTERM7757                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2133_OTERM7759                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2133_OTERM7761                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2133_OTERM7763                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2135_OTERM5075                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2135_OTERM5077                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2135_OTERM5079                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2135_OTERM5081                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2137_OTERM4339                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2137_OTERM4341_OTERM8735                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM397_OTERM2137_OTERM4341_OTERM8737                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1219_OTERM8157                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1219_OTERM8159                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1219_OTERM8161                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1219_OTERM8163                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1221_OTERM3709                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1221_OTERM3711_OTERM8449                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1221_OTERM3711_OTERM8451                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1223_OTERM6237                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1223_OTERM6239                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1223_OTERM6241                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1223_OTERM6243                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1225_OTERM8037                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1225_OTERM8039                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1225_OTERM8041                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM123_OTERM399_OTERM1225_OTERM8043                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1939_OTERM7529                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1939_OTERM7531                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1939_OTERM7533                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1939_OTERM7535                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1941_OTERM5459                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1941_OTERM5461                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1941_OTERM5463                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1941_OTERM5465                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1943_OTERM4209                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1943_OTERM4211                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1943_OTERM4213                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1943_OTERM4215                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1945_OTERM6917                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1945_OTERM6919                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1945_OTERM6921                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM649_OTERM1945_OTERM6923                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM651_OTERM3143                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM651_OTERM3145                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM651_OTERM3147                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM651_OTERM3149                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM653_OTERM3295                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM653_OTERM3297                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM653_OTERM3299                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM653_OTERM3301                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM655_OTERM1843_OTERM5763                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM655_OTERM1843_OTERM5765                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM655_OTERM1843_OTERM5767                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM655_OTERM1843_OTERM5769                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM655_OTERM1845                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM655_OTERM1847                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM655_OTERM1849_OTERM5339                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM655_OTERM1849_OTERM5341                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM655_OTERM1849_OTERM5343                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM125_OTERM655_OTERM1849_OTERM5345                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM753_OTERM2483_OTERM7433                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM753_OTERM2483_OTERM7435                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM753_OTERM2483_OTERM7437                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM753_OTERM2483_OTERM7439                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM753_OTERM2485                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM753_OTERM2487                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM753_OTERM2489_OTERM7037                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM753_OTERM2489_OTERM7039                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM753_OTERM2489_OTERM7041                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM753_OTERM2489_OTERM7043                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM755_OTERM3469                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM755_OTERM3471                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM755_OTERM3473                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM755_OTERM3475                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM757_OTERM3199                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM757_OTERM3201                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM757_OTERM3203                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM757_OTERM3205                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM759_OTERM1699_OTERM5619                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM759_OTERM1699_OTERM5621                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM759_OTERM1699_OTERM5623                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM759_OTERM1699_OTERM5625                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM759_OTERM1701                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM759_OTERM1703                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM759_OTERM1705_OTERM4089                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM759_OTERM1705_OTERM4091                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM759_OTERM1705_OTERM4093                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM759_OTERM1705_OTERM4095_OTERM8783                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM127_OTERM759_OTERM1705_OTERM4095_OTERM8785                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM185_OTERM897_OTERM3637                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM185_OTERM897_OTERM3639                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM185_OTERM897_OTERM3641                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM185_OTERM897_OTERM3643                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM185_OTERM899                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM185_OTERM901                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM185_OTERM903_OTERM2939                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM185_OTERM903_OTERM2941                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM185_OTERM903_OTERM2943                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM185_OTERM903_OTERM2945                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1475_OTERM7185                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1475_OTERM7187                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1475_OTERM7189                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1475_OTERM7191                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1477_OTERM3761                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1477_OTERM3763                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1477_OTERM3765                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1477_OTERM3767_OTERM8573                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1477_OTERM3767_OTERM8575                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1479_OTERM6581                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1479_OTERM6583                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1479_OTERM6585                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1479_OTERM6587                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1481_OTERM3857                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1481_OTERM3859_OTERM8671                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM329_OTERM1481_OTERM3859_OTERM8673                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1667_OTERM4503                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1667_OTERM4505                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1667_OTERM4507                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1667_OTERM4509                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1669_OTERM4603                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1669_OTERM4605                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1669_OTERM4607                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1669_OTERM4609                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1671_OTERM4795                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1671_OTERM4797                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1671_OTERM4799                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1671_OTERM4801                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1673_OTERM6003                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1673_OTERM6005                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1673_OTERM6007                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM331_OTERM1673_OTERM6009                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2195_OTERM6365                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2195_OTERM6367                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2195_OTERM6369                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2195_OTERM6371                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2197_OTERM7693                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2197_OTERM7695                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2197_OTERM7697                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2197_OTERM7699                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2199_OTERM5011                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2199_OTERM5013                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2199_OTERM5015                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2199_OTERM5017                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2201_OTERM4305                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2201_OTERM4307                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2201_OTERM4309_OTERM8767                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM333_OTERM2201_OTERM4309_OTERM8769                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1283_OTERM8093                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1283_OTERM8095                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1283_OTERM8097                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1283_OTERM8099                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1285_OTERM3673                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1285_OTERM3675                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1285_OTERM3677                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1285_OTERM3679_OTERM8481                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1285_OTERM3679_OTERM8483                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1287_OTERM6173                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1287_OTERM6175                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1287_OTERM6177                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1287_OTERM6179                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1289_OTERM7973                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1289_OTERM7975                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1289_OTERM7977                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM187_OTERM335_OTERM1289_OTERM7979                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2003_OTERM7465                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2003_OTERM7467                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2003_OTERM7469                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2003_OTERM7471                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2005_OTERM5395                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2005_OTERM5397                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2005_OTERM5399                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2005_OTERM5401                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2007_OTERM4145                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2007_OTERM4147                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2007_OTERM4149                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2007_OTERM4151                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2009_OTERM6853                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2009_OTERM6855                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2009_OTERM6857                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM585_OTERM2009_OTERM6859                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM587_OTERM2283_OTERM6277                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM587_OTERM2283_OTERM6279                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM587_OTERM2283_OTERM6281                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM587_OTERM2283_OTERM6283                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM587_OTERM2285_OTERM7625                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM587_OTERM2285_OTERM7627                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM587_OTERM2285_OTERM7629                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM587_OTERM2285_OTERM7631                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM587_OTERM2287                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM587_OTERM2289                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM589_OTERM2843                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM589_OTERM2845                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM589_OTERM2847                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM589_OTERM2849                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM591_OTERM3359                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM591_OTERM3361                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM591_OTERM3363                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM189_OTERM591_OTERM3365                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM689_OTERM2547_OTERM7369                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM689_OTERM2547_OTERM7371                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM689_OTERM2547_OTERM7373                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM689_OTERM2547_OTERM7375                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM689_OTERM2549                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM689_OTERM2551                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM689_OTERM2553_OTERM6973                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM689_OTERM2553_OTERM6975                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM689_OTERM2553_OTERM6977                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM689_OTERM2553_OTERM6979                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM691_OTERM3533                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM691_OTERM3535                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM691_OTERM3537                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM691_OTERM3539                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM693_OTERM3263                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM693_OTERM3265                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM693_OTERM3267                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM693_OTERM3269                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM695_OTERM1763_OTERM5555                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM695_OTERM1763_OTERM5557                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM695_OTERM1763_OTERM5559                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM695_OTERM1763_OTERM5561                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM695_OTERM1765                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM695_OTERM1767                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM695_OTERM1769_OTERM4025                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM695_OTERM1769_OTERM4027                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM695_OTERM1769_OTERM4029                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM695_OTERM1769_OTERM4031_OTERM8815                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM191_OTERM695_OTERM1769_OTERM4031_OTERM8817                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM177_OTERM905_OTERM3629                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM177_OTERM905_OTERM3631                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM177_OTERM905_OTERM3633                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM177_OTERM905_OTERM3635                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM177_OTERM907                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM177_OTERM909                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM177_OTERM911_OTERM2931                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM177_OTERM911_OTERM2933                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM177_OTERM911_OTERM2935                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM177_OTERM911_OTERM2937                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1467_OTERM7193                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1467_OTERM7195                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1467_OTERM7197                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1467_OTERM7199                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1469_OTERM3769                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1469_OTERM3771_OTERM8569                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1469_OTERM3771_OTERM8571                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1471_OTERM6589                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1471_OTERM6591                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1471_OTERM6593                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1471_OTERM6595                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1473_OTERM3861                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1473_OTERM3863_OTERM8667                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM337_OTERM1473_OTERM3863_OTERM8669                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM339_OTERM1659_OTERM4511                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM339_OTERM1659_OTERM4513                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM339_OTERM1661_OTERM4611                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM339_OTERM1661_OTERM4613                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM339_OTERM1661_OTERM4615                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM339_OTERM1661_OTERM4617                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM339_OTERM1663_OTERM4803                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM339_OTERM1663_OTERM4805                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM339_OTERM1663_OTERM4807                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM339_OTERM1663_OTERM4809                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM339_OTERM1665_OTERM6011                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM339_OTERM1665_OTERM6013                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM339_OTERM1665_OTERM6015                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2187_OTERM6373                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2187_OTERM6375                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2187_OTERM6377                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2187_OTERM6379                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2189_OTERM7701                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2189_OTERM7703                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2189_OTERM7705                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2189_OTERM7707                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2191_OTERM5019                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2191_OTERM5021                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2191_OTERM5023                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2191_OTERM5025                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2193_OTERM4311                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2193_OTERM4313_OTERM8763                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM341_OTERM2193_OTERM4313_OTERM8765                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1275_OTERM8101                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1275_OTERM8103                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1275_OTERM8105                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1275_OTERM8107                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1277_OTERM3681                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1277_OTERM3683_OTERM8477                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1277_OTERM3683_OTERM8479                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1279_OTERM6181                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1279_OTERM6183                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1279_OTERM6185                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1279_OTERM6187                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1281_OTERM7981                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1281_OTERM7983                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1281_OTERM7985                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM179_OTERM343_OTERM1281_OTERM7987                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM1995_OTERM7473                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM1995_OTERM7475                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM1995_OTERM7477                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM1995_OTERM7479                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM1997_OTERM5403                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM1997_OTERM5405                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM1997_OTERM5407                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM1997_OTERM5409                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM1999_OTERM4153                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM1999_OTERM4155                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM1999_OTERM4157                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM1999_OTERM4159                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM2001_OTERM6861                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM2001_OTERM6863                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM2001_OTERM6865                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM593_OTERM2001_OTERM6867                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM595_OTERM2275_OTERM6285                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM595_OTERM2275_OTERM6287                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM595_OTERM2275_OTERM6289                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM595_OTERM2275_OTERM6291                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM595_OTERM2277_OTERM7633                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM595_OTERM2277_OTERM7635                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM595_OTERM2277_OTERM7637                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM595_OTERM2279                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM595_OTERM2281                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM597_OTERM2835                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM597_OTERM2837                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM597_OTERM2839                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM597_OTERM2841                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM599_OTERM3351                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM599_OTERM3353                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM599_OTERM3355                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM181_OTERM599_OTERM3357                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM697_OTERM2539_OTERM7377                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM697_OTERM2539_OTERM7379                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM697_OTERM2539_OTERM7381                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM697_OTERM2539_OTERM7383                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM697_OTERM2541                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM697_OTERM2543                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM697_OTERM2545_OTERM6981                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM697_OTERM2545_OTERM6983                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM697_OTERM2545_OTERM6985                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM697_OTERM2545_OTERM6987                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM699_OTERM3525                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM699_OTERM3527                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM699_OTERM3529                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM699_OTERM3531                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM701_OTERM3255                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM701_OTERM3257                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM701_OTERM3259                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM701_OTERM3261                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM703_OTERM1755_OTERM5563                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM703_OTERM1755_OTERM5565                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM703_OTERM1755_OTERM5567                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM703_OTERM1755_OTERM5569                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM703_OTERM1757                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM703_OTERM1759                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM703_OTERM1761_OTERM4033                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM703_OTERM1761_OTERM4035                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM703_OTERM1761_OTERM4037                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM703_OTERM1761_OTERM4039_OTERM8811                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM183_OTERM703_OTERM1761_OTERM4039_OTERM8813                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM153_OTERM929_OTERM3605                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM153_OTERM929_OTERM3607                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM153_OTERM929_OTERM3609                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM153_OTERM929_OTERM3611                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM153_OTERM931                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM153_OTERM933                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM153_OTERM935_OTERM2907                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM153_OTERM935_OTERM2909                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM153_OTERM935_OTERM2911                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM153_OTERM935_OTERM2913                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1443_OTERM7217                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1443_OTERM7219                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1443_OTERM7221                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1443_OTERM7223                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1445_OTERM3781                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1445_OTERM3783_OTERM8557                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1445_OTERM3783_OTERM8559                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1447_OTERM6613                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1447_OTERM6615                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1447_OTERM6617                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1447_OTERM6619                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1449_OTERM3873                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1449_OTERM3875_OTERM8655                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM361_OTERM1449_OTERM3875_OTERM8657                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM363_OTERM1635_OTERM4523                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM363_OTERM1635_OTERM4525                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM363_OTERM1637_OTERM4635                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM363_OTERM1637_OTERM4637                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM363_OTERM1637_OTERM4639                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM363_OTERM1637_OTERM4641                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM363_OTERM1639_OTERM4827                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM363_OTERM1639_OTERM4829                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM363_OTERM1639_OTERM4831                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM363_OTERM1639_OTERM4833                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM363_OTERM1641_OTERM6029                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM363_OTERM1641_OTERM6031                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM363_OTERM1641_OTERM6033                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2163_OTERM6397                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2163_OTERM6399                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2163_OTERM6401                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2163_OTERM6403                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2165_OTERM7725                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2165_OTERM7727                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2165_OTERM7729                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2165_OTERM7731                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2167_OTERM5043                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2167_OTERM5045                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2167_OTERM5047                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2167_OTERM5049                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2169_OTERM4323                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2169_OTERM4325_OTERM8751                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM365_OTERM2169_OTERM4325_OTERM8753                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1251_OTERM8125                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1251_OTERM8127                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1251_OTERM8129                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1251_OTERM8131                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1253_OTERM3693                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1253_OTERM3695_OTERM8465                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1253_OTERM3695_OTERM8467                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1255_OTERM6205                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1255_OTERM6207                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1255_OTERM6209                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1255_OTERM6211                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1257_OTERM8005                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1257_OTERM8007                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1257_OTERM8009                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM155_OTERM367_OTERM1257_OTERM8011                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1971_OTERM7497                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1971_OTERM7499                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1971_OTERM7501                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1971_OTERM7503                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1973_OTERM5427                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1973_OTERM5429                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1973_OTERM5431                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1973_OTERM5433                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1975_OTERM4177                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1975_OTERM4179                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1975_OTERM4181                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1975_OTERM4183                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1977_OTERM6885                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1977_OTERM6887                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1977_OTERM6889                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM617_OTERM1977_OTERM6891                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM619_OTERM2251_OTERM6309                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM619_OTERM2251_OTERM6311                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM619_OTERM2251_OTERM6313                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM619_OTERM2251_OTERM6315                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM619_OTERM2253_OTERM7651                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM619_OTERM2253_OTERM7653                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM619_OTERM2253_OTERM7655                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM619_OTERM2255                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM619_OTERM2257                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM621_OTERM2811                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM621_OTERM2813                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM621_OTERM2815                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM621_OTERM2817                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM623_OTERM3327                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM623_OTERM3329                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM623_OTERM3331                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM157_OTERM623_OTERM3333                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM721_OTERM2515_OTERM7401                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM721_OTERM2515_OTERM7403                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM721_OTERM2515_OTERM7405                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM721_OTERM2515_OTERM7407                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM721_OTERM2517                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM721_OTERM2519                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM721_OTERM2521_OTERM7005                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM721_OTERM2521_OTERM7007                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM721_OTERM2521_OTERM7009                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM721_OTERM2521_OTERM7011                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM723_OTERM3501                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM723_OTERM3503                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM723_OTERM3505                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM723_OTERM3507                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM725_OTERM3231                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM725_OTERM3233                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM725_OTERM3235                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM725_OTERM3237                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM727_OTERM1731_OTERM5587                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM727_OTERM1731_OTERM5589                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM727_OTERM1731_OTERM5591                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM727_OTERM1731_OTERM5593                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM727_OTERM1733                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM727_OTERM1735                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM727_OTERM1737_OTERM4057                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM727_OTERM1737_OTERM4059                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM727_OTERM1737_OTERM4061                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM727_OTERM1737_OTERM4063_OTERM8799                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM159_OTERM727_OTERM1737_OTERM4063_OTERM8801                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM169_OTERM913_OTERM3621                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM169_OTERM913_OTERM3623                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM169_OTERM913_OTERM3625                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM169_OTERM913_OTERM3627                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM169_OTERM915                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM169_OTERM917                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM169_OTERM919_OTERM2923                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM169_OTERM919_OTERM2925                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM169_OTERM919_OTERM2927                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM169_OTERM919_OTERM2929                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1459_OTERM7201                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1459_OTERM7203                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1459_OTERM7205                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1459_OTERM7207                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1461_OTERM3773                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1461_OTERM3775_OTERM8565                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1461_OTERM3775_OTERM8567                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1463_OTERM6597                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1463_OTERM6599                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1463_OTERM6601                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1463_OTERM6603                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1465_OTERM3865                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1465_OTERM3867_OTERM8663                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM345_OTERM1465_OTERM3867_OTERM8665                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM347_OTERM1651_OTERM4515                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM347_OTERM1651_OTERM4517                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM347_OTERM1653_OTERM4619                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM347_OTERM1653_OTERM4621                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM347_OTERM1653_OTERM4623                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM347_OTERM1653_OTERM4625                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM347_OTERM1655_OTERM4811                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM347_OTERM1655_OTERM4813                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM347_OTERM1655_OTERM4815                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM347_OTERM1655_OTERM4817                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM347_OTERM1657_OTERM6017                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM347_OTERM1657_OTERM6019                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM347_OTERM1657_OTERM6021                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2179_OTERM6381                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2179_OTERM6383                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2179_OTERM6385                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2179_OTERM6387                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2181_OTERM7709                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2181_OTERM7711                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2181_OTERM7713                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2181_OTERM7715                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2183_OTERM5027                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2183_OTERM5029                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2183_OTERM5031                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2183_OTERM5033                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2185_OTERM4315                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2185_OTERM4317_OTERM8759                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM349_OTERM2185_OTERM4317_OTERM8761                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1267_OTERM8109                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1267_OTERM8111                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1267_OTERM8113                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1267_OTERM8115                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1269_OTERM3685                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1269_OTERM3687_OTERM8473                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1269_OTERM3687_OTERM8475                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1271_OTERM6189                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1271_OTERM6191                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1271_OTERM6193                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1271_OTERM6195                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1273_OTERM7989                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1273_OTERM7991                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1273_OTERM7993                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM171_OTERM351_OTERM1273_OTERM7995                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1987_OTERM7481                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1987_OTERM7483                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1987_OTERM7485                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1987_OTERM7487                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1989_OTERM5411                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1989_OTERM5413                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1989_OTERM5415                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1989_OTERM5417                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1991_OTERM4161                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1991_OTERM4163                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1991_OTERM4165                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1991_OTERM4167                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1993_OTERM6869                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1993_OTERM6871                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1993_OTERM6873                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM601_OTERM1993_OTERM6875                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM603_OTERM2267_OTERM6293                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM603_OTERM2267_OTERM6295                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM603_OTERM2267_OTERM6297                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM603_OTERM2267_OTERM6299                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM603_OTERM2269_OTERM7639                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM603_OTERM2269_OTERM7641                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM603_OTERM2269_OTERM7643                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM603_OTERM2271                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM603_OTERM2273                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM605_OTERM2827                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM605_OTERM2829                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM605_OTERM2831                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM605_OTERM2833                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM607_OTERM3343                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM607_OTERM3345                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM607_OTERM3347                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM173_OTERM607_OTERM3349                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM705_OTERM2531_OTERM7385                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM705_OTERM2531_OTERM7387                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM705_OTERM2531_OTERM7389                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM705_OTERM2531_OTERM7391                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM705_OTERM2533                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM705_OTERM2535                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM705_OTERM2537_OTERM6989                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM705_OTERM2537_OTERM6991                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM705_OTERM2537_OTERM6993                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM705_OTERM2537_OTERM6995                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM707_OTERM3517                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM707_OTERM3519                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM707_OTERM3521                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM707_OTERM3523                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM709_OTERM3247                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM709_OTERM3249                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM709_OTERM3251                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM709_OTERM3253                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM711_OTERM1747_OTERM5571                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM711_OTERM1747_OTERM5573                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM711_OTERM1747_OTERM5575                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM711_OTERM1747_OTERM5577                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM711_OTERM1749                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM711_OTERM1751                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM711_OTERM1753_OTERM4041                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM711_OTERM1753_OTERM4043                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM711_OTERM1753_OTERM4045                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM711_OTERM1753_OTERM4047_OTERM8807                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[13]_OTERM175_OTERM711_OTERM1753_OTERM4047_OTERM8809                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM145_OTERM937_OTERM3597                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM145_OTERM937_OTERM3599                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM145_OTERM937_OTERM3601                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM145_OTERM937_OTERM3603                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM145_OTERM939                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM145_OTERM941                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM145_OTERM943_OTERM2899                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM145_OTERM943_OTERM2901                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM145_OTERM943_OTERM2903                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM145_OTERM943_OTERM2905                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1435_OTERM7225                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1435_OTERM7227                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1435_OTERM7229                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1435_OTERM7231                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1437_OTERM3785                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1437_OTERM3787_OTERM8553                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1437_OTERM3787_OTERM8555                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1439_OTERM6621                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1439_OTERM6623                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1439_OTERM6625                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1439_OTERM6627                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1441_OTERM3877                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1441_OTERM3879_OTERM8651                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM369_OTERM1441_OTERM3879_OTERM8653                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM371_OTERM1627_OTERM4527                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM371_OTERM1627_OTERM4529                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM371_OTERM1629_OTERM4643                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM371_OTERM1629_OTERM4645                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM371_OTERM1629_OTERM4647                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM371_OTERM1629_OTERM4649                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM371_OTERM1631_OTERM4835                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM371_OTERM1631_OTERM4837                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM371_OTERM1631_OTERM4839                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM371_OTERM1631_OTERM4841                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM371_OTERM1633_OTERM6035                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM371_OTERM1633_OTERM6037                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM371_OTERM1633_OTERM6039                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2155_OTERM6405                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2155_OTERM6407                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2155_OTERM6409                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2155_OTERM6411                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2157_OTERM7733                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2157_OTERM7735                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2157_OTERM7737                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2157_OTERM7739                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2159_OTERM5051                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2159_OTERM5053                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2159_OTERM5055                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2159_OTERM5057                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2161_OTERM4327                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2161_OTERM4329_OTERM8747                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM373_OTERM2161_OTERM4329_OTERM8749                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1243_OTERM8133                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1243_OTERM8135                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1243_OTERM8137                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1243_OTERM8139                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1245_OTERM3697                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1245_OTERM3699_OTERM8461                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1245_OTERM3699_OTERM8463                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1247_OTERM6213                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1247_OTERM6215                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1247_OTERM6217                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1247_OTERM6219                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1249_OTERM8013                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1249_OTERM8015                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1249_OTERM8017                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM147_OTERM375_OTERM1249_OTERM8019                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1963_OTERM7505                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1963_OTERM7507                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1963_OTERM7509                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1963_OTERM7511                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1965_OTERM5435                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1965_OTERM5437                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1965_OTERM5439                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1965_OTERM5441                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1967_OTERM4185                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1967_OTERM4187                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1967_OTERM4189                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1967_OTERM4191                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1969_OTERM6893                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1969_OTERM6895                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1969_OTERM6897                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM625_OTERM1969_OTERM6899                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM627_OTERM2243_OTERM6317                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM627_OTERM2243_OTERM6319                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM627_OTERM2243_OTERM6321                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM627_OTERM2243_OTERM6323                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM627_OTERM2245_OTERM7657                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM627_OTERM2245_OTERM7659                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM627_OTERM2245_OTERM7661                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM627_OTERM2247                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM627_OTERM2249                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM629_OTERM2803                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM629_OTERM2805                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM629_OTERM2807                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM629_OTERM2809                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM631_OTERM3319                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM631_OTERM3321                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM631_OTERM3323                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM149_OTERM631_OTERM3325                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM729_OTERM2507_OTERM7409                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM729_OTERM2507_OTERM7411                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM729_OTERM2507_OTERM7413                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM729_OTERM2507_OTERM7415                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM729_OTERM2509                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM729_OTERM2511                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM729_OTERM2513_OTERM7013                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM729_OTERM2513_OTERM7015                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM729_OTERM2513_OTERM7017                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM729_OTERM2513_OTERM7019                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM731_OTERM3493                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM731_OTERM3495                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM731_OTERM3497                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM731_OTERM3499                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM733_OTERM3223                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM733_OTERM3225                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM733_OTERM3227                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM733_OTERM3229                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM735_OTERM1723_OTERM5595                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM735_OTERM1723_OTERM5597                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM735_OTERM1723_OTERM5599                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM735_OTERM1723_OTERM5601                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM735_OTERM1725                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM735_OTERM1727                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM735_OTERM1729_OTERM4065                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM735_OTERM1729_OTERM4067                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM735_OTERM1729_OTERM4069                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM735_OTERM1729_OTERM4071_OTERM8795                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM151_OTERM735_OTERM1729_OTERM4071_OTERM8797                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM137_OTERM945_OTERM3589                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM137_OTERM945_OTERM3591                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM137_OTERM945_OTERM3593                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM137_OTERM945_OTERM3595                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM137_OTERM947                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM137_OTERM949                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM137_OTERM951_OTERM2891                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM137_OTERM951_OTERM2893                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM137_OTERM951_OTERM2895                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM137_OTERM951_OTERM2897                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1427_OTERM7233                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1427_OTERM7235                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1427_OTERM7237                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1427_OTERM7239                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1429_OTERM3789                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1429_OTERM3791_OTERM8549                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1429_OTERM3791_OTERM8551                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1431_OTERM6629                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1431_OTERM6631                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1431_OTERM6633                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1431_OTERM6635                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1433_OTERM3881                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1433_OTERM3883_OTERM8647                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM377_OTERM1433_OTERM3883_OTERM8649                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM379_OTERM1619_OTERM4531                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM379_OTERM1619_OTERM4533                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM379_OTERM1621_OTERM4651                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM379_OTERM1621_OTERM4653                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM379_OTERM1621_OTERM4655                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM379_OTERM1621_OTERM4657                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM379_OTERM1623_OTERM4843                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM379_OTERM1623_OTERM4845                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM379_OTERM1623_OTERM4847                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM379_OTERM1623_OTERM4849                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM379_OTERM1625_OTERM6041                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM379_OTERM1625_OTERM6043                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM379_OTERM1625_OTERM6045                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2147_OTERM6413                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2147_OTERM6415                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2147_OTERM6417                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2147_OTERM6419                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2149_OTERM7741                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2149_OTERM7743                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2149_OTERM7745                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2149_OTERM7747                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2151_OTERM5059                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2151_OTERM5061                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2151_OTERM5063                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2151_OTERM5065                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2153_OTERM4331                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2153_OTERM4333_OTERM8743                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM381_OTERM2153_OTERM4333_OTERM8745                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1235_OTERM8141                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1235_OTERM8143                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1235_OTERM8145                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1235_OTERM8147                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1237_OTERM3701                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1237_OTERM3703_OTERM8457                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1237_OTERM3703_OTERM8459                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1239_OTERM6221                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1239_OTERM6223                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1239_OTERM6225                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1239_OTERM6227                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1241_OTERM8021                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1241_OTERM8023                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1241_OTERM8025                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM139_OTERM383_OTERM1241_OTERM8027                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1955_OTERM7513                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1955_OTERM7515                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1955_OTERM7517                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1955_OTERM7519                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1957_OTERM5443                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1957_OTERM5445                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1957_OTERM5447                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1957_OTERM5449                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1959_OTERM4193                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1959_OTERM4195                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1959_OTERM4197                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1959_OTERM4199                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1961_OTERM6901                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1961_OTERM6903                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1961_OTERM6905                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM633_OTERM1961_OTERM6907                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM635_OTERM2235_OTERM6325                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM635_OTERM2235_OTERM6327                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM635_OTERM2235_OTERM6329                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM635_OTERM2235_OTERM6331                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM635_OTERM2237_OTERM7663                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM635_OTERM2237_OTERM7665                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM635_OTERM2237_OTERM7667                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM635_OTERM2239                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM635_OTERM2241                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM637_OTERM2795                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM637_OTERM2797                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM637_OTERM2799                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM637_OTERM2801                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM639_OTERM3311                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM639_OTERM3313                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM639_OTERM3315                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM141_OTERM639_OTERM3317                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM737_OTERM2499_OTERM7417                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM737_OTERM2499_OTERM7419                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM737_OTERM2499_OTERM7421                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM737_OTERM2499_OTERM7423                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM737_OTERM2501                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM737_OTERM2503                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM737_OTERM2505_OTERM7021                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM737_OTERM2505_OTERM7023                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM737_OTERM2505_OTERM7025                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM737_OTERM2505_OTERM7027                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM739_OTERM3485                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM739_OTERM3487                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM739_OTERM3489                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM739_OTERM3491                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM741_OTERM3215                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM741_OTERM3217                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM741_OTERM3219                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM741_OTERM3221                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM743_OTERM1715_OTERM5603                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM743_OTERM1715_OTERM5605                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM743_OTERM1715_OTERM5607                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM743_OTERM1715_OTERM5609                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM743_OTERM1717                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM743_OTERM1719                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM743_OTERM1721_OTERM4073                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM743_OTERM1721_OTERM4075                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM743_OTERM1721_OTERM4077                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM743_OTERM1721_OTERM4079_OTERM8791                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM143_OTERM743_OTERM1721_OTERM4079_OTERM8793                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM161_OTERM921_OTERM3613                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM161_OTERM921_OTERM3615                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM161_OTERM921_OTERM3617                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM161_OTERM921_OTERM3619                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM161_OTERM923                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM161_OTERM925                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM161_OTERM927_OTERM2915                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM161_OTERM927_OTERM2917                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM161_OTERM927_OTERM2919                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM161_OTERM927_OTERM2921                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1451_OTERM7209                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1451_OTERM7211                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1451_OTERM7213                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1451_OTERM7215                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1453_OTERM3777                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1453_OTERM3779_OTERM8561                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1453_OTERM3779_OTERM8563                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1455_OTERM6605                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1455_OTERM6607                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1455_OTERM6609                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1455_OTERM6611                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1457_OTERM3869                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1457_OTERM3871_OTERM8659                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM353_OTERM1457_OTERM3871_OTERM8661                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM355_OTERM1643_OTERM4519                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM355_OTERM1643_OTERM4521                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM355_OTERM1645_OTERM4627                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM355_OTERM1645_OTERM4629                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM355_OTERM1645_OTERM4631                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM355_OTERM1645_OTERM4633                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM355_OTERM1647_OTERM4819                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM355_OTERM1647_OTERM4821                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM355_OTERM1647_OTERM4823                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM355_OTERM1647_OTERM4825                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM355_OTERM1649_OTERM6023                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM355_OTERM1649_OTERM6025                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM355_OTERM1649_OTERM6027                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2171_OTERM6389                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2171_OTERM6391                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2171_OTERM6393                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2171_OTERM6395                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2173_OTERM7717                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2173_OTERM7719                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2173_OTERM7721                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2173_OTERM7723                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2175_OTERM5035                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2175_OTERM5037                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2175_OTERM5039                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2175_OTERM5041                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2177_OTERM4319                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2177_OTERM4321_OTERM8755                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM357_OTERM2177_OTERM4321_OTERM8757                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1259_OTERM8117                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1259_OTERM8119                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1259_OTERM8121                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1259_OTERM8123                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1261_OTERM3689                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1261_OTERM3691_OTERM8469                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1261_OTERM3691_OTERM8471                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1263_OTERM6197                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1263_OTERM6199                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1263_OTERM6201                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1263_OTERM6203                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1265_OTERM7997                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1265_OTERM7999                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1265_OTERM8001                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM163_OTERM359_OTERM1265_OTERM8003                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1979_OTERM7489                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1979_OTERM7491                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1979_OTERM7493                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1979_OTERM7495                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1981_OTERM5419                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1981_OTERM5421                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1981_OTERM5423                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1981_OTERM5425                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1983_OTERM4169                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1983_OTERM4171                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1983_OTERM4173                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1983_OTERM4175                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1985_OTERM6877                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1985_OTERM6879                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1985_OTERM6881                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM609_OTERM1985_OTERM6883                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM611_OTERM2259_OTERM6301                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM611_OTERM2259_OTERM6303                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM611_OTERM2259_OTERM6305                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM611_OTERM2259_OTERM6307                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM611_OTERM2261_OTERM7645                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM611_OTERM2261_OTERM7647                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM611_OTERM2261_OTERM7649                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM611_OTERM2263                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM611_OTERM2265                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM613_OTERM2819                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM613_OTERM2821                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM613_OTERM2823                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM613_OTERM2825                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM615_OTERM3335                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM615_OTERM3337                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM615_OTERM3339                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM165_OTERM615_OTERM3341                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM713_OTERM2523_OTERM7393                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM713_OTERM2523_OTERM7395                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM713_OTERM2523_OTERM7397                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM713_OTERM2523_OTERM7399                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM713_OTERM2525                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM713_OTERM2527                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM713_OTERM2529_OTERM6997                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM713_OTERM2529_OTERM6999                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM713_OTERM2529_OTERM7001                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM713_OTERM2529_OTERM7003                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM715_OTERM3509                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM715_OTERM3511                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM715_OTERM3513                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM715_OTERM3515                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM717_OTERM3239                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM717_OTERM3241                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM717_OTERM3243                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM717_OTERM3245                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM719_OTERM1739_OTERM5579                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM719_OTERM1739_OTERM5581                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM719_OTERM1739_OTERM5583                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM719_OTERM1739_OTERM5585                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM719_OTERM1741                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM719_OTERM1743                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM719_OTERM1745_OTERM4049                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM719_OTERM1745_OTERM4051                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM719_OTERM1745_OTERM4053                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM719_OTERM1745_OTERM4055_OTERM8803                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM167_OTERM719_OTERM1745_OTERM4055_OTERM8805                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM1_OTERM889_OTERM2971                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM1_OTERM889_OTERM2973                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM1_OTERM889_OTERM2975                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM1_OTERM889_OTERM2977                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM1_OTERM891                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM1_OTERM893                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM1_OTERM895_OTERM3051                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM1_OTERM895_OTERM3053                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM1_OTERM895_OTERM3055                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM1_OTERM895_OTERM3057                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1291_OTERM7361                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1291_OTERM7363                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1291_OTERM7365                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1291_OTERM7367                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1293_OTERM3853                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1293_OTERM3855_OTERM8485                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1293_OTERM3855_OTERM8487                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1295_OTERM6757                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1295_OTERM6759                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1295_OTERM6761                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1295_OTERM6763                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1297_OTERM3949                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1297_OTERM3951_OTERM8577                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1297_OTERM3951_OTERM8579                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM513_OTERM1297_OTERM3951_OTERM8581                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM515_OTERM1483_OTERM4599                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM515_OTERM1483_OTERM4601                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM515_OTERM1485_OTERM4787                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM515_OTERM1485_OTERM4789                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM515_OTERM1485_OTERM4791                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM515_OTERM1485_OTERM4793                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM515_OTERM1487_OTERM4979                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM515_OTERM1487_OTERM4981                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM515_OTERM1487_OTERM4983                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM515_OTERM1487_OTERM4985                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM515_OTERM1489_OTERM6143                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM515_OTERM1489_OTERM6145                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM515_OTERM1489_OTERM6147                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2011_OTERM6549                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2011_OTERM6551                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2011_OTERM6553                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2011_OTERM6555                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2013_OTERM7877                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2013_OTERM7879                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2013_OTERM7881                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2013_OTERM7883                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2015_OTERM5195                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2015_OTERM5197                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2015_OTERM5199                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2015_OTERM5201                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2017_OTERM4399                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2017_OTERM4401_OTERM8675                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM517_OTERM2017_OTERM4401_OTERM8677                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1123_OTERM8253                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1123_OTERM8255                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1123_OTERM8257                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1123_OTERM8259                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1125_OTERM3757                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1125_OTERM3759_OTERM8399                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1125_OTERM3759_OTERM8401                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1125_OTERM3759_OTERM8403                                                                                                              ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1127_OTERM5267                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1127_OTERM5269                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1127_OTERM5271                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1127_OTERM5273                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1129_OTERM5331                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1129_OTERM5333                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1129_OTERM5335                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM3_OTERM519_OTERM1129_OTERM5337                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1851_OTERM7617                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1851_OTERM7619                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1851_OTERM7621                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1851_OTERM7623                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1853_OTERM5547                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1853_OTERM5549                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1853_OTERM5551                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1853_OTERM5553                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1855_OTERM5851                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1855_OTERM5853                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1855_OTERM5855                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1855_OTERM5857                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1857_OTERM4297                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1857_OTERM4299                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1857_OTERM4301                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM577_OTERM1857_OTERM4303                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM579_OTERM2395_OTERM8305                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM579_OTERM2395_OTERM8307                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM579_OTERM2395_OTERM8309                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM579_OTERM2397                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM579_OTERM2399                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM579_OTERM2401_OTERM7941                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM579_OTERM2401_OTERM7943                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM579_OTERM2401_OTERM7945                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM579_OTERM2401_OTERM7947                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM581_OTERM3373                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM581_OTERM3375                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM581_OTERM3377                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM583_OTERM2699                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM583_OTERM2701                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM583_OTERM2703                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM583_OTERM2705                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1027_OTERM4491                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1027_OTERM4493                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1027_OTERM4495                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1027_OTERM4497                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1029_OTERM5755                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1029_OTERM5757                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1029_OTERM5759                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1029_OTERM5761                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1031_OTERM5947                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1031_OTERM5949                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1031_OTERM5951                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1031_OTERM5953                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1033_OTERM7141                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1033_OTERM7143                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1033_OTERM7145                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM321_OTERM1033_OTERM7147                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM323_OTERM8311                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM323_OTERM8313                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM323_OTERM8315                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM323_OTERM8317                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM325_OTERM2619                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM325_OTERM2621                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM325_OTERM2623                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM325_OTERM2625                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM327_OTERM1771_OTERM6845                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM327_OTERM1771_OTERM6847                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM327_OTERM1771_OTERM6849                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM327_OTERM1771_OTERM6851                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM327_OTERM1773                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM327_OTERM1775                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM327_OTERM1777_OTERM4017                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM327_OTERM1777_OTERM4019                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM327_OTERM1777_OTERM4021                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM7_OTERM327_OTERM1777_OTERM4023                                                                                                                        ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM97_OTERM985_OTERM3549                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM97_OTERM985_OTERM3551                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM97_OTERM985_OTERM3553                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM97_OTERM985_OTERM3555                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM97_OTERM987                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM97_OTERM989                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM97_OTERM991_OTERM2851                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM97_OTERM991_OTERM2853                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM97_OTERM991_OTERM2855                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM97_OTERM991_OTERM2857                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1387_OTERM7273                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1387_OTERM7275                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1387_OTERM7277                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1387_OTERM7279                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1389_OTERM3809                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1389_OTERM3811_OTERM8529                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1389_OTERM3811_OTERM8531                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1391_OTERM6669                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1391_OTERM6671                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1391_OTERM6673                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1391_OTERM6675                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1393_OTERM3901                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1393_OTERM3903_OTERM8627                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM417_OTERM1393_OTERM3903_OTERM8629                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM419_OTERM1579_OTERM4551                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM419_OTERM1579_OTERM4553                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM419_OTERM1581_OTERM4691                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM419_OTERM1581_OTERM4693                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM419_OTERM1581_OTERM4695                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM419_OTERM1581_OTERM4697                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM419_OTERM1583_OTERM4883                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM419_OTERM1583_OTERM4885                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM419_OTERM1583_OTERM4887                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM419_OTERM1583_OTERM4889                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM419_OTERM1585_OTERM6071                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM419_OTERM1585_OTERM6073                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM419_OTERM1585_OTERM6075                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2107_OTERM6453                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2107_OTERM6455                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2107_OTERM6457                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2107_OTERM6459                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2109_OTERM7781                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2109_OTERM7783                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2109_OTERM7785                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2109_OTERM7787                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2111_OTERM5099                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2111_OTERM5101                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2111_OTERM5103                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2111_OTERM5105                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2113_OTERM4351                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2113_OTERM4353_OTERM8723                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM421_OTERM2113_OTERM4353_OTERM8725                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1195_OTERM8181                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1195_OTERM8183                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1195_OTERM8185                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1195_OTERM8187                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1197_OTERM3721                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1197_OTERM3723_OTERM8437                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1197_OTERM3723_OTERM8439                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1199_OTERM6261                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1199_OTERM6263                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1199_OTERM6265                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1199_OTERM6267                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1201_OTERM8061                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1201_OTERM8063                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1201_OTERM8065                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM99_OTERM423_OTERM1201_OTERM8067                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1915_OTERM7553                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1915_OTERM7555                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1915_OTERM7557                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1915_OTERM7559                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1917_OTERM5483                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1917_OTERM5485                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1917_OTERM5487                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1917_OTERM5489                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1919_OTERM4233                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1919_OTERM4235                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1919_OTERM4237                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1919_OTERM4239                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1921_OTERM6941                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1921_OTERM6943                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1921_OTERM6945                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM673_OTERM1921_OTERM6947                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM675_OTERM2203_OTERM6357                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM675_OTERM2203_OTERM6359                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM675_OTERM2203_OTERM6361                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM675_OTERM2203_OTERM6363                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM675_OTERM2205_OTERM7687                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM675_OTERM2205_OTERM7689                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM675_OTERM2205_OTERM7691                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM675_OTERM2207                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM675_OTERM2209                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM677_OTERM2763                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM677_OTERM2765                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM677_OTERM2767                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM677_OTERM2769                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM679_OTERM3271                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM679_OTERM3273                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM679_OTERM3275                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM101_OTERM679_OTERM3277                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM777_OTERM2459_OTERM7457                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM777_OTERM2459_OTERM7459                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM777_OTERM2459_OTERM7461                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM777_OTERM2459_OTERM7463                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM777_OTERM2461                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM777_OTERM2463                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM777_OTERM2465_OTERM7061                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM777_OTERM2465_OTERM7063                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM777_OTERM2465_OTERM7065                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM777_OTERM2465_OTERM7067                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM779_OTERM3445                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM779_OTERM3447                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM779_OTERM3449                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM779_OTERM3451                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM781_OTERM3175                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM781_OTERM3177                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM781_OTERM3179                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM781_OTERM3181                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM783_OTERM1675_OTERM5643                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM783_OTERM1675_OTERM5645                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM783_OTERM1675_OTERM5647                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM783_OTERM1675_OTERM5649                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM783_OTERM1677                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM783_OTERM1679                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM783_OTERM1681_OTERM4113                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM783_OTERM1681_OTERM4115                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM783_OTERM1681_OTERM4117                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM783_OTERM1681_OTERM4119_OTERM8771                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM103_OTERM783_OTERM1681_OTERM4119_OTERM8773                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM9_OTERM881_OTERM2979                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM9_OTERM881_OTERM2981                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM9_OTERM881_OTERM2983                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM9_OTERM881_OTERM2985                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM9_OTERM883                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM9_OTERM885                                                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM9_OTERM887_OTERM3059                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM9_OTERM887_OTERM3061                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM9_OTERM887_OTERM3063                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM9_OTERM887_OTERM3065                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1299_OTERM7353                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1299_OTERM7355                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1299_OTERM7357                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1299_OTERM7359                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1301_OTERM3849                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1301_OTERM3851_OTERM8489                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1301_OTERM3851_OTERM8491                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1303_OTERM6749                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1303_OTERM6751                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1303_OTERM6753                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1303_OTERM6755                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1305_OTERM3945                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1305_OTERM3947_OTERM8583                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM505_OTERM1305_OTERM3947_OTERM8585                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM507_OTERM1491_OTERM4595                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM507_OTERM1491_OTERM4597                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM507_OTERM1493_OTERM4779                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM507_OTERM1493_OTERM4781                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM507_OTERM1493_OTERM4783                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM507_OTERM1493_OTERM4785                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM507_OTERM1495_OTERM4971                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM507_OTERM1495_OTERM4973                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM507_OTERM1495_OTERM4975                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM507_OTERM1495_OTERM4977                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM507_OTERM1497_OTERM6137                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM507_OTERM1497_OTERM6139                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM507_OTERM1497_OTERM6141                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2019_OTERM6541                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2019_OTERM6543                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2019_OTERM6545                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2019_OTERM6547                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2021_OTERM7869                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2021_OTERM7871                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2021_OTERM7873                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2021_OTERM7875                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2023_OTERM5187                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2023_OTERM5189                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2023_OTERM5191                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2023_OTERM5193                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2025_OTERM4395                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2025_OTERM4397_OTERM8679                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM509_OTERM2025_OTERM4397_OTERM8681                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1131_OTERM8245                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1131_OTERM8247                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1131_OTERM8249                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1131_OTERM8251                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1133_OTERM3753                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1133_OTERM3755_OTERM8405                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1133_OTERM3755_OTERM8407                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1135_OTERM5259                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1135_OTERM5261                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1135_OTERM5263                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1135_OTERM5265                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1137_OTERM5323                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1137_OTERM5325                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1137_OTERM5327                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM11_OTERM511_OTERM1137_OTERM5329                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1859_OTERM7609                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1859_OTERM7611                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1859_OTERM7613                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1859_OTERM7615                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1861_OTERM5539                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1861_OTERM5541                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1861_OTERM5543                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1861_OTERM5545                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1863_OTERM5843                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1863_OTERM5845                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1863_OTERM5847                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1863_OTERM5849                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1865_OTERM4289                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1865_OTERM4291                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1865_OTERM4293                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM569_OTERM1865_OTERM4295                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM571_OTERM2403_OTERM8299                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM571_OTERM2403_OTERM8301                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM571_OTERM2403_OTERM8303                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM571_OTERM2405                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM571_OTERM2407                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM571_OTERM2409_OTERM7933                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM571_OTERM2409_OTERM7935                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM571_OTERM2409_OTERM7937                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM571_OTERM2409_OTERM7939                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM573_OTERM3379                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM573_OTERM3381                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM573_OTERM3383                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM575_OTERM2707                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM575_OTERM2709                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM575_OTERM2711                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM13_OTERM575_OTERM2713                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1035_OTERM4483                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1035_OTERM4485                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1035_OTERM4487                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1035_OTERM4489                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1037_OTERM5747                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1037_OTERM5749                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1037_OTERM5751                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1037_OTERM5753                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1039_OTERM5939                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1039_OTERM5941                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1039_OTERM5943                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1039_OTERM5945                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1041_OTERM7133                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1041_OTERM7135                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1041_OTERM7137                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM313_OTERM1041_OTERM7139                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM315_OTERM8319                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM315_OTERM8321                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM315_OTERM8323                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM315_OTERM8325                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM317_OTERM2627                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM317_OTERM2629                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM317_OTERM2631                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM317_OTERM2633                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM319_OTERM1779_OTERM6837                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM319_OTERM1779_OTERM6839                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM319_OTERM1779_OTERM6841                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM319_OTERM1779_OTERM6843                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM319_OTERM1781                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM319_OTERM1783                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM319_OTERM1785_OTERM4009                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM319_OTERM1785_OTERM4011                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM319_OTERM1785_OTERM4013                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM15_OTERM319_OTERM1785_OTERM4015                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM17_OTERM873_OTERM2987                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM17_OTERM873_OTERM2989                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM17_OTERM873_OTERM2991                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM17_OTERM873_OTERM2993                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM17_OTERM875                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM17_OTERM877                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM17_OTERM879_OTERM3067                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM17_OTERM879_OTERM3069                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM17_OTERM879_OTERM3071                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM17_OTERM879_OTERM3073                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1307_OTERM7345                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1307_OTERM7347                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1307_OTERM7349                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1307_OTERM7351                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1309_OTERM3845                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1309_OTERM3847_OTERM8493                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1309_OTERM3847_OTERM8495                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1311_OTERM6741                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1311_OTERM6743                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1311_OTERM6745                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1311_OTERM6747                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1313_OTERM3941                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1313_OTERM3943_OTERM8587                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM497_OTERM1313_OTERM3943_OTERM8589                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM499_OTERM1499_OTERM4591                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM499_OTERM1499_OTERM4593                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM499_OTERM1501_OTERM4771                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM499_OTERM1501_OTERM4773                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM499_OTERM1501_OTERM4775                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM499_OTERM1501_OTERM4777                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM499_OTERM1503_OTERM4963                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM499_OTERM1503_OTERM4965                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM499_OTERM1503_OTERM4967                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM499_OTERM1503_OTERM4969                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM499_OTERM1505_OTERM6131                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM499_OTERM1505_OTERM6133                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM499_OTERM1505_OTERM6135                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2027_OTERM6533                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2027_OTERM6535                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2027_OTERM6537                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2027_OTERM6539                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2029_OTERM7861                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2029_OTERM7863                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2029_OTERM7865                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2029_OTERM7867                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2031_OTERM5179                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2031_OTERM5181                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2031_OTERM5183                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2031_OTERM5185                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2033_OTERM4391                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2033_OTERM4393_OTERM8683                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM501_OTERM2033_OTERM4393_OTERM8685                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1139_OTERM8237                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1139_OTERM8239                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1139_OTERM8241                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1139_OTERM8243                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1141_OTERM3749                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1141_OTERM3751_OTERM8409                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1141_OTERM3751_OTERM8411                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1143_OTERM5251                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1143_OTERM5253                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1143_OTERM5255                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1143_OTERM5257                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1145_OTERM5315                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1145_OTERM5317                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1145_OTERM5319                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM19_OTERM503_OTERM1145_OTERM5321                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1867_OTERM7601                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1867_OTERM7603                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1867_OTERM7605                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1867_OTERM7607                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1869_OTERM5531                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1869_OTERM5533                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1869_OTERM5535                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1869_OTERM5537                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1871_OTERM5835                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1871_OTERM5837                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1871_OTERM5839                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1871_OTERM5841                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1873_OTERM4281                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1873_OTERM4283                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1873_OTERM4285                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM561_OTERM1873_OTERM4287                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM563_OTERM2411_OTERM8293                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM563_OTERM2411_OTERM8295                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM563_OTERM2411_OTERM8297                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM563_OTERM2413                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM563_OTERM2415                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM563_OTERM2417_OTERM7925                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM563_OTERM2417_OTERM7927                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM563_OTERM2417_OTERM7929                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM563_OTERM2417_OTERM7931                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM565_OTERM3385                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM565_OTERM3387                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM565_OTERM3389                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM567_OTERM2715                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM567_OTERM2717                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM567_OTERM2719                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM21_OTERM567_OTERM2721                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1043_OTERM4475                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1043_OTERM4477                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1043_OTERM4479                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1043_OTERM4481                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1045_OTERM5739                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1045_OTERM5741                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1045_OTERM5743                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1045_OTERM5745                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1047_OTERM5931                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1047_OTERM5933                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1047_OTERM5935                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1047_OTERM5937                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1049_OTERM7125                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1049_OTERM7127                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1049_OTERM7129                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM305_OTERM1049_OTERM7131                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM307_OTERM8327                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM307_OTERM8329                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM307_OTERM8331                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM307_OTERM8333                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM309_OTERM2635                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM309_OTERM2637                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM309_OTERM2639                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM309_OTERM2641                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM311_OTERM1787_OTERM6829                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM311_OTERM1787_OTERM6831                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM311_OTERM1787_OTERM6833                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM311_OTERM1787_OTERM6835                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM311_OTERM1789                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM311_OTERM1791                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM311_OTERM1793_OTERM4001                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM311_OTERM1793_OTERM4003                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM311_OTERM1793_OTERM4005                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM23_OTERM311_OTERM1793_OTERM4007                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM113_OTERM969_OTERM3565                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM113_OTERM969_OTERM3567                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM113_OTERM969_OTERM3569                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM113_OTERM969_OTERM3571                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM113_OTERM971                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM113_OTERM973                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM113_OTERM975_OTERM2867                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM113_OTERM975_OTERM2869                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM113_OTERM975_OTERM2871                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM113_OTERM975_OTERM2873                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1403_OTERM7257                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1403_OTERM7259                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1403_OTERM7261                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1403_OTERM7263                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1405_OTERM3801                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1405_OTERM3803_OTERM8537                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1405_OTERM3803_OTERM8539                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1407_OTERM6653                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1407_OTERM6655                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1407_OTERM6657                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1407_OTERM6659                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1409_OTERM3893                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1409_OTERM3895_OTERM8635                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM401_OTERM1409_OTERM3895_OTERM8637                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM403_OTERM1595_OTERM4543                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM403_OTERM1595_OTERM4545                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM403_OTERM1597_OTERM4675                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM403_OTERM1597_OTERM4677                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM403_OTERM1597_OTERM4679                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM403_OTERM1597_OTERM4681                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM403_OTERM1599_OTERM4867                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM403_OTERM1599_OTERM4869                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM403_OTERM1599_OTERM4871                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM403_OTERM1599_OTERM4873                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM403_OTERM1601_OTERM6059                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM403_OTERM1601_OTERM6061                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM403_OTERM1601_OTERM6063                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2123_OTERM6437                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2123_OTERM6439                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2123_OTERM6441                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2123_OTERM6443                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2125_OTERM7765                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2125_OTERM7767                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2125_OTERM7769                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2125_OTERM7771                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2127_OTERM5083                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2127_OTERM5085                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2127_OTERM5087                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2127_OTERM5089                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2129_OTERM4343                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2129_OTERM4345_OTERM8731                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM405_OTERM2129_OTERM4345_OTERM8733                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1211_OTERM8165                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1211_OTERM8167                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1211_OTERM8169                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1211_OTERM8171                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1213_OTERM3713                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1213_OTERM3715_OTERM8445                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1213_OTERM3715_OTERM8447                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1215_OTERM6245                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1215_OTERM6247                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1215_OTERM6249                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1215_OTERM6251                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1217_OTERM8045                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1217_OTERM8047                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1217_OTERM8049                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM115_OTERM407_OTERM1217_OTERM8051                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1931_OTERM7537                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1931_OTERM7539                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1931_OTERM7541                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1931_OTERM7543                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1933_OTERM5467                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1933_OTERM5469                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1933_OTERM5471                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1933_OTERM5473                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1935_OTERM4217                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1935_OTERM4219                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1935_OTERM4221                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1935_OTERM4223                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1937_OTERM6925                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1937_OTERM6927                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1937_OTERM6929                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM657_OTERM1937_OTERM6931                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM659_OTERM2219_OTERM6341                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM659_OTERM2219_OTERM6343                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM659_OTERM2219_OTERM6345                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM659_OTERM2219_OTERM6347                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM659_OTERM2221_OTERM7675                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM659_OTERM2221_OTERM7677                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM659_OTERM2221_OTERM7679                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM659_OTERM2223                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM659_OTERM2225                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM661_OTERM2779                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM661_OTERM2781                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM661_OTERM2783                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM661_OTERM2785                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM663_OTERM3287                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM663_OTERM3289                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM663_OTERM3291                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM117_OTERM663_OTERM3293                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM761_OTERM2475_OTERM7441                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM761_OTERM2475_OTERM7443                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM761_OTERM2475_OTERM7445                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM761_OTERM2475_OTERM7447                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM761_OTERM2477                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM761_OTERM2479                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM761_OTERM2481_OTERM7045                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM761_OTERM2481_OTERM7047                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM761_OTERM2481_OTERM7049                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM761_OTERM2481_OTERM7051                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM763_OTERM3461                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM763_OTERM3463                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM763_OTERM3465                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM763_OTERM3467                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM765_OTERM3191                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM765_OTERM3193                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM765_OTERM3195                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM765_OTERM3197                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM767_OTERM1691_OTERM5627                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM767_OTERM1691_OTERM5629                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM767_OTERM1691_OTERM5631                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM767_OTERM1691_OTERM5633                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM767_OTERM1693                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM767_OTERM1695                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM767_OTERM1697_OTERM4097                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM767_OTERM1697_OTERM4099                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM767_OTERM1697_OTERM4101                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM767_OTERM1697_OTERM4103_OTERM8779                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM119_OTERM767_OTERM1697_OTERM4103_OTERM8781                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM25_OTERM865_OTERM2995                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM25_OTERM865_OTERM2997                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM25_OTERM865_OTERM2999                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM25_OTERM865_OTERM3001                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM25_OTERM867                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM25_OTERM869                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM25_OTERM871_OTERM3075                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM25_OTERM871_OTERM3077                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM25_OTERM871_OTERM3079                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM25_OTERM871_OTERM3081                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1315_OTERM7337                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1315_OTERM7339                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1315_OTERM7341                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1315_OTERM7343                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1317_OTERM3841                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1317_OTERM3843_OTERM8497                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1317_OTERM3843_OTERM8499                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1319_OTERM6733                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1319_OTERM6735                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1319_OTERM6737                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1319_OTERM6739                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1321_OTERM3937                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1321_OTERM3939_OTERM8591                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM489_OTERM1321_OTERM3939_OTERM8593                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM491_OTERM1507_OTERM4587                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM491_OTERM1507_OTERM4589                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM491_OTERM1509_OTERM4763                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM491_OTERM1509_OTERM4765                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM491_OTERM1509_OTERM4767                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM491_OTERM1509_OTERM4769                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM491_OTERM1511_OTERM4955                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM491_OTERM1511_OTERM4957                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM491_OTERM1511_OTERM4959                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM491_OTERM1511_OTERM4961                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM491_OTERM1513_OTERM6125                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM491_OTERM1513_OTERM6127                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM491_OTERM1513_OTERM6129                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2035_OTERM6525                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2035_OTERM6527                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2035_OTERM6529                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2035_OTERM6531                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2037_OTERM7853                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2037_OTERM7855                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2037_OTERM7857                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2037_OTERM7859                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2039_OTERM5171                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2039_OTERM5173                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2039_OTERM5175                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2039_OTERM5177                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2041_OTERM4387                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2041_OTERM4389_OTERM8687                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM493_OTERM2041_OTERM4389_OTERM8689                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1147_OTERM8229                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1147_OTERM8231                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1147_OTERM8233                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1147_OTERM8235                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1149_OTERM3745                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1149_OTERM3747_OTERM8413                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1149_OTERM3747_OTERM8415                                                                                                             ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1151_OTERM5243                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1151_OTERM5245                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1151_OTERM5247                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1151_OTERM5249                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1153_OTERM5307                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1153_OTERM5309                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1153_OTERM5311                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM27_OTERM495_OTERM1153_OTERM5313                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1875_OTERM7593                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1875_OTERM7595                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1875_OTERM7597                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1875_OTERM7599                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1877_OTERM5523                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1877_OTERM5525                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1877_OTERM5527                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1877_OTERM5529                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1879_OTERM5827                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1879_OTERM5829                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1879_OTERM5831                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1879_OTERM5833                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1881_OTERM4273                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1881_OTERM4275                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1881_OTERM4277                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM553_OTERM1881_OTERM4279                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM555_OTERM2419_OTERM8287                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM555_OTERM2419_OTERM8289                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM555_OTERM2419_OTERM8291                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM555_OTERM2421                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM555_OTERM2423                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM555_OTERM2425_OTERM7917                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM555_OTERM2425_OTERM7919                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM555_OTERM2425_OTERM7921                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM555_OTERM2425_OTERM7923                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM557_OTERM3391                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM557_OTERM3393                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM557_OTERM3395                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM559_OTERM2723                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM559_OTERM2725                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM559_OTERM2727                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM29_OTERM559_OTERM2729                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1051_OTERM4467                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1051_OTERM4469                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1051_OTERM4471                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1051_OTERM4473                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1053_OTERM5731                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1053_OTERM5733                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1053_OTERM5735                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1053_OTERM5737                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1055_OTERM5923                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1055_OTERM5925                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1055_OTERM5927                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1055_OTERM5929                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1057_OTERM7117                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1057_OTERM7119                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1057_OTERM7121                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM297_OTERM1057_OTERM7123                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM299_OTERM8335                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM299_OTERM8337                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM299_OTERM8339                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM299_OTERM8341                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM301_OTERM2643                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM301_OTERM2645                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM301_OTERM2647                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM301_OTERM2649                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM303_OTERM1795_OTERM6821                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM303_OTERM1795_OTERM6823                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM303_OTERM1795_OTERM6825                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM303_OTERM1795_OTERM6827                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM303_OTERM1797                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM303_OTERM1799                                                                                                                                 ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM303_OTERM1801_OTERM3993                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM303_OTERM1801_OTERM3995                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM303_OTERM1801_OTERM3997                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM31_OTERM303_OTERM1801_OTERM3999                                                                                                                       ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM105_OTERM977_OTERM3557                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM105_OTERM977_OTERM3559                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM105_OTERM977_OTERM3561                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM105_OTERM977_OTERM3563                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM105_OTERM979                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM105_OTERM981                                                                                                                                          ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM105_OTERM983_OTERM2859                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM105_OTERM983_OTERM2861                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM105_OTERM983_OTERM2863                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM105_OTERM983_OTERM2865                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1395_OTERM7265                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1395_OTERM7267                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1395_OTERM7269                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1395_OTERM7271                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1397_OTERM3805                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1397_OTERM3807_OTERM8533                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1397_OTERM3807_OTERM8535                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1399_OTERM6661                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1399_OTERM6663                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1399_OTERM6665                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1399_OTERM6667                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1401_OTERM3897                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1401_OTERM3899_OTERM8631                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM409_OTERM1401_OTERM3899_OTERM8633                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM411_OTERM1587_OTERM4547                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM411_OTERM1587_OTERM4549                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM411_OTERM1589_OTERM4683                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM411_OTERM1589_OTERM4685                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM411_OTERM1589_OTERM4687                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM411_OTERM1589_OTERM4689                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM411_OTERM1591_OTERM4875                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM411_OTERM1591_OTERM4877                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM411_OTERM1591_OTERM4879                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM411_OTERM1591_OTERM4881                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM411_OTERM1593_OTERM6065                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM411_OTERM1593_OTERM6067                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM411_OTERM1593_OTERM6069                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2115_OTERM6445                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2115_OTERM6447                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2115_OTERM6449                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2115_OTERM6451                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2117_OTERM7773                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2117_OTERM7775                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2117_OTERM7777                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2117_OTERM7779                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2119_OTERM5091                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2119_OTERM5093                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2119_OTERM5095                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2119_OTERM5097                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2121_OTERM4347                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2121_OTERM4349_OTERM8727                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM413_OTERM2121_OTERM4349_OTERM8729                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1203_OTERM8173                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1203_OTERM8175                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1203_OTERM8177                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1203_OTERM8179                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1205_OTERM3717                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1205_OTERM3719_OTERM8441                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1205_OTERM3719_OTERM8443                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1207_OTERM6253                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1207_OTERM6255                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1207_OTERM6257                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1207_OTERM6259                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1209_OTERM8053                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1209_OTERM8055                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1209_OTERM8057                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM107_OTERM415_OTERM1209_OTERM8059                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1923_OTERM7545                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1923_OTERM7547                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1923_OTERM7549                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1923_OTERM7551                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1925_OTERM5475                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1925_OTERM5477                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1925_OTERM5479                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1925_OTERM5481                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1927_OTERM4225                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1927_OTERM4227                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1927_OTERM4229                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1927_OTERM4231                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1929_OTERM6933                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1929_OTERM6935                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1929_OTERM6937                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM665_OTERM1929_OTERM6939                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM667_OTERM2211_OTERM6349                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM667_OTERM2211_OTERM6351                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM667_OTERM2211_OTERM6353                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM667_OTERM2211_OTERM6355                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM667_OTERM2213_OTERM7681                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM667_OTERM2213_OTERM7683                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM667_OTERM2213_OTERM7685                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM667_OTERM2215                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM667_OTERM2217                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM669_OTERM2771                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM669_OTERM2773                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM669_OTERM2775                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM669_OTERM2777                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM671_OTERM3279                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM671_OTERM3281                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM671_OTERM3283                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM109_OTERM671_OTERM3285                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM769_OTERM2467_OTERM7449                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM769_OTERM2467_OTERM7451                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM769_OTERM2467_OTERM7453                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM769_OTERM2467_OTERM7455                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM769_OTERM2469                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM769_OTERM2471                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM769_OTERM2473_OTERM7053                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM769_OTERM2473_OTERM7055                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM769_OTERM2473_OTERM7057                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM769_OTERM2473_OTERM7059                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM771_OTERM3453                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM771_OTERM3455                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM771_OTERM3457                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM771_OTERM3459                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM773_OTERM3183                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM773_OTERM3185                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM773_OTERM3187                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM773_OTERM3189                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM775_OTERM1683_OTERM5635                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM775_OTERM1683_OTERM5637                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM775_OTERM1683_OTERM5639                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM775_OTERM1683_OTERM5641                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM775_OTERM1685                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM775_OTERM1687                                                                                                                                ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM775_OTERM1689_OTERM4105                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM775_OTERM1689_OTERM4107                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM775_OTERM1689_OTERM4109                                                                                                                      ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM775_OTERM1689_OTERM4111_OTERM8775                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM111_OTERM775_OTERM1689_OTERM4111_OTERM8777                                                                                                            ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[24]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[24]_OTERM2569                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[24]_OTERM2571                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[24]_OTERM2573                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[25]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[25]_OTERM2575                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[25]_OTERM2577                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[25]_OTERM2579                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[25]_OTERM2581                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[26]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[26]_OTERM2583                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[26]_OTERM2585                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[26]_OTERM2587                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[27]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[27]_OTERM2589                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[27]_OTERM2591                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[27]_OTERM2593                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[27]_OTERM2595                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[28]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[28]_OTERM2597                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[28]_OTERM2599                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[28]_OTERM2601                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[28]_OTERM2603                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[29]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[29]_OTERM2605                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[29]_OTERM2607                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[29]_OTERM2609                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[30]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[30]_OTERM2611                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[30]_OTERM2613                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[30]_OTERM2615                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[30]_OTERM2617                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[31]                                                                                                                                                            ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[31]_OTERM2563                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[31]_OTERM2565                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[31]_OTERM2567                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|always27~5                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|always27~20                                                                                                                                                                   ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|always27~21                                                                                                                                                                   ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|always27~22                                                                                                                                                                   ; Modified         ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|always27~22_RESYN8822_BDD8823                                                                                                                                                 ; Created          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|always27~22_RESYN8824_BDD8825                                                                                                                                                 ; Created          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|always27~22_RESYN8826_BDD8827                                                                                                                                                 ; Created          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d                                                                                                                                                              ; Deleted          ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM193                                                                                                                                                     ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM195                                                                                                                                                     ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM197                                                                                                                                                     ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM3035                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM3037                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM3039                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM3041                                                                                                                                           ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[24]_OTERM3657                                                                                                                                                     ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]_OTERM3659                                                                                                                                                     ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]_OTERM3661                                                                                                                                                     ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]_OTERM3671                                                                                                                                                     ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[28]_OTERM3665                                                                                                                                                     ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[29]_OTERM3663                                                                                                                                                     ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[30]_OTERM3667                                                                                                                                                     ; Retimed Register ; Timing optimization ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[31]_OTERM3669                                                                                                                                                     ; Retimed Register ; Timing optimization ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[14]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_blkers_counter[27]                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                                                                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|MonDReg[14]                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|MonDReg[5]                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break|break_readreg[25]                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|readdata[3]                                                                                                                                                                            ;
; 8:1                ; 9 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|PADDR_CNT[7]                                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[28]                                                                                                                                                                                                                                               ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|MonAReg[2]                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[26]                                                                                                                                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[25]                                                                                                                                                                                                                                                ;
; 7:1                ; 43 bits   ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_addr[12]                                                                                                                                                                                                                                                                        ;
; 272:1              ; 12 bits   ; 2172 LEs      ; 2172 LEs             ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]                                                                                                                                                                                                                                                ;
; 273:1              ; 9 bits    ; 1638 LEs      ; 1638 LEs             ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]                                                                                                                                                                                                                                                 ;
; 274:1              ; 3 bits    ; 546 LEs       ; 546 LEs              ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]                                                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_logic_result[0]                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                 ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_rf_wr_data[18]                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_rf_wr_data[3]                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|src_channel[2]                                                                                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|Selector35                                                                                                                                                                                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|Selector28                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0 ;
+----------------+-------+------+--------------------------------------------------+
; Assignment     ; Value ; From ; To                                               ;
+----------------+-------+------+--------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                       ;
+----------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_sdram:sdram ;
+-----------------------------+-------+------+-------------------------------+
; Assignment                  ; Value ; From ; To                            ;
+-----------------------------+-------+------+-------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0               ;
+-----------------------------+-------+------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002 ;
+-------------------+-------+------+--------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                     ;
+-------------------+-------+------+--------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                 ;
+-------------------+-------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst ;
+--------------------+----------+---------------------------------------------------------------------------------------+
; Parameter Name     ; Value    ; Type                                                                                  ;
+--------------------+----------+---------------------------------------------------------------------------------------+
; p_program_excute   ; 00010000 ; Unsigned Binary                                                                       ;
; p_readstatus1      ; 00001111 ; Unsigned Binary                                                                       ;
; p_readstatus2      ; 00000101 ; Unsigned Binary                                                                       ;
; p_128kb_blockerase ; 11011000 ; Unsigned Binary                                                                       ;
; p_pagedata_read    ; 00010011 ; Unsigned Binary                                                                       ;
; p_writestatus1     ; 00011111 ; Unsigned Binary                                                                       ;
; p_writestatus2     ; 00000001 ; Unsigned Binary                                                                       ;
+--------------------+----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst ;
+-------------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                     ;
+-------------------------+------------------+--------------------------------------------------------------------------+
; p_rtlid_addr            ; 0000000000000000 ; Unsigned Binary                                                          ;
; p_program_excute_addr   ; 0000000000000100 ; Unsigned Binary                                                          ;
; p_readstatus_addr       ; 0000000000001000 ; Unsigned Binary                                                          ;
; p_128kb_blockerase_addr ; 0000000000001100 ; Unsigned Binary                                                          ;
; p_pagedata_read_addr    ; 0000000000010000 ; Unsigned Binary                                                          ;
; p_writestatus_addr      ; 0000000000010100 ; Unsigned Binary                                                          ;
; p_prgexct_low_addr      ; 0000000000011000 ; Unsigned Binary                                                          ;
; p_prgexct_high_addr     ; 0000000000011100 ; Unsigned Binary                                                          ;
; p_rdstat_low_addr       ; 0000000000100000 ; Unsigned Binary                                                          ;
; p_rdstat_high_addr      ; 0000000000100100 ; Unsigned Binary                                                          ;
; p_blkers_low_addr       ; 0000000000101000 ; Unsigned Binary                                                          ;
; p_blkers_high_addr      ; 0000000000101100 ; Unsigned Binary                                                          ;
; p_pdread_low_addr       ; 0000000000110000 ; Unsigned Binary                                                          ;
; p_pdread_high_addr      ; 0000000000110100 ; Unsigned Binary                                                          ;
; p_wrstat_low_addr       ; 0000000000111000 ; Unsigned Binary                                                          ;
; p_wrstat_high_addr      ; 0000000000111100 ; Unsigned Binary                                                          ;
; p_paddr_sel_addr        ; 0000000001000000 ; Unsigned Binary                                                          ;
; p_paddr_1               ; 0000000001001000 ; Unsigned Binary                                                          ;
; p_paddr_2               ; 0000000001001100 ; Unsigned Binary                                                          ;
; p_paddr_3               ; 0000000001010000 ; Unsigned Binary                                                          ;
; p_paddr_4               ; 0000000001010100 ; Unsigned Binary                                                          ;
; p_paddr_5               ; 0000000001011000 ; Unsigned Binary                                                          ;
; p_paddr_6               ; 0000000001011100 ; Unsigned Binary                                                          ;
; p_paddr_7               ; 0000000001100000 ; Unsigned Binary                                                          ;
; p_paddr_8               ; 0000000001100100 ; Unsigned Binary                                                          ;
; p_paddr_9               ; 0000000001101000 ; Unsigned Binary                                                          ;
; p_paddr_10              ; 0000000001101100 ; Unsigned Binary                                                          ;
; p_paddr_11              ; 0000000001110000 ; Unsigned Binary                                                          ;
; p_paddr_12              ; 0000000001110100 ; Unsigned Binary                                                          ;
; p_paddr_13              ; 0000000001111000 ; Unsigned Binary                                                          ;
; p_paddr_14              ; 0000000001111100 ; Unsigned Binary                                                          ;
; p_paddr_15              ; 0000000010000000 ; Unsigned Binary                                                          ;
; p_paddr_16              ; 0000000010000100 ; Unsigned Binary                                                          ;
; p_paddr_17              ; 0000000010001000 ; Unsigned Binary                                                          ;
; p_paddr_18              ; 0000000010001100 ; Unsigned Binary                                                          ;
; p_paddr_19              ; 0000000010010000 ; Unsigned Binary                                                          ;
; p_paddr_20              ; 0000000010010100 ; Unsigned Binary                                                          ;
; p_paddr_21              ; 0000000010011000 ; Unsigned Binary                                                          ;
; p_paddr_22              ; 0000000010011100 ; Unsigned Binary                                                          ;
; p_paddr_23              ; 0000000010100000 ; Unsigned Binary                                                          ;
; p_paddr_24              ; 0000000010100100 ; Unsigned Binary                                                          ;
; p_paddr_25              ; 0000000010101000 ; Unsigned Binary                                                          ;
; p_paddr_26              ; 0000000010101100 ; Unsigned Binary                                                          ;
; p_paddr_27              ; 0000000010110000 ; Unsigned Binary                                                          ;
; p_paddr_28              ; 0000000010110100 ; Unsigned Binary                                                          ;
; p_paddr_29              ; 0000000010111000 ; Unsigned Binary                                                          ;
; p_paddr_30              ; 0000000010111100 ; Unsigned Binary                                                          ;
; p_paddr_31              ; 0000000011000000 ; Unsigned Binary                                                          ;
; p_paddr_32              ; 0000000011000100 ; Unsigned Binary                                                          ;
; p_paddr_33              ; 0000000011001000 ; Unsigned Binary                                                          ;
; p_paddr_34              ; 0000000011001100 ; Unsigned Binary                                                          ;
; p_paddr_35              ; 0000000011010000 ; Unsigned Binary                                                          ;
; p_paddr_36              ; 0000000011010100 ; Unsigned Binary                                                          ;
; p_paddr_37              ; 0000000011011000 ; Unsigned Binary                                                          ;
; p_paddr_38              ; 0000000011011100 ; Unsigned Binary                                                          ;
; p_paddr_39              ; 0000000011100000 ; Unsigned Binary                                                          ;
; p_paddr_40              ; 0000000011100100 ; Unsigned Binary                                                          ;
; p_paddr_41              ; 0000000011101000 ; Unsigned Binary                                                          ;
; p_paddr_42              ; 0000000011101100 ; Unsigned Binary                                                          ;
; p_paddr_43              ; 0000000011110000 ; Unsigned Binary                                                          ;
; p_paddr_44              ; 0000000011110100 ; Unsigned Binary                                                          ;
; p_paddr_45              ; 0000000011111000 ; Unsigned Binary                                                          ;
; p_paddr_46              ; 0000000011111100 ; Unsigned Binary                                                          ;
; p_paddr_47              ; 0000000100000000 ; Unsigned Binary                                                          ;
; p_paddr_48              ; 0000000100000100 ; Unsigned Binary                                                          ;
; p_paddr_49              ; 0000000100001000 ; Unsigned Binary                                                          ;
; p_paddr_50              ; 0000000100001100 ; Unsigned Binary                                                          ;
; p_paddr_51              ; 0000000100010000 ; Unsigned Binary                                                          ;
; p_paddr_52              ; 0000000100010100 ; Unsigned Binary                                                          ;
; p_paddr_53              ; 0000000100011000 ; Unsigned Binary                                                          ;
; p_paddr_54              ; 0000000100011100 ; Unsigned Binary                                                          ;
; p_paddr_55              ; 0000000100100000 ; Unsigned Binary                                                          ;
; p_paddr_56              ; 0000000100100100 ; Unsigned Binary                                                          ;
; p_paddr_57              ; 0000000100101000 ; Unsigned Binary                                                          ;
; p_paddr_58              ; 0000000100101100 ; Unsigned Binary                                                          ;
; p_paddr_59              ; 0000000100110000 ; Unsigned Binary                                                          ;
; p_paddr_60              ; 0000000100110100 ; Unsigned Binary                                                          ;
; p_paddr_61              ; 0000000100111000 ; Unsigned Binary                                                          ;
; p_paddr_62              ; 0000000100111100 ; Unsigned Binary                                                          ;
; p_paddr_63              ; 0000000101000000 ; Unsigned Binary                                                          ;
; p_paddr_64              ; 0000000101000100 ; Unsigned Binary                                                          ;
; p_paddr_65              ; 0000000101001000 ; Unsigned Binary                                                          ;
; p_paddr_66              ; 0000000101001100 ; Unsigned Binary                                                          ;
; p_paddr_67              ; 0000000101010000 ; Unsigned Binary                                                          ;
; p_paddr_68              ; 0000000101010100 ; Unsigned Binary                                                          ;
; p_paddr_69              ; 0000000101011000 ; Unsigned Binary                                                          ;
; p_paddr_70              ; 0000000101011100 ; Unsigned Binary                                                          ;
; p_paddr_71              ; 0000000101100000 ; Unsigned Binary                                                          ;
; p_paddr_72              ; 0000000101100100 ; Unsigned Binary                                                          ;
; p_paddr_73              ; 0000000101101000 ; Unsigned Binary                                                          ;
; p_paddr_74              ; 0000000101101100 ; Unsigned Binary                                                          ;
; p_paddr_75              ; 0000000101110000 ; Unsigned Binary                                                          ;
; p_paddr_76              ; 0000000101110100 ; Unsigned Binary                                                          ;
; p_paddr_77              ; 0000000101111000 ; Unsigned Binary                                                          ;
; p_paddr_78              ; 0000000101111100 ; Unsigned Binary                                                          ;
; p_paddr_79              ; 0000000110000000 ; Unsigned Binary                                                          ;
; p_paddr_80              ; 0000000110000100 ; Unsigned Binary                                                          ;
; p_paddr_81              ; 0000000110001000 ; Unsigned Binary                                                          ;
; p_paddr_82              ; 0000000110001100 ; Unsigned Binary                                                          ;
; p_paddr_83              ; 0000000110010000 ; Unsigned Binary                                                          ;
; p_paddr_84              ; 0000000110010100 ; Unsigned Binary                                                          ;
; p_paddr_85              ; 0000000110011000 ; Unsigned Binary                                                          ;
; p_paddr_86              ; 0000000110011100 ; Unsigned Binary                                                          ;
; p_paddr_87              ; 0000000110100000 ; Unsigned Binary                                                          ;
; p_paddr_88              ; 0000000110100100 ; Unsigned Binary                                                          ;
; p_paddr_89              ; 0000000110101000 ; Unsigned Binary                                                          ;
; p_paddr_90              ; 0000000110101100 ; Unsigned Binary                                                          ;
; p_paddr_91              ; 0000000110110000 ; Unsigned Binary                                                          ;
; p_paddr_92              ; 0000000110110100 ; Unsigned Binary                                                          ;
; p_paddr_93              ; 0000000110111000 ; Unsigned Binary                                                          ;
; p_paddr_94              ; 0000000110111100 ; Unsigned Binary                                                          ;
; p_paddr_95              ; 0000000111000000 ; Unsigned Binary                                                          ;
; p_paddr_96              ; 0000000111000100 ; Unsigned Binary                                                          ;
; p_paddr_97              ; 0000000111001000 ; Unsigned Binary                                                          ;
; p_paddr_98              ; 0000000111001100 ; Unsigned Binary                                                          ;
; p_paddr_99              ; 0000000111010000 ; Unsigned Binary                                                          ;
; p_paddr_100             ; 0000000111010100 ; Unsigned Binary                                                          ;
; p_paddr_101             ; 0000000111011000 ; Unsigned Binary                                                          ;
; p_paddr_102             ; 0000000111011100 ; Unsigned Binary                                                          ;
; p_paddr_103             ; 0000000111100000 ; Unsigned Binary                                                          ;
; p_paddr_104             ; 0000000111100100 ; Unsigned Binary                                                          ;
; p_paddr_105             ; 0000000111101000 ; Unsigned Binary                                                          ;
; p_paddr_106             ; 0000000111101100 ; Unsigned Binary                                                          ;
; p_paddr_107             ; 0000000111110000 ; Unsigned Binary                                                          ;
; p_paddr_108             ; 0000000111110100 ; Unsigned Binary                                                          ;
; p_paddr_109             ; 0000000111111000 ; Unsigned Binary                                                          ;
; p_paddr_110             ; 0000000111111100 ; Unsigned Binary                                                          ;
; p_paddr_111             ; 0000001000000000 ; Unsigned Binary                                                          ;
; p_paddr_112             ; 0000001000000100 ; Unsigned Binary                                                          ;
; p_paddr_113             ; 0000001000001000 ; Unsigned Binary                                                          ;
; p_paddr_114             ; 0000001000001100 ; Unsigned Binary                                                          ;
; p_paddr_115             ; 0000001000010000 ; Unsigned Binary                                                          ;
; p_paddr_116             ; 0000001000010100 ; Unsigned Binary                                                          ;
; p_paddr_117             ; 0000001000011000 ; Unsigned Binary                                                          ;
; p_paddr_118             ; 0000001000011100 ; Unsigned Binary                                                          ;
; p_paddr_119             ; 0000001000100000 ; Unsigned Binary                                                          ;
; p_paddr_120             ; 0000001000100100 ; Unsigned Binary                                                          ;
; p_paddr_121             ; 0000001000101000 ; Unsigned Binary                                                          ;
; p_paddr_122             ; 0000001000101100 ; Unsigned Binary                                                          ;
; p_paddr_123             ; 0000001000110000 ; Unsigned Binary                                                          ;
; p_paddr_124             ; 0000001000110100 ; Unsigned Binary                                                          ;
; p_paddr_125             ; 0000001000111000 ; Unsigned Binary                                                          ;
; p_paddr_126             ; 0000001000111100 ; Unsigned Binary                                                          ;
; p_paddr_127             ; 0000001001000000 ; Unsigned Binary                                                          ;
; p_paddr_128             ; 0000001001000100 ; Unsigned Binary                                                          ;
; p_paddr_129             ; 0000001001001000 ; Unsigned Binary                                                          ;
; p_paddr_130             ; 0000001001001100 ; Unsigned Binary                                                          ;
; p_paddr_131             ; 0000001001010000 ; Unsigned Binary                                                          ;
; p_paddr_132             ; 0000001001010100 ; Unsigned Binary                                                          ;
; p_paddr_133             ; 0000001001011000 ; Unsigned Binary                                                          ;
; p_paddr_134             ; 0000001001011100 ; Unsigned Binary                                                          ;
; p_paddr_135             ; 0000001001100000 ; Unsigned Binary                                                          ;
; p_paddr_136             ; 0000001001100100 ; Unsigned Binary                                                          ;
; p_paddr_137             ; 0000001001101000 ; Unsigned Binary                                                          ;
; p_paddr_138             ; 0000001001101100 ; Unsigned Binary                                                          ;
; p_paddr_139             ; 0000001001110000 ; Unsigned Binary                                                          ;
; p_paddr_140             ; 0000001001110100 ; Unsigned Binary                                                          ;
; p_paddr_141             ; 0000001001111000 ; Unsigned Binary                                                          ;
; p_paddr_142             ; 0000001001111100 ; Unsigned Binary                                                          ;
; p_paddr_143             ; 0000001010000000 ; Unsigned Binary                                                          ;
; p_paddr_144             ; 0000001010000100 ; Unsigned Binary                                                          ;
; p_paddr_145             ; 0000001010001000 ; Unsigned Binary                                                          ;
; p_paddr_146             ; 0000001010001100 ; Unsigned Binary                                                          ;
; p_paddr_147             ; 0000001010010000 ; Unsigned Binary                                                          ;
; p_paddr_148             ; 0000001010010100 ; Unsigned Binary                                                          ;
; p_paddr_149             ; 0000001010011000 ; Unsigned Binary                                                          ;
; p_paddr_150             ; 0000001010011100 ; Unsigned Binary                                                          ;
; p_paddr_151             ; 0000001010100000 ; Unsigned Binary                                                          ;
; p_paddr_152             ; 0000001010100100 ; Unsigned Binary                                                          ;
; p_paddr_153             ; 0000001010101000 ; Unsigned Binary                                                          ;
; p_paddr_154             ; 0000001010101100 ; Unsigned Binary                                                          ;
; p_paddr_155             ; 0000001010110000 ; Unsigned Binary                                                          ;
; p_paddr_156             ; 0000001010110100 ; Unsigned Binary                                                          ;
; p_paddr_157             ; 0000001010111000 ; Unsigned Binary                                                          ;
; p_paddr_158             ; 0000001010111100 ; Unsigned Binary                                                          ;
; p_paddr_159             ; 0000001011000000 ; Unsigned Binary                                                          ;
; p_paddr_160             ; 0000001011000100 ; Unsigned Binary                                                          ;
; p_paddr_161             ; 0000001011001000 ; Unsigned Binary                                                          ;
; p_paddr_162             ; 0000001011001100 ; Unsigned Binary                                                          ;
; p_paddr_163             ; 0000001011010000 ; Unsigned Binary                                                          ;
; p_paddr_164             ; 0000001011010100 ; Unsigned Binary                                                          ;
; p_paddr_165             ; 0000001011011000 ; Unsigned Binary                                                          ;
; p_paddr_166             ; 0000001011011100 ; Unsigned Binary                                                          ;
; p_paddr_167             ; 0000001011100000 ; Unsigned Binary                                                          ;
; p_paddr_168             ; 0000001011100100 ; Unsigned Binary                                                          ;
; p_paddr_169             ; 0000001011101000 ; Unsigned Binary                                                          ;
; p_paddr_170             ; 0000001011101100 ; Unsigned Binary                                                          ;
; p_paddr_171             ; 0000001011110000 ; Unsigned Binary                                                          ;
; p_paddr_172             ; 0000001011110100 ; Unsigned Binary                                                          ;
; p_paddr_173             ; 0000001011111000 ; Unsigned Binary                                                          ;
; p_paddr_174             ; 0000001011111100 ; Unsigned Binary                                                          ;
; p_paddr_175             ; 0000001100000000 ; Unsigned Binary                                                          ;
; p_paddr_176             ; 0000001100000100 ; Unsigned Binary                                                          ;
; p_paddr_177             ; 0000001100001000 ; Unsigned Binary                                                          ;
; p_paddr_178             ; 0000001100001100 ; Unsigned Binary                                                          ;
; p_paddr_179             ; 0000001100010000 ; Unsigned Binary                                                          ;
; p_paddr_180             ; 0000001100010100 ; Unsigned Binary                                                          ;
; p_paddr_181             ; 0000001100011000 ; Unsigned Binary                                                          ;
; p_paddr_182             ; 0000001100011100 ; Unsigned Binary                                                          ;
; p_paddr_183             ; 0000001100100000 ; Unsigned Binary                                                          ;
; p_paddr_184             ; 0000001100100100 ; Unsigned Binary                                                          ;
; p_paddr_185             ; 0000001100101000 ; Unsigned Binary                                                          ;
; p_paddr_186             ; 0000001100101100 ; Unsigned Binary                                                          ;
; p_paddr_187             ; 0000001100110000 ; Unsigned Binary                                                          ;
; p_paddr_188             ; 0000001100110100 ; Unsigned Binary                                                          ;
; p_paddr_189             ; 0000001100111000 ; Unsigned Binary                                                          ;
; p_paddr_190             ; 0000001100111100 ; Unsigned Binary                                                          ;
; p_paddr_191             ; 0000001101000000 ; Unsigned Binary                                                          ;
; p_paddr_192             ; 0000001101000100 ; Unsigned Binary                                                          ;
; p_paddr_193             ; 0000001101001000 ; Unsigned Binary                                                          ;
; p_paddr_194             ; 0000001101001100 ; Unsigned Binary                                                          ;
; p_paddr_195             ; 0000001101010000 ; Unsigned Binary                                                          ;
; p_paddr_196             ; 0000001101010100 ; Unsigned Binary                                                          ;
; p_paddr_197             ; 0000001101011000 ; Unsigned Binary                                                          ;
; p_paddr_198             ; 0000001101011100 ; Unsigned Binary                                                          ;
; p_paddr_199             ; 0000001101100000 ; Unsigned Binary                                                          ;
; p_paddr_200             ; 0000001101100100 ; Unsigned Binary                                                          ;
; p_paddr_201             ; 0000001101101000 ; Unsigned Binary                                                          ;
; p_paddr_202             ; 0000001101101100 ; Unsigned Binary                                                          ;
; p_paddr_203             ; 0000001101110000 ; Unsigned Binary                                                          ;
; p_paddr_204             ; 0000001101110100 ; Unsigned Binary                                                          ;
; p_paddr_205             ; 0000001101111000 ; Unsigned Binary                                                          ;
; p_paddr_206             ; 0000001101111100 ; Unsigned Binary                                                          ;
; p_paddr_207             ; 0000001110000000 ; Unsigned Binary                                                          ;
; p_paddr_208             ; 0000001110000100 ; Unsigned Binary                                                          ;
; p_paddr_209             ; 0000001110001000 ; Unsigned Binary                                                          ;
; p_paddr_210             ; 0000001110001100 ; Unsigned Binary                                                          ;
; p_paddr_211             ; 0000001110010000 ; Unsigned Binary                                                          ;
; p_paddr_212             ; 0000001110010100 ; Unsigned Binary                                                          ;
; p_paddr_213             ; 0000001110011000 ; Unsigned Binary                                                          ;
; p_paddr_214             ; 0000001110011100 ; Unsigned Binary                                                          ;
; p_paddr_215             ; 0000001110100000 ; Unsigned Binary                                                          ;
; p_paddr_216             ; 0000001110100100 ; Unsigned Binary                                                          ;
; p_paddr_217             ; 0000001110101000 ; Unsigned Binary                                                          ;
; p_paddr_218             ; 0000001110101100 ; Unsigned Binary                                                          ;
; p_paddr_219             ; 0000001110110000 ; Unsigned Binary                                                          ;
; p_paddr_220             ; 0000001110110100 ; Unsigned Binary                                                          ;
; p_paddr_221             ; 0000001110111000 ; Unsigned Binary                                                          ;
; p_paddr_222             ; 0000001110111100 ; Unsigned Binary                                                          ;
; p_paddr_223             ; 0000001111000000 ; Unsigned Binary                                                          ;
; p_paddr_224             ; 0000001111000100 ; Unsigned Binary                                                          ;
; p_paddr_225             ; 0000001111001000 ; Unsigned Binary                                                          ;
; p_paddr_226             ; 0000001111001100 ; Unsigned Binary                                                          ;
; p_paddr_227             ; 0000001111010000 ; Unsigned Binary                                                          ;
; p_paddr_228             ; 0000001111010100 ; Unsigned Binary                                                          ;
; p_paddr_229             ; 0000001111011000 ; Unsigned Binary                                                          ;
; p_paddr_230             ; 0000001111011100 ; Unsigned Binary                                                          ;
; p_paddr_231             ; 0000001111100000 ; Unsigned Binary                                                          ;
; p_paddr_232             ; 0000001111100100 ; Unsigned Binary                                                          ;
; p_paddr_233             ; 0000001111101000 ; Unsigned Binary                                                          ;
; p_paddr_234             ; 0000001111101100 ; Unsigned Binary                                                          ;
; p_paddr_235             ; 0000001111110000 ; Unsigned Binary                                                          ;
; p_paddr_236             ; 0000001111110100 ; Unsigned Binary                                                          ;
; p_paddr_237             ; 0000001111111000 ; Unsigned Binary                                                          ;
; p_paddr_238             ; 0000001111111100 ; Unsigned Binary                                                          ;
; p_paddr_239             ; 0000010000000000 ; Unsigned Binary                                                          ;
; p_paddr_240             ; 0000010000000100 ; Unsigned Binary                                                          ;
; p_paddr_241             ; 0000010000001000 ; Unsigned Binary                                                          ;
; p_paddr_242             ; 0000010000001100 ; Unsigned Binary                                                          ;
; p_paddr_243             ; 0000010000010000 ; Unsigned Binary                                                          ;
; p_paddr_244             ; 0000010000010100 ; Unsigned Binary                                                          ;
; p_paddr_245             ; 0000010000011000 ; Unsigned Binary                                                          ;
; p_paddr_246             ; 0000010000011100 ; Unsigned Binary                                                          ;
; p_paddr_247             ; 0000010000100000 ; Unsigned Binary                                                          ;
; p_paddr_248             ; 0000010000100100 ; Unsigned Binary                                                          ;
; p_paddr_249             ; 0000010000101000 ; Unsigned Binary                                                          ;
; p_paddr_250             ; 0000010000101100 ; Unsigned Binary                                                          ;
; p_paddr_251             ; 0000010000110000 ; Unsigned Binary                                                          ;
; p_paddr_252             ; 0000010000110100 ; Unsigned Binary                                                          ;
; p_paddr_253             ; 0000010000111000 ; Unsigned Binary                                                          ;
; p_paddr_254             ; 0000010000111100 ; Unsigned Binary                                                          ;
; p_paddr_255             ; 0000010001000000 ; Unsigned Binary                                                          ;
; p_paddr_256             ; 0000010001000100 ; Unsigned Binary                                                          ;
+-------------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                         ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_5t21  ; Untyped                                                                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                         ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_5t21  ; Untyped                                                                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                               ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                               ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                               ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                               ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router:router|de0_nano_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|de0_nano_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_002:router_002|de0_nano_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_003:router_003|de0_nano_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_002:router_004|de0_nano_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_003:router_005|de0_nano_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_006:router_006|de0_nano_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_007:router_007|de0_nano_system_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_007:router_008|de0_nano_system_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_007:router_009|de0_nano_system_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                               ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                                               ;
; ST_CHANNEL_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                                           ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                                           ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                                           ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                                          ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                          ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                          ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 100   ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 102   ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                                          ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                          ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                          ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                                  ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                  ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                  ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                  ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                               ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                               ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller ;
+---------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                  ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                     ;
+---------------------------+----------+--------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                     ;
+---------------------------+----------+--------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|lpm_add_sub:Add2 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 33           ; Untyped                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                               ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                               ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                               ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                               ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                               ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                               ;
; USE_WYS                ; OFF          ; Untyped                                                                                               ;
; STYLE                  ; FAST         ; Untyped                                                                                               ;
; CBXI_PARAMETER         ; add_sub_qvi  ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                        ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                  ;
; Entity Instance            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                 ;
; Entity Instance            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                         ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                    ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                    ;
+----------------+-------+----------+------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                               ;
+----------------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                         ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                    ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                   ;
+----------------+--------+----------+-----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                              ;
+----------------+--------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                               ;
+----------------+--------+----------+-------------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                                ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                          ;
+----------------+--------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                              ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                         ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                              ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                         ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_007:router_007|de0_nano_system_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_006:router_006|de0_nano_system_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_003:router_003|de0_nano_system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_002:router_002|de0_nano_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|de0_nano_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router:router|de0_nano_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                             ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic"                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart"                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_pib:the_de0_nano_system_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo|de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dtrace:the_de0_nano_system_cpu_cpu_nios2_oci_dtrace|de0_nano_system_cpu_cpu_nios2_oci_td_mode:de0_nano_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_itrace:the_de0_nano_system_cpu_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_xbrk:the_de0_nano_system_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                               ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                          ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_test_bench:the_de0_nano_system_cpu_cpu_test_bench" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                 ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; W_cpuid_reg[31..12] ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; W_cpuid_reg[10..6]  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; W_cpuid_reg[4..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; W_cpuid_reg[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; W_cpuid_reg[5]      ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; i_address[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; test_has_ended      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu" ;
+---------------+--------+----------+-----------------------------------------+
; Port          ; Type   ; Severity ; Details                                 ;
+---------------+--------+----------+-----------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                  ;
+---------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0" ;
+--------------------+--------+----------+----------------------------------------------+
; Port               ; Type   ; Severity ; Details                                      ;
+--------------------+--------+----------+----------------------------------------------+
; areset             ; Input  ; Info     ; Explicitly unconnected                       ;
; locked             ; Output ; Info     ; Explicitly unconnected                       ;
; scandone           ; Output ; Info     ; Explicitly unconnected                       ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                       ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                       ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                 ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                 ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                 ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                 ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                 ;
; scandata           ; Input  ; Info     ; Stuck at GND                                 ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                 ;
+--------------------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst" ;
+-------------------+-------+----------+---------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                       ;
+-------------------+-------+----------+---------------------------------------------------------------+
; REG_ADDRESS[1..0] ; Input ; Info     ; Stuck at GND                                                  ;
; REG_ADDRESS[15]   ; Input ; Info     ; Stuck at GND                                                  ;
+-------------------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 101                         ;
; cycloneiii_ff         ; 12613                       ;
;     CLR               ; 1484                        ;
;     CLR SCLR          ; 10                          ;
;     CLR SCLR SLD      ; 39                          ;
;     CLR SLD           ; 136                         ;
;     ENA               ; 360                         ;
;     ENA CLR           ; 10356                       ;
;     ENA CLR SCLR      ; 22                          ;
;     ENA CLR SLD       ; 9                           ;
;     ENA SLD           ; 11                          ;
;     SLD               ; 40                          ;
;     plain             ; 146                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 10786                       ;
;     arith             ; 549                         ;
;         2 data inputs ; 260                         ;
;         3 data inputs ; 289                         ;
;     normal            ; 10237                       ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 281                         ;
;         2 data inputs ; 531                         ;
;         3 data inputs ; 1006                        ;
;         4 data inputs ; 8414                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 112                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.26                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Tue Sep 03 20:56:07 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0_nano_ptmch -c DE0_Nano
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "de0_nano_system.qsys"
Info (12250): 2024.09.03.20:56:40 Progress: Loading de0_nano_ptmch/de0_nano_system.qsys
Info (12250): 2024.09.03.20:56:41 Progress: Reading input file
Info (12250): 2024.09.03.20:56:42 Progress: Adding TRG_PLS_component_0 [TRG_PLS_component 4.1]
Info (12250): 2024.09.03.20:56:45 Progress: Parameterizing module TRG_PLS_component_0
Info (12250): 2024.09.03.20:56:45 Progress: Adding altpll_0 [altpll 18.1]
Info (12250): 2024.09.03.20:56:45 Progress: Parameterizing module altpll_0
Info (12250): 2024.09.03.20:56:45 Progress: Adding clk_50 [clock_source 18.1]
Info (12250): 2024.09.03.20:56:45 Progress: Parameterizing module clk_50
Info (12250): 2024.09.03.20:56:45 Progress: Adding cpu [altera_nios2_gen2 18.1]
Info (12250): 2024.09.03.20:56:45 Progress: Parameterizing module cpu
Info (12250): 2024.09.03.20:56:45 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2024.09.03.20:56:45 Progress: Parameterizing module jtag_uart
Info (12250): 2024.09.03.20:56:45 Progress: Adding key [altera_avalon_pio 18.1]
Info (12250): 2024.09.03.20:56:46 Progress: Parameterizing module key
Info (12250): 2024.09.03.20:56:46 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2024.09.03.20:56:46 Progress: Parameterizing module sdram
Info (12250): 2024.09.03.20:56:46 Progress: Adding sw [altera_avalon_pio 18.1]
Info (12250): 2024.09.03.20:56:46 Progress: Parameterizing module sw
Info (12250): 2024.09.03.20:56:46 Progress: Adding timer [altera_avalon_timer 18.1]
Info (12250): 2024.09.03.20:56:46 Progress: Parameterizing module timer
Info (12250): 2024.09.03.20:56:46 Progress: Building connections
Info (12250): 2024.09.03.20:56:46 Progress: Parameterizing connections
Info (12250): 2024.09.03.20:56:46 Progress: Validating
Info (12250): 2024.09.03.20:56:47 Progress: Done reading input file
Info (12250): De0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): De0_nano_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): De0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): De0_nano_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning (12251): De0_nano_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): De0_nano_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Info (12250): De0_nano_system: Generating de0_nano_system "de0_nano_system" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info (12250): TRG_PLS_component_0: "de0_nano_system" instantiated TRG_PLS_component "TRG_PLS_component_0"
Info (12250): Altpll_0: "de0_nano_system" instantiated altpll "altpll_0"
Info (12250): Cpu: "de0_nano_system" instantiated altera_nios2_gen2 "cpu"
Info (12250): Jtag_uart: Starting RTL generation for module 'de0_nano_system_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=de0_nano_system_jtag_uart --dir=C:/Users/suyama84/AppData/Local/Temp/alt9969_6217813187105293457.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9969_6217813187105293457.dir/0005_jtag_uart_gen//de0_nano_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'de0_nano_system_jtag_uart'
Info (12250): Jtag_uart: "de0_nano_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Key: Starting RTL generation for module 'de0_nano_system_key'
Info (12250): Key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de0_nano_system_key --dir=C:/Users/suyama84/AppData/Local/Temp/alt9969_6217813187105293457.dir/0006_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9969_6217813187105293457.dir/0006_key_gen//de0_nano_system_key_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Key: Done RTL generation for module 'de0_nano_system_key'
Info (12250): Key: "de0_nano_system" instantiated altera_avalon_pio "key"
Info (12250): Sdram: Starting RTL generation for module 'de0_nano_system_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de0_nano_system_sdram --dir=C:/Users/suyama84/AppData/Local/Temp/alt9969_6217813187105293457.dir/0007_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9969_6217813187105293457.dir/0007_sdram_gen//de0_nano_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'de0_nano_system_sdram'
Info (12250): Sdram: "de0_nano_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sw: Starting RTL generation for module 'de0_nano_system_sw'
Info (12250): Sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de0_nano_system_sw --dir=C:/Users/suyama84/AppData/Local/Temp/alt9969_6217813187105293457.dir/0008_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9969_6217813187105293457.dir/0008_sw_gen//de0_nano_system_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sw: Done RTL generation for module 'de0_nano_system_sw'
Info (12250): Sw: "de0_nano_system" instantiated altera_avalon_pio "sw"
Info (12250): Timer: Starting RTL generation for module 'de0_nano_system_timer'
Info (12250): Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=de0_nano_system_timer --dir=C:/Users/suyama84/AppData/Local/Temp/alt9969_6217813187105293457.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9969_6217813187105293457.dir/0009_timer_gen//de0_nano_system_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer: Done RTL generation for module 'de0_nano_system_timer'
Info (12250): Timer: "de0_nano_system" instantiated altera_avalon_timer "timer"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "de0_nano_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "de0_nano_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "de0_nano_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'de0_nano_system_cpu_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=de0_nano_system_cpu_cpu --dir=C:/Users/suyama84/AppData/Local/Temp/alt9969_6217813187105293457.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9969_6217813187105293457.dir/0012_cpu_gen//de0_nano_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2024.09.03 20:57:31 (*) Starting Nios II generation
Info (12250): Cpu: # 2024.09.03 20:57:31 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2024.09.03 20:57:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2024.09.03 20:57:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2024.09.03 20:57:33 (*)   Plaintext license not found.
Info (12250): Cpu: # 2024.09.03 20:57:33 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2024.09.03 20:57:33 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2024.09.03 20:57:33 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2024.09.03 20:57:35 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2024.09.03 20:57:35 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2024.09.03 20:57:36 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'de0_nano_system_cpu_cpu'
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info (12250): De0_nano_system: Done "de0_nano_system" with 40 modules, 70 files
Info (12249): Finished elaborating Platform Designer system entity "de0_nano_system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ledpwm.sv
    Info (12023): Found entity 1: ledpwm File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/ledpwm.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/de0_nano_system.v
    Info (12023): Found entity 1: de0_nano_system File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv
    Info (12023): Found entity 1: de0_nano_system_irq_mapper File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_avalon_st_adapter_004 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_avalon_st_adapter File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_rsp_mux_001 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_rsp_mux File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_rsp_demux_002 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_rsp_demux_001 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_rsp_demux File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_cmd_mux_001 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_cmd_mux File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_cmd_demux_001 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_cmd_demux File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_router_007_default_decode File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: de0_nano_system_mm_interconnect_0_router_007 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_router_006_default_decode File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: de0_nano_system_mm_interconnect_0_router_006 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_router_003_default_decode File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: de0_nano_system_mm_interconnect_0_router_003 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_router_002_default_decode File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: de0_nano_system_mm_interconnect_0_router_002 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_router_001_default_decode File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: de0_nano_system_mm_interconnect_0_router_001 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: de0_nano_system_mm_interconnect_0_router_default_decode File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: de0_nano_system_mm_interconnect_0_router File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_timer.v
    Info (12023): Found entity 1: de0_nano_system_timer File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_sw.v
    Info (12023): Found entity 1: de0_nano_system_sw File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sw.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v
    Info (12023): Found entity 1: de0_nano_system_sdram_input_efifo_module File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 21
    Info (12023): Found entity 2: de0_nano_system_sdram File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v
    Info (12023): Found entity 1: de0_nano_system_sdram_test_component_ram_module File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: de0_nano_system_sdram_test_component File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_key.v
    Info (12023): Found entity 1: de0_nano_system_key File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v
    Info (12023): Found entity 1: de0_nano_system_jtag_uart_sim_scfifo_w File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: de0_nano_system_jtag_uart_scfifo_w File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: de0_nano_system_jtag_uart_sim_scfifo_r File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: de0_nano_system_jtag_uart_scfifo_r File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: de0_nano_system_jtag_uart File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v
    Info (12023): Found entity 1: de0_nano_system_cpu File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v
    Info (12023): Found entity 1: de0_nano_system_cpu_cpu_register_bank_a_module File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: de0_nano_system_cpu_cpu_register_bank_b_module File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 87
    Info (12023): Found entity 3: de0_nano_system_cpu_cpu_nios2_oci_debug File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 153
    Info (12023): Found entity 4: de0_nano_system_cpu_cpu_nios2_oci_break File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 295
    Info (12023): Found entity 5: de0_nano_system_cpu_cpu_nios2_oci_xbrk File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 588
    Info (12023): Found entity 6: de0_nano_system_cpu_cpu_nios2_oci_dbrk File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 795
    Info (12023): Found entity 7: de0_nano_system_cpu_cpu_nios2_oci_itrace File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 982
    Info (12023): Found entity 8: de0_nano_system_cpu_cpu_nios2_oci_td_mode File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 1115
    Info (12023): Found entity 9: de0_nano_system_cpu_cpu_nios2_oci_dtrace File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 1183
    Info (12023): Found entity 10: de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 1265
    Info (12023): Found entity 11: de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 1337
    Info (12023): Found entity 12: de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 1380
    Info (12023): Found entity 13: de0_nano_system_cpu_cpu_nios2_oci_fifo File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 1427
    Info (12023): Found entity 14: de0_nano_system_cpu_cpu_nios2_oci_pib File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 1913
    Info (12023): Found entity 15: de0_nano_system_cpu_cpu_nios2_oci_im File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 1936
    Info (12023): Found entity 16: de0_nano_system_cpu_cpu_nios2_performance_monitors File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2006
    Info (12023): Found entity 17: de0_nano_system_cpu_cpu_nios2_avalon_reg File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2023
    Info (12023): Found entity 18: de0_nano_system_cpu_cpu_ociram_sp_ram_module File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2116
    Info (12023): Found entity 19: de0_nano_system_cpu_cpu_nios2_ocimem File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2181
    Info (12023): Found entity 20: de0_nano_system_cpu_cpu_nios2_oci File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2362
    Info (12023): Found entity 21: de0_nano_system_cpu_cpu File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: de0_nano_system_cpu_cpu_debug_slave_sysclk File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: de0_nano_system_cpu_cpu_debug_slave_tck File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: de0_nano_system_cpu_cpu_debug_slave_wrapper File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: de0_nano_system_cpu_cpu_test_bench File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 4 design units, including 4 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v
    Info (12023): Found entity 1: de0_nano_system_altpll_0_dffpipe_l2c File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 38
    Info (12023): Found entity 2: de0_nano_system_altpll_0_stdsync_sv6 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 99
    Info (12023): Found entity 3: de0_nano_system_altpll_0_altpll_gma2 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 131
    Info (12023): Found entity 4: de0_nano_system_altpll_0 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 218
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/ptmch_cnt.sv
    Info (12023): Found entity 1: ptmch_cnt File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_cnt.sv Line: 16
Warning (10229): Verilog HDL Expression warning at ptmch_reg.sv(3478): truncated literal to match 8 bits File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 3478
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/ptmch_reg.sv
    Info (12023): Found entity 1: ptmch_reg File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/ptmch_top.sv
    Info (12023): Found entity 1: ptmch_top File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/ptmch_trg.sv
    Info (12023): Found entity 1: ptmch_trg File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/ptmch_rst.sv
    Info (12023): Found entity 1: ptmch_rst File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_rst.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/de0_nano_top.sv
    Info (12023): Found entity 1: de0_nano_top File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 16
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/de0_nano_system.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/de0_nano_system.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_sc_fifo.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_clock_crosser.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_st_clock_crosser.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_stage.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_stage.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_default_burst_converter.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_default_burst_converter.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_incr_burst_converter.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_incr_burst_converter.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_13_1.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_13_1.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_new.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_new.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_master_agent.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_master_agent.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_master_translator.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_master_translator.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_slave_agent.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_slave_agent.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_slave_translator.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_width_adapter.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_width_adapter.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_reset_controller.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_reset_synchronizer.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_std_synchronizer_nocut.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_wrap_burst_converter.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_wrap_burst_converter.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_altpll_0.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_altpll_0.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_test_bench.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_test_bench.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_irq_mapper.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_irq_mapper.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_jtag_uart.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_jtag_uart.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_key.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_key.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_key.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_001.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_002.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_003.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_006.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_007.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sdram.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_sdram.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sdram_test_component.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_sdram_test_component.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sw.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sw.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_sw.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_timer.v" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_timer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_timer.v
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_cnt.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_cnt.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/ptmch_cnt.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_reg.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/ptmch_reg.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_rst.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_rst.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/ptmch_rst.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_top.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/ptmch_top.sv
Info (15248): File "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_trg.sv" is a duplicate of already analyzed file "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/ptmch_trg.sv
Warning (10037): Verilog HDL or VHDL warning at de0_nano_system_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at de0_nano_system_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at de0_nano_system_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at de0_nano_system_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 682
Info (12127): Elaborating entity "de0_nano_top" for the top level hierarchy
Warning (10034): Output port "DRAM_CLK" at de0_nano_top.sv(30) has no driver File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 30
Info (12128): Elaborating entity "de0_nano_system" for hierarchy "de0_nano_system:u0_inst" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 79
Info (12128): Elaborating entity "ptmch_top" for hierarchy "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 119
Info (12128): Elaborating entity "ptmch_rst" for hierarchy "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv Line: 90
Info (12128): Elaborating entity "ptmch_trg" for hierarchy "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv Line: 112
Info (12128): Elaborating entity "ptmch_cnt" for hierarchy "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv Line: 126
Info (12128): Elaborating entity "ptmch_reg" for hierarchy "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv Line: 158
Info (12128): Elaborating entity "de0_nano_system_altpll_0" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 143
Info (12128): Elaborating entity "de0_nano_system_altpll_0_stdsync_sv6" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 283
Info (12128): Elaborating entity "de0_nano_system_altpll_0_dffpipe_l2c" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 117
Info (12128): Elaborating entity "de0_nano_system_altpll_0_altpll_gma2" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 289
Info (12128): Elaborating entity "de0_nano_system_cpu" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 172
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v Line: 65
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_test_bench" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_test_bench:the_de0_nano_system_cpu_cpu_test_bench" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 3563
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_register_bank_a_module" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 4079
Info (12128): Elaborating entity "altsyncram" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 58
Info (12133): Instantiated megafunction "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_register_bank_b_module" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 4097
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 4593
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci_debug" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 220
Info (12133): Instantiated megafunction "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci_break" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2561
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci_xbrk" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_xbrk:the_de0_nano_system_cpu_cpu_nios2_oci_xbrk" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2582
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci_dbrk" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2608
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci_itrace" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_itrace:the_de0_nano_system_cpu_cpu_nios2_oci_itrace" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2624
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci_dtrace" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dtrace:the_de0_nano_system_cpu_cpu_nios2_oci_dtrace" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2639
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci_td_mode" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_dtrace:the_de0_nano_system_cpu_cpu_nios2_oci_dtrace|de0_nano_system_cpu_cpu_nios2_oci_td_mode:de0_nano_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 1233
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci_fifo" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2654
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo|de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 1546
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo|de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 1555
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo|de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 1564
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci_pib" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_pib:the_de0_nano_system_cpu_cpu_nios2_oci_pib" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2659
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_oci_im" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_im:the_de0_nano_system_cpu_cpu_nios2_oci_im" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2673
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_avalon_reg" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2692
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_nios2_ocimem" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2712
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_ociram_sp_ram_module" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2156
Info (12133): Instantiated megafunction "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_debug_slave_wrapper" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2814
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_debug_slave_tck" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "de0_nano_system_cpu_cpu_debug_slave_sysclk" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy" with the following parameter: File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "de0_nano_system_jtag_uart" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 185
Info (12128): Elaborating entity "de0_nano_system_jtag_uart_scfifo_w" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5t21.tdf
    Info (12023): Found entity 1: scfifo_5t21 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/scfifo_5t21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_5t21" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_7211.tdf
    Info (12023): Found entity 1: a_dpfifo_7211 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_dpfifo_7211.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_7211" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/scfifo_5t21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_pdf.tdf
    Info (12023): Found entity 1: a_fefifo_pdf File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_fefifo_pdf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_pdf" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_dpfifo_7211.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eo7.tdf
    Info (12023): Found entity 1: cntr_eo7 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cntr_eo7.tdf Line: 26
Info (12128): Elaborating entity "cntr_eo7" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|cntr_eo7:count_usedw" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_fefifo_pdf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rlo1.tdf
    Info (12023): Found entity 1: altsyncram_rlo1 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_rlo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rlo1" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_dpfifo_7211.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf
    Info (12023): Found entity 1: cntr_2ob File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cntr_2ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_2ob" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:rd_ptr_count" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_dpfifo_7211.tdf Line: 45
Info (12128): Elaborating entity "de0_nano_system_jtag_uart_scfifo_r" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "7"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "7"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "de0_nano_system_key" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_key:key" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 197
Info (12128): Elaborating entity "de0_nano_system_sdram" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_sdram:sdram" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 220
Info (12128): Elaborating entity "de0_nano_system_sdram_input_efifo_module" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 298
Info (12128): Elaborating entity "de0_nano_system_sw" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_sw:sw" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 232
Info (12128): Elaborating entity "de0_nano_system_timer" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_timer:timer" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 243
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 315
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 724
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 784
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 848
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 912
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 976
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 1040
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 1104
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 1168
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 1296
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 1377
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 1458
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 1542
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 1583
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 1874
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2083
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2124
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2165
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_router" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router:router" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2556
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_router_default_decode" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router:router|de0_nano_system_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_router_001" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2572
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_router_001_default_decode" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|de0_nano_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv Line: 184
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_router_002" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_002:router_002" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2588
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_router_002_default_decode" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_002:router_002|de0_nano_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_router_003" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_003:router_003" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2604
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_router_003_default_decode" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_003:router_003|de0_nano_system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_router_006" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_006:router_006" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2652
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_router_006_default_decode" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_006:router_006|de0_nano_system_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_router_007" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_007:router_007" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2668
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_router_007_default_decode" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_007:router_007|de0_nano_system_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2750
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_cmd_demux" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2791
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_cmd_demux_001" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2838
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_cmd_mux" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2855
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_cmd_mux_001" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 2878
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_rsp_demux" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 3009
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_rsp_demux_001" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 3032
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_rsp_demux_002" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 3049
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_rsp_mux" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 3187
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_rsp_mux_001" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 3234
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 3300
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 3366
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 3400
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 3463
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v Line: 3579
Info (12128): Elaborating entity "de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "de0_nano_system_irq_mapper" for hierarchy "de0_nano_system:u0_inst|de0_nano_system_irq_mapper:irq_mapper" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 325
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "de0_nano_system:u0_inst|altera_reset_controller:rst_controller" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 388
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 451
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v Line: 514
Info (12128): Elaborating entity "ledpwm" for hierarchy "ledpwm:ledpwm_inst" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 86
Warning (10230): Verilog HDL assignment warning at ledpwm.sv(42): truncated value with size 32 to match size of target (27) File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/ledpwm.sv Line: 42
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.09.03.20:58:10 Progress: Loading sld60dec8c8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|Add2" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 4185
Info (12130): Elaborated megafunction instantiation "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|lpm_add_sub:Add2" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 4185
Info (12133): Instantiated megafunction "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|lpm_add_sub:Add2" with the following parameter: File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 4185
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/add_sub_qvi.tdf Line: 23
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 29
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 30
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 323 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000       CLK50M
    Info (332111):   10.000      SPI_CLK
    Info (332111):   10.000 u0_inst|altpll_0|sd1|pll7|clk[0]
    Info (332111):    6.250 u0_inst|altpll_0|sd1|pll7|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1663 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 289 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:19
Info (144001): Generated suppressed messages file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/output_files/DE0_Nano.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 19220 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 37 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 19040 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4977 megabytes
    Info: Processing ended: Tue Sep 03 20:59:58 2024
    Info: Elapsed time: 00:03:51
    Info: Total CPU time (on all processors): 00:05:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/output_files/DE0_Nano.map.smsg.


