Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Apr 25 15:47:07 2018
| Host         : atishya-HP-Pavilion-Notebook running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mainBus_timing_summary_routed.rpt -rpx mainBus_timing_summary_routed.rpx
| Design       : mainBus
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: startProc (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[0]/Q (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[1]/Q (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[2]/Q (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[3]/Q (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 246 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.953     -354.797                     33                 1724        0.103        0.000                      0                 1724        4.500        0.000                       0                   802  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.953     -354.797                     33                 1724        0.103        0.000                      0                 1724        4.500        0.000                       0                   802  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack      -10.953ns,  Total Violation     -354.797ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.953ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.358ns  (logic 9.744ns (47.862%)  route 10.614ns (52.138%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[1]/Q
                         net (fo=16, routed)          0.864     6.406    counter_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  counter[0]_i_112/O
                         net (fo=1, routed)           0.000     6.530    counter[0]_i_112_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.062 r  counter_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000     7.062    counter_reg[0]_i_95_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001     7.177    counter_reg[0]_i_81_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.291    counter_reg[0]_i_70_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  counter_reg[0]_i_52/CO[3]
                         net (fo=287, routed)         1.275     8.680    tmpDispClk7
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.804 r  tmpDispClk_i_461/O
                         net (fo=1, routed)           0.769     9.573    tmpDispClk_i_461_n_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.697 r  tmpDispClk_i_414/O
                         net (fo=2, routed)           0.457    10.154    tmpDispClk_i_414_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.278 r  tmpDispClk_i_418/O
                         net (fo=1, routed)           0.000    10.278    tmpDispClk_i_418_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.828 r  tmpDispClk_reg_i_358/CO[3]
                         net (fo=1, routed)           0.001    10.829    tmpDispClk_reg_i_358_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  tmpDispClk_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    10.943    tmpDispClk_reg_i_296_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  tmpDispClk_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.057    tmpDispClk_reg_i_235_n_1
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  tmpDispClk_reg_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.171    tmpDispClk_reg_i_151_n_1
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.410 r  tmpDispClk_reg_i_106/O[2]
                         net (fo=3, routed)           0.619    12.029    tmpDispClk_reg_i_106_n_6
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.302    12.331 r  tmpDispClk_i_117/O
                         net (fo=2, routed)           0.469    12.800    tmpDispClk_i_117_n_1
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.924 r  tmpDispClk_i_63/O
                         net (fo=2, routed)           0.575    13.499    tmpDispClk_i_63_n_1
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  tmpDispClk_i_67/O
                         net (fo=1, routed)           0.000    13.623    tmpDispClk_i_67_n_1
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.266 r  tmpDispClk_reg_i_46/O[3]
                         net (fo=11, routed)          1.089    15.355    tmpDispClk_reg_i_46_n_5
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.307    15.662 r  tmpDispClk_i_209/O
                         net (fo=1, routed)           0.000    15.662    tmpDispClk_i_209_n_1
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.242 r  tmpDispClk_reg_i_125/O[2]
                         net (fo=1, routed)           0.681    16.922    tmpDispClk_reg_i_125_n_6
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.302    17.224 r  tmpDispClk_i_82/O
                         net (fo=1, routed)           0.000    17.224    tmpDispClk_i_82_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.625 r  tmpDispClk_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.625    tmpDispClk_reg_i_50_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.847 r  tmpDispClk_reg_i_49/O[0]
                         net (fo=1, routed)           0.620    18.467    tmpDispClk_reg_i_49_n_8
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.299    18.766 r  tmpDispClk_i_38/O
                         net (fo=1, routed)           0.000    18.766    tmpDispClk_i_38_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.346 f  tmpDispClk_reg_i_14/O[2]
                         net (fo=3, routed)           0.468    19.815    tmpDispClk_reg_i_14_n_6
    SLICE_X33Y51         LUT1 (Prop_lut1_I0_O)        0.302    20.117 r  tmpDispClk_i_30/O
                         net (fo=1, routed)           0.000    20.117    tmpDispClk_i_30_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.667 r  tmpDispClk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.667    tmpDispClk_reg_i_11_n_1
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.938 r  counter_reg[0]_i_49/CO[0]
                         net (fo=20, routed)          0.745    21.682    counter_reg[0]_i_49_n_4
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.373    22.055 r  counter[0]_i_47/O
                         net (fo=1, routed)           0.000    22.055    tmpDispClk4[5]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.587 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.587    counter_reg[0]_i_14_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.701    counter_reg[0]_i_4_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.035 f  counter_reg[0]_i_6/O[1]
                         net (fo=2, routed)           0.707    23.743    data0[14]
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.303    24.046 f  counter[0]_i_7/O
                         net (fo=1, routed)           0.416    24.461    counter[0]_i_7_n_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    24.585 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.860    25.445    tmpDispClk
    SLICE_X35Y50         FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -25.445    
  -------------------------------------------------------------------
                         slack                                -10.953    

Slack (VIOLATED) :        -10.953ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.358ns  (logic 9.744ns (47.862%)  route 10.614ns (52.138%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[1]/Q
                         net (fo=16, routed)          0.864     6.406    counter_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  counter[0]_i_112/O
                         net (fo=1, routed)           0.000     6.530    counter[0]_i_112_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.062 r  counter_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000     7.062    counter_reg[0]_i_95_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001     7.177    counter_reg[0]_i_81_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.291    counter_reg[0]_i_70_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  counter_reg[0]_i_52/CO[3]
                         net (fo=287, routed)         1.275     8.680    tmpDispClk7
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.804 r  tmpDispClk_i_461/O
                         net (fo=1, routed)           0.769     9.573    tmpDispClk_i_461_n_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.697 r  tmpDispClk_i_414/O
                         net (fo=2, routed)           0.457    10.154    tmpDispClk_i_414_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.278 r  tmpDispClk_i_418/O
                         net (fo=1, routed)           0.000    10.278    tmpDispClk_i_418_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.828 r  tmpDispClk_reg_i_358/CO[3]
                         net (fo=1, routed)           0.001    10.829    tmpDispClk_reg_i_358_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  tmpDispClk_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    10.943    tmpDispClk_reg_i_296_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  tmpDispClk_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.057    tmpDispClk_reg_i_235_n_1
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  tmpDispClk_reg_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.171    tmpDispClk_reg_i_151_n_1
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.410 r  tmpDispClk_reg_i_106/O[2]
                         net (fo=3, routed)           0.619    12.029    tmpDispClk_reg_i_106_n_6
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.302    12.331 r  tmpDispClk_i_117/O
                         net (fo=2, routed)           0.469    12.800    tmpDispClk_i_117_n_1
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.924 r  tmpDispClk_i_63/O
                         net (fo=2, routed)           0.575    13.499    tmpDispClk_i_63_n_1
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  tmpDispClk_i_67/O
                         net (fo=1, routed)           0.000    13.623    tmpDispClk_i_67_n_1
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.266 r  tmpDispClk_reg_i_46/O[3]
                         net (fo=11, routed)          1.089    15.355    tmpDispClk_reg_i_46_n_5
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.307    15.662 r  tmpDispClk_i_209/O
                         net (fo=1, routed)           0.000    15.662    tmpDispClk_i_209_n_1
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.242 r  tmpDispClk_reg_i_125/O[2]
                         net (fo=1, routed)           0.681    16.922    tmpDispClk_reg_i_125_n_6
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.302    17.224 r  tmpDispClk_i_82/O
                         net (fo=1, routed)           0.000    17.224    tmpDispClk_i_82_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.625 r  tmpDispClk_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.625    tmpDispClk_reg_i_50_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.847 r  tmpDispClk_reg_i_49/O[0]
                         net (fo=1, routed)           0.620    18.467    tmpDispClk_reg_i_49_n_8
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.299    18.766 r  tmpDispClk_i_38/O
                         net (fo=1, routed)           0.000    18.766    tmpDispClk_i_38_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.346 f  tmpDispClk_reg_i_14/O[2]
                         net (fo=3, routed)           0.468    19.815    tmpDispClk_reg_i_14_n_6
    SLICE_X33Y51         LUT1 (Prop_lut1_I0_O)        0.302    20.117 r  tmpDispClk_i_30/O
                         net (fo=1, routed)           0.000    20.117    tmpDispClk_i_30_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.667 r  tmpDispClk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.667    tmpDispClk_reg_i_11_n_1
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.938 r  counter_reg[0]_i_49/CO[0]
                         net (fo=20, routed)          0.745    21.682    counter_reg[0]_i_49_n_4
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.373    22.055 r  counter[0]_i_47/O
                         net (fo=1, routed)           0.000    22.055    tmpDispClk4[5]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.587 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.587    counter_reg[0]_i_14_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.701    counter_reg[0]_i_4_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.035 f  counter_reg[0]_i_6/O[1]
                         net (fo=2, routed)           0.707    23.743    data0[14]
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.303    24.046 f  counter[0]_i_7/O
                         net (fo=1, routed)           0.416    24.461    counter[0]_i_7_n_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    24.585 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.860    25.445    tmpDispClk
    SLICE_X35Y50         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -25.445    
  -------------------------------------------------------------------
                         slack                                -10.953    

Slack (VIOLATED) :        -10.953ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.358ns  (logic 9.744ns (47.862%)  route 10.614ns (52.138%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[1]/Q
                         net (fo=16, routed)          0.864     6.406    counter_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  counter[0]_i_112/O
                         net (fo=1, routed)           0.000     6.530    counter[0]_i_112_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.062 r  counter_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000     7.062    counter_reg[0]_i_95_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001     7.177    counter_reg[0]_i_81_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.291    counter_reg[0]_i_70_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  counter_reg[0]_i_52/CO[3]
                         net (fo=287, routed)         1.275     8.680    tmpDispClk7
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.804 r  tmpDispClk_i_461/O
                         net (fo=1, routed)           0.769     9.573    tmpDispClk_i_461_n_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.697 r  tmpDispClk_i_414/O
                         net (fo=2, routed)           0.457    10.154    tmpDispClk_i_414_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.278 r  tmpDispClk_i_418/O
                         net (fo=1, routed)           0.000    10.278    tmpDispClk_i_418_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.828 r  tmpDispClk_reg_i_358/CO[3]
                         net (fo=1, routed)           0.001    10.829    tmpDispClk_reg_i_358_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  tmpDispClk_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    10.943    tmpDispClk_reg_i_296_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  tmpDispClk_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.057    tmpDispClk_reg_i_235_n_1
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  tmpDispClk_reg_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.171    tmpDispClk_reg_i_151_n_1
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.410 r  tmpDispClk_reg_i_106/O[2]
                         net (fo=3, routed)           0.619    12.029    tmpDispClk_reg_i_106_n_6
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.302    12.331 r  tmpDispClk_i_117/O
                         net (fo=2, routed)           0.469    12.800    tmpDispClk_i_117_n_1
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.924 r  tmpDispClk_i_63/O
                         net (fo=2, routed)           0.575    13.499    tmpDispClk_i_63_n_1
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  tmpDispClk_i_67/O
                         net (fo=1, routed)           0.000    13.623    tmpDispClk_i_67_n_1
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.266 r  tmpDispClk_reg_i_46/O[3]
                         net (fo=11, routed)          1.089    15.355    tmpDispClk_reg_i_46_n_5
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.307    15.662 r  tmpDispClk_i_209/O
                         net (fo=1, routed)           0.000    15.662    tmpDispClk_i_209_n_1
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.242 r  tmpDispClk_reg_i_125/O[2]
                         net (fo=1, routed)           0.681    16.922    tmpDispClk_reg_i_125_n_6
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.302    17.224 r  tmpDispClk_i_82/O
                         net (fo=1, routed)           0.000    17.224    tmpDispClk_i_82_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.625 r  tmpDispClk_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.625    tmpDispClk_reg_i_50_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.847 r  tmpDispClk_reg_i_49/O[0]
                         net (fo=1, routed)           0.620    18.467    tmpDispClk_reg_i_49_n_8
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.299    18.766 r  tmpDispClk_i_38/O
                         net (fo=1, routed)           0.000    18.766    tmpDispClk_i_38_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.346 f  tmpDispClk_reg_i_14/O[2]
                         net (fo=3, routed)           0.468    19.815    tmpDispClk_reg_i_14_n_6
    SLICE_X33Y51         LUT1 (Prop_lut1_I0_O)        0.302    20.117 r  tmpDispClk_i_30/O
                         net (fo=1, routed)           0.000    20.117    tmpDispClk_i_30_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.667 r  tmpDispClk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.667    tmpDispClk_reg_i_11_n_1
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.938 r  counter_reg[0]_i_49/CO[0]
                         net (fo=20, routed)          0.745    21.682    counter_reg[0]_i_49_n_4
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.373    22.055 r  counter[0]_i_47/O
                         net (fo=1, routed)           0.000    22.055    tmpDispClk4[5]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.587 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.587    counter_reg[0]_i_14_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.701    counter_reg[0]_i_4_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.035 f  counter_reg[0]_i_6/O[1]
                         net (fo=2, routed)           0.707    23.743    data0[14]
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.303    24.046 f  counter[0]_i_7/O
                         net (fo=1, routed)           0.416    24.461    counter[0]_i_7_n_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    24.585 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.860    25.445    tmpDispClk
    SLICE_X35Y50         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -25.445    
  -------------------------------------------------------------------
                         slack                                -10.953    

Slack (VIOLATED) :        -10.953ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.358ns  (logic 9.744ns (47.862%)  route 10.614ns (52.138%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[1]/Q
                         net (fo=16, routed)          0.864     6.406    counter_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  counter[0]_i_112/O
                         net (fo=1, routed)           0.000     6.530    counter[0]_i_112_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.062 r  counter_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000     7.062    counter_reg[0]_i_95_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001     7.177    counter_reg[0]_i_81_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.291    counter_reg[0]_i_70_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  counter_reg[0]_i_52/CO[3]
                         net (fo=287, routed)         1.275     8.680    tmpDispClk7
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.804 r  tmpDispClk_i_461/O
                         net (fo=1, routed)           0.769     9.573    tmpDispClk_i_461_n_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.697 r  tmpDispClk_i_414/O
                         net (fo=2, routed)           0.457    10.154    tmpDispClk_i_414_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.278 r  tmpDispClk_i_418/O
                         net (fo=1, routed)           0.000    10.278    tmpDispClk_i_418_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.828 r  tmpDispClk_reg_i_358/CO[3]
                         net (fo=1, routed)           0.001    10.829    tmpDispClk_reg_i_358_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  tmpDispClk_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    10.943    tmpDispClk_reg_i_296_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  tmpDispClk_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.057    tmpDispClk_reg_i_235_n_1
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  tmpDispClk_reg_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.171    tmpDispClk_reg_i_151_n_1
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.410 r  tmpDispClk_reg_i_106/O[2]
                         net (fo=3, routed)           0.619    12.029    tmpDispClk_reg_i_106_n_6
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.302    12.331 r  tmpDispClk_i_117/O
                         net (fo=2, routed)           0.469    12.800    tmpDispClk_i_117_n_1
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.924 r  tmpDispClk_i_63/O
                         net (fo=2, routed)           0.575    13.499    tmpDispClk_i_63_n_1
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  tmpDispClk_i_67/O
                         net (fo=1, routed)           0.000    13.623    tmpDispClk_i_67_n_1
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.266 r  tmpDispClk_reg_i_46/O[3]
                         net (fo=11, routed)          1.089    15.355    tmpDispClk_reg_i_46_n_5
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.307    15.662 r  tmpDispClk_i_209/O
                         net (fo=1, routed)           0.000    15.662    tmpDispClk_i_209_n_1
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.242 r  tmpDispClk_reg_i_125/O[2]
                         net (fo=1, routed)           0.681    16.922    tmpDispClk_reg_i_125_n_6
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.302    17.224 r  tmpDispClk_i_82/O
                         net (fo=1, routed)           0.000    17.224    tmpDispClk_i_82_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.625 r  tmpDispClk_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.625    tmpDispClk_reg_i_50_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.847 r  tmpDispClk_reg_i_49/O[0]
                         net (fo=1, routed)           0.620    18.467    tmpDispClk_reg_i_49_n_8
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.299    18.766 r  tmpDispClk_i_38/O
                         net (fo=1, routed)           0.000    18.766    tmpDispClk_i_38_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.346 f  tmpDispClk_reg_i_14/O[2]
                         net (fo=3, routed)           0.468    19.815    tmpDispClk_reg_i_14_n_6
    SLICE_X33Y51         LUT1 (Prop_lut1_I0_O)        0.302    20.117 r  tmpDispClk_i_30/O
                         net (fo=1, routed)           0.000    20.117    tmpDispClk_i_30_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.667 r  tmpDispClk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.667    tmpDispClk_reg_i_11_n_1
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.938 r  counter_reg[0]_i_49/CO[0]
                         net (fo=20, routed)          0.745    21.682    counter_reg[0]_i_49_n_4
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.373    22.055 r  counter[0]_i_47/O
                         net (fo=1, routed)           0.000    22.055    tmpDispClk4[5]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.587 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.587    counter_reg[0]_i_14_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.701    counter_reg[0]_i_4_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.035 f  counter_reg[0]_i_6/O[1]
                         net (fo=2, routed)           0.707    23.743    data0[14]
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.303    24.046 f  counter[0]_i_7/O
                         net (fo=1, routed)           0.416    24.461    counter[0]_i_7_n_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    24.585 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.860    25.445    tmpDispClk
    SLICE_X35Y50         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -25.445    
  -------------------------------------------------------------------
                         slack                                -10.953    

Slack (VIOLATED) :        -10.855ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.259ns  (logic 9.744ns (48.098%)  route 10.515ns (51.902%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[1]/Q
                         net (fo=16, routed)          0.864     6.406    counter_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  counter[0]_i_112/O
                         net (fo=1, routed)           0.000     6.530    counter[0]_i_112_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.062 r  counter_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000     7.062    counter_reg[0]_i_95_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001     7.177    counter_reg[0]_i_81_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.291    counter_reg[0]_i_70_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  counter_reg[0]_i_52/CO[3]
                         net (fo=287, routed)         1.275     8.680    tmpDispClk7
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.804 r  tmpDispClk_i_461/O
                         net (fo=1, routed)           0.769     9.573    tmpDispClk_i_461_n_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.697 r  tmpDispClk_i_414/O
                         net (fo=2, routed)           0.457    10.154    tmpDispClk_i_414_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.278 r  tmpDispClk_i_418/O
                         net (fo=1, routed)           0.000    10.278    tmpDispClk_i_418_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.828 r  tmpDispClk_reg_i_358/CO[3]
                         net (fo=1, routed)           0.001    10.829    tmpDispClk_reg_i_358_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  tmpDispClk_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    10.943    tmpDispClk_reg_i_296_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  tmpDispClk_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.057    tmpDispClk_reg_i_235_n_1
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  tmpDispClk_reg_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.171    tmpDispClk_reg_i_151_n_1
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.410 r  tmpDispClk_reg_i_106/O[2]
                         net (fo=3, routed)           0.619    12.029    tmpDispClk_reg_i_106_n_6
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.302    12.331 r  tmpDispClk_i_117/O
                         net (fo=2, routed)           0.469    12.800    tmpDispClk_i_117_n_1
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.924 r  tmpDispClk_i_63/O
                         net (fo=2, routed)           0.575    13.499    tmpDispClk_i_63_n_1
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  tmpDispClk_i_67/O
                         net (fo=1, routed)           0.000    13.623    tmpDispClk_i_67_n_1
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.266 r  tmpDispClk_reg_i_46/O[3]
                         net (fo=11, routed)          1.089    15.355    tmpDispClk_reg_i_46_n_5
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.307    15.662 r  tmpDispClk_i_209/O
                         net (fo=1, routed)           0.000    15.662    tmpDispClk_i_209_n_1
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.242 r  tmpDispClk_reg_i_125/O[2]
                         net (fo=1, routed)           0.681    16.922    tmpDispClk_reg_i_125_n_6
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.302    17.224 r  tmpDispClk_i_82/O
                         net (fo=1, routed)           0.000    17.224    tmpDispClk_i_82_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.625 r  tmpDispClk_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.625    tmpDispClk_reg_i_50_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.847 r  tmpDispClk_reg_i_49/O[0]
                         net (fo=1, routed)           0.620    18.467    tmpDispClk_reg_i_49_n_8
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.299    18.766 r  tmpDispClk_i_38/O
                         net (fo=1, routed)           0.000    18.766    tmpDispClk_i_38_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.346 f  tmpDispClk_reg_i_14/O[2]
                         net (fo=3, routed)           0.468    19.815    tmpDispClk_reg_i_14_n_6
    SLICE_X33Y51         LUT1 (Prop_lut1_I0_O)        0.302    20.117 r  tmpDispClk_i_30/O
                         net (fo=1, routed)           0.000    20.117    tmpDispClk_i_30_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.667 r  tmpDispClk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.667    tmpDispClk_reg_i_11_n_1
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.938 r  counter_reg[0]_i_49/CO[0]
                         net (fo=20, routed)          0.745    21.682    counter_reg[0]_i_49_n_4
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.373    22.055 r  counter[0]_i_47/O
                         net (fo=1, routed)           0.000    22.055    tmpDispClk4[5]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.587 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.587    counter_reg[0]_i_14_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.701    counter_reg[0]_i_4_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.035 f  counter_reg[0]_i_6/O[1]
                         net (fo=2, routed)           0.707    23.743    data0[14]
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.303    24.046 f  counter[0]_i_7/O
                         net (fo=1, routed)           0.416    24.461    counter[0]_i_7_n_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    24.585 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.760    25.345    tmpDispClk
    SLICE_X35Y54         FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    14.490    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -25.345    
  -------------------------------------------------------------------
                         slack                                -10.855    

Slack (VIOLATED) :        -10.855ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.259ns  (logic 9.744ns (48.098%)  route 10.515ns (51.902%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[1]/Q
                         net (fo=16, routed)          0.864     6.406    counter_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  counter[0]_i_112/O
                         net (fo=1, routed)           0.000     6.530    counter[0]_i_112_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.062 r  counter_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000     7.062    counter_reg[0]_i_95_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001     7.177    counter_reg[0]_i_81_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.291    counter_reg[0]_i_70_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  counter_reg[0]_i_52/CO[3]
                         net (fo=287, routed)         1.275     8.680    tmpDispClk7
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.804 r  tmpDispClk_i_461/O
                         net (fo=1, routed)           0.769     9.573    tmpDispClk_i_461_n_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.697 r  tmpDispClk_i_414/O
                         net (fo=2, routed)           0.457    10.154    tmpDispClk_i_414_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.278 r  tmpDispClk_i_418/O
                         net (fo=1, routed)           0.000    10.278    tmpDispClk_i_418_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.828 r  tmpDispClk_reg_i_358/CO[3]
                         net (fo=1, routed)           0.001    10.829    tmpDispClk_reg_i_358_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  tmpDispClk_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    10.943    tmpDispClk_reg_i_296_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  tmpDispClk_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.057    tmpDispClk_reg_i_235_n_1
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  tmpDispClk_reg_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.171    tmpDispClk_reg_i_151_n_1
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.410 r  tmpDispClk_reg_i_106/O[2]
                         net (fo=3, routed)           0.619    12.029    tmpDispClk_reg_i_106_n_6
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.302    12.331 r  tmpDispClk_i_117/O
                         net (fo=2, routed)           0.469    12.800    tmpDispClk_i_117_n_1
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.924 r  tmpDispClk_i_63/O
                         net (fo=2, routed)           0.575    13.499    tmpDispClk_i_63_n_1
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  tmpDispClk_i_67/O
                         net (fo=1, routed)           0.000    13.623    tmpDispClk_i_67_n_1
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.266 r  tmpDispClk_reg_i_46/O[3]
                         net (fo=11, routed)          1.089    15.355    tmpDispClk_reg_i_46_n_5
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.307    15.662 r  tmpDispClk_i_209/O
                         net (fo=1, routed)           0.000    15.662    tmpDispClk_i_209_n_1
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.242 r  tmpDispClk_reg_i_125/O[2]
                         net (fo=1, routed)           0.681    16.922    tmpDispClk_reg_i_125_n_6
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.302    17.224 r  tmpDispClk_i_82/O
                         net (fo=1, routed)           0.000    17.224    tmpDispClk_i_82_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.625 r  tmpDispClk_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.625    tmpDispClk_reg_i_50_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.847 r  tmpDispClk_reg_i_49/O[0]
                         net (fo=1, routed)           0.620    18.467    tmpDispClk_reg_i_49_n_8
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.299    18.766 r  tmpDispClk_i_38/O
                         net (fo=1, routed)           0.000    18.766    tmpDispClk_i_38_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.346 f  tmpDispClk_reg_i_14/O[2]
                         net (fo=3, routed)           0.468    19.815    tmpDispClk_reg_i_14_n_6
    SLICE_X33Y51         LUT1 (Prop_lut1_I0_O)        0.302    20.117 r  tmpDispClk_i_30/O
                         net (fo=1, routed)           0.000    20.117    tmpDispClk_i_30_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.667 r  tmpDispClk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.667    tmpDispClk_reg_i_11_n_1
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.938 r  counter_reg[0]_i_49/CO[0]
                         net (fo=20, routed)          0.745    21.682    counter_reg[0]_i_49_n_4
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.373    22.055 r  counter[0]_i_47/O
                         net (fo=1, routed)           0.000    22.055    tmpDispClk4[5]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.587 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.587    counter_reg[0]_i_14_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.701    counter_reg[0]_i_4_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.035 f  counter_reg[0]_i_6/O[1]
                         net (fo=2, routed)           0.707    23.743    data0[14]
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.303    24.046 f  counter[0]_i_7/O
                         net (fo=1, routed)           0.416    24.461    counter[0]_i_7_n_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    24.585 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.760    25.345    tmpDispClk
    SLICE_X35Y54         FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    14.490    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -25.345    
  -------------------------------------------------------------------
                         slack                                -10.855    

Slack (VIOLATED) :        -10.855ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.259ns  (logic 9.744ns (48.098%)  route 10.515ns (51.902%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[1]/Q
                         net (fo=16, routed)          0.864     6.406    counter_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  counter[0]_i_112/O
                         net (fo=1, routed)           0.000     6.530    counter[0]_i_112_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.062 r  counter_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000     7.062    counter_reg[0]_i_95_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001     7.177    counter_reg[0]_i_81_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.291    counter_reg[0]_i_70_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  counter_reg[0]_i_52/CO[3]
                         net (fo=287, routed)         1.275     8.680    tmpDispClk7
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.804 r  tmpDispClk_i_461/O
                         net (fo=1, routed)           0.769     9.573    tmpDispClk_i_461_n_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.697 r  tmpDispClk_i_414/O
                         net (fo=2, routed)           0.457    10.154    tmpDispClk_i_414_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.278 r  tmpDispClk_i_418/O
                         net (fo=1, routed)           0.000    10.278    tmpDispClk_i_418_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.828 r  tmpDispClk_reg_i_358/CO[3]
                         net (fo=1, routed)           0.001    10.829    tmpDispClk_reg_i_358_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  tmpDispClk_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    10.943    tmpDispClk_reg_i_296_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  tmpDispClk_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.057    tmpDispClk_reg_i_235_n_1
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  tmpDispClk_reg_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.171    tmpDispClk_reg_i_151_n_1
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.410 r  tmpDispClk_reg_i_106/O[2]
                         net (fo=3, routed)           0.619    12.029    tmpDispClk_reg_i_106_n_6
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.302    12.331 r  tmpDispClk_i_117/O
                         net (fo=2, routed)           0.469    12.800    tmpDispClk_i_117_n_1
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.924 r  tmpDispClk_i_63/O
                         net (fo=2, routed)           0.575    13.499    tmpDispClk_i_63_n_1
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  tmpDispClk_i_67/O
                         net (fo=1, routed)           0.000    13.623    tmpDispClk_i_67_n_1
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.266 r  tmpDispClk_reg_i_46/O[3]
                         net (fo=11, routed)          1.089    15.355    tmpDispClk_reg_i_46_n_5
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.307    15.662 r  tmpDispClk_i_209/O
                         net (fo=1, routed)           0.000    15.662    tmpDispClk_i_209_n_1
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.242 r  tmpDispClk_reg_i_125/O[2]
                         net (fo=1, routed)           0.681    16.922    tmpDispClk_reg_i_125_n_6
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.302    17.224 r  tmpDispClk_i_82/O
                         net (fo=1, routed)           0.000    17.224    tmpDispClk_i_82_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.625 r  tmpDispClk_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.625    tmpDispClk_reg_i_50_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.847 r  tmpDispClk_reg_i_49/O[0]
                         net (fo=1, routed)           0.620    18.467    tmpDispClk_reg_i_49_n_8
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.299    18.766 r  tmpDispClk_i_38/O
                         net (fo=1, routed)           0.000    18.766    tmpDispClk_i_38_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.346 f  tmpDispClk_reg_i_14/O[2]
                         net (fo=3, routed)           0.468    19.815    tmpDispClk_reg_i_14_n_6
    SLICE_X33Y51         LUT1 (Prop_lut1_I0_O)        0.302    20.117 r  tmpDispClk_i_30/O
                         net (fo=1, routed)           0.000    20.117    tmpDispClk_i_30_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.667 r  tmpDispClk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.667    tmpDispClk_reg_i_11_n_1
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.938 r  counter_reg[0]_i_49/CO[0]
                         net (fo=20, routed)          0.745    21.682    counter_reg[0]_i_49_n_4
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.373    22.055 r  counter[0]_i_47/O
                         net (fo=1, routed)           0.000    22.055    tmpDispClk4[5]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.587 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.587    counter_reg[0]_i_14_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.701    counter_reg[0]_i_4_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.035 f  counter_reg[0]_i_6/O[1]
                         net (fo=2, routed)           0.707    23.743    data0[14]
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.303    24.046 f  counter[0]_i_7/O
                         net (fo=1, routed)           0.416    24.461    counter[0]_i_7_n_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    24.585 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.760    25.345    tmpDispClk
    SLICE_X35Y54         FDRE                                         r  counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    14.490    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -25.345    
  -------------------------------------------------------------------
                         slack                                -10.855    

Slack (VIOLATED) :        -10.855ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.259ns  (logic 9.744ns (48.098%)  route 10.515ns (51.902%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[1]/Q
                         net (fo=16, routed)          0.864     6.406    counter_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  counter[0]_i_112/O
                         net (fo=1, routed)           0.000     6.530    counter[0]_i_112_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.062 r  counter_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000     7.062    counter_reg[0]_i_95_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001     7.177    counter_reg[0]_i_81_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.291    counter_reg[0]_i_70_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  counter_reg[0]_i_52/CO[3]
                         net (fo=287, routed)         1.275     8.680    tmpDispClk7
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.804 r  tmpDispClk_i_461/O
                         net (fo=1, routed)           0.769     9.573    tmpDispClk_i_461_n_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.697 r  tmpDispClk_i_414/O
                         net (fo=2, routed)           0.457    10.154    tmpDispClk_i_414_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.278 r  tmpDispClk_i_418/O
                         net (fo=1, routed)           0.000    10.278    tmpDispClk_i_418_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.828 r  tmpDispClk_reg_i_358/CO[3]
                         net (fo=1, routed)           0.001    10.829    tmpDispClk_reg_i_358_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  tmpDispClk_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    10.943    tmpDispClk_reg_i_296_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  tmpDispClk_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.057    tmpDispClk_reg_i_235_n_1
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  tmpDispClk_reg_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.171    tmpDispClk_reg_i_151_n_1
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.410 r  tmpDispClk_reg_i_106/O[2]
                         net (fo=3, routed)           0.619    12.029    tmpDispClk_reg_i_106_n_6
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.302    12.331 r  tmpDispClk_i_117/O
                         net (fo=2, routed)           0.469    12.800    tmpDispClk_i_117_n_1
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.924 r  tmpDispClk_i_63/O
                         net (fo=2, routed)           0.575    13.499    tmpDispClk_i_63_n_1
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  tmpDispClk_i_67/O
                         net (fo=1, routed)           0.000    13.623    tmpDispClk_i_67_n_1
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.266 r  tmpDispClk_reg_i_46/O[3]
                         net (fo=11, routed)          1.089    15.355    tmpDispClk_reg_i_46_n_5
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.307    15.662 r  tmpDispClk_i_209/O
                         net (fo=1, routed)           0.000    15.662    tmpDispClk_i_209_n_1
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.242 r  tmpDispClk_reg_i_125/O[2]
                         net (fo=1, routed)           0.681    16.922    tmpDispClk_reg_i_125_n_6
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.302    17.224 r  tmpDispClk_i_82/O
                         net (fo=1, routed)           0.000    17.224    tmpDispClk_i_82_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.625 r  tmpDispClk_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.625    tmpDispClk_reg_i_50_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.847 r  tmpDispClk_reg_i_49/O[0]
                         net (fo=1, routed)           0.620    18.467    tmpDispClk_reg_i_49_n_8
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.299    18.766 r  tmpDispClk_i_38/O
                         net (fo=1, routed)           0.000    18.766    tmpDispClk_i_38_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.346 f  tmpDispClk_reg_i_14/O[2]
                         net (fo=3, routed)           0.468    19.815    tmpDispClk_reg_i_14_n_6
    SLICE_X33Y51         LUT1 (Prop_lut1_I0_O)        0.302    20.117 r  tmpDispClk_i_30/O
                         net (fo=1, routed)           0.000    20.117    tmpDispClk_i_30_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.667 r  tmpDispClk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.667    tmpDispClk_reg_i_11_n_1
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.938 r  counter_reg[0]_i_49/CO[0]
                         net (fo=20, routed)          0.745    21.682    counter_reg[0]_i_49_n_4
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.373    22.055 r  counter[0]_i_47/O
                         net (fo=1, routed)           0.000    22.055    tmpDispClk4[5]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.587 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.587    counter_reg[0]_i_14_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.701    counter_reg[0]_i_4_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.035 f  counter_reg[0]_i_6/O[1]
                         net (fo=2, routed)           0.707    23.743    data0[14]
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.303    24.046 f  counter[0]_i_7/O
                         net (fo=1, routed)           0.416    24.461    counter[0]_i_7_n_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    24.585 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.760    25.345    tmpDispClk
    SLICE_X35Y54         FDRE                                         r  counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    14.490    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -25.345    
  -------------------------------------------------------------------
                         slack                                -10.855    

Slack (VIOLATED) :        -10.785ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.190ns  (logic 9.744ns (48.262%)  route 10.446ns (51.738%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[1]/Q
                         net (fo=16, routed)          0.864     6.406    counter_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  counter[0]_i_112/O
                         net (fo=1, routed)           0.000     6.530    counter[0]_i_112_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.062 r  counter_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000     7.062    counter_reg[0]_i_95_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001     7.177    counter_reg[0]_i_81_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.291    counter_reg[0]_i_70_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  counter_reg[0]_i_52/CO[3]
                         net (fo=287, routed)         1.275     8.680    tmpDispClk7
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.804 r  tmpDispClk_i_461/O
                         net (fo=1, routed)           0.769     9.573    tmpDispClk_i_461_n_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.697 r  tmpDispClk_i_414/O
                         net (fo=2, routed)           0.457    10.154    tmpDispClk_i_414_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.278 r  tmpDispClk_i_418/O
                         net (fo=1, routed)           0.000    10.278    tmpDispClk_i_418_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.828 r  tmpDispClk_reg_i_358/CO[3]
                         net (fo=1, routed)           0.001    10.829    tmpDispClk_reg_i_358_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  tmpDispClk_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    10.943    tmpDispClk_reg_i_296_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  tmpDispClk_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.057    tmpDispClk_reg_i_235_n_1
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  tmpDispClk_reg_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.171    tmpDispClk_reg_i_151_n_1
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.410 r  tmpDispClk_reg_i_106/O[2]
                         net (fo=3, routed)           0.619    12.029    tmpDispClk_reg_i_106_n_6
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.302    12.331 r  tmpDispClk_i_117/O
                         net (fo=2, routed)           0.469    12.800    tmpDispClk_i_117_n_1
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.924 r  tmpDispClk_i_63/O
                         net (fo=2, routed)           0.575    13.499    tmpDispClk_i_63_n_1
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  tmpDispClk_i_67/O
                         net (fo=1, routed)           0.000    13.623    tmpDispClk_i_67_n_1
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.266 r  tmpDispClk_reg_i_46/O[3]
                         net (fo=11, routed)          1.089    15.355    tmpDispClk_reg_i_46_n_5
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.307    15.662 r  tmpDispClk_i_209/O
                         net (fo=1, routed)           0.000    15.662    tmpDispClk_i_209_n_1
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.242 r  tmpDispClk_reg_i_125/O[2]
                         net (fo=1, routed)           0.681    16.922    tmpDispClk_reg_i_125_n_6
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.302    17.224 r  tmpDispClk_i_82/O
                         net (fo=1, routed)           0.000    17.224    tmpDispClk_i_82_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.625 r  tmpDispClk_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.625    tmpDispClk_reg_i_50_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.847 r  tmpDispClk_reg_i_49/O[0]
                         net (fo=1, routed)           0.620    18.467    tmpDispClk_reg_i_49_n_8
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.299    18.766 r  tmpDispClk_i_38/O
                         net (fo=1, routed)           0.000    18.766    tmpDispClk_i_38_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.346 f  tmpDispClk_reg_i_14/O[2]
                         net (fo=3, routed)           0.468    19.815    tmpDispClk_reg_i_14_n_6
    SLICE_X33Y51         LUT1 (Prop_lut1_I0_O)        0.302    20.117 r  tmpDispClk_i_30/O
                         net (fo=1, routed)           0.000    20.117    tmpDispClk_i_30_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.667 r  tmpDispClk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.667    tmpDispClk_reg_i_11_n_1
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.938 r  counter_reg[0]_i_49/CO[0]
                         net (fo=20, routed)          0.745    21.682    counter_reg[0]_i_49_n_4
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.373    22.055 r  counter[0]_i_47/O
                         net (fo=1, routed)           0.000    22.055    tmpDispClk4[5]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.587 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.587    counter_reg[0]_i_14_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.701    counter_reg[0]_i_4_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.035 f  counter_reg[0]_i_6/O[1]
                         net (fo=2, routed)           0.707    23.743    data0[14]
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.303    24.046 f  counter[0]_i_7/O
                         net (fo=1, routed)           0.416    24.461    counter[0]_i_7_n_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    24.585 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.691    25.276    tmpDispClk
    SLICE_X35Y51         FDRE                                         r  counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -25.276    
  -------------------------------------------------------------------
                         slack                                -10.785    

Slack (VIOLATED) :        -10.785ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.190ns  (logic 9.744ns (48.262%)  route 10.446ns (51.738%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[1]/Q
                         net (fo=16, routed)          0.864     6.406    counter_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  counter[0]_i_112/O
                         net (fo=1, routed)           0.000     6.530    counter[0]_i_112_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.062 r  counter_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000     7.062    counter_reg[0]_i_95_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001     7.177    counter_reg[0]_i_81_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.291    counter_reg[0]_i_70_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  counter_reg[0]_i_52/CO[3]
                         net (fo=287, routed)         1.275     8.680    tmpDispClk7
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.804 r  tmpDispClk_i_461/O
                         net (fo=1, routed)           0.769     9.573    tmpDispClk_i_461_n_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.697 r  tmpDispClk_i_414/O
                         net (fo=2, routed)           0.457    10.154    tmpDispClk_i_414_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.278 r  tmpDispClk_i_418/O
                         net (fo=1, routed)           0.000    10.278    tmpDispClk_i_418_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.828 r  tmpDispClk_reg_i_358/CO[3]
                         net (fo=1, routed)           0.001    10.829    tmpDispClk_reg_i_358_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  tmpDispClk_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    10.943    tmpDispClk_reg_i_296_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  tmpDispClk_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.057    tmpDispClk_reg_i_235_n_1
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  tmpDispClk_reg_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.171    tmpDispClk_reg_i_151_n_1
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.410 r  tmpDispClk_reg_i_106/O[2]
                         net (fo=3, routed)           0.619    12.029    tmpDispClk_reg_i_106_n_6
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.302    12.331 r  tmpDispClk_i_117/O
                         net (fo=2, routed)           0.469    12.800    tmpDispClk_i_117_n_1
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.924 r  tmpDispClk_i_63/O
                         net (fo=2, routed)           0.575    13.499    tmpDispClk_i_63_n_1
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  tmpDispClk_i_67/O
                         net (fo=1, routed)           0.000    13.623    tmpDispClk_i_67_n_1
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.266 r  tmpDispClk_reg_i_46/O[3]
                         net (fo=11, routed)          1.089    15.355    tmpDispClk_reg_i_46_n_5
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.307    15.662 r  tmpDispClk_i_209/O
                         net (fo=1, routed)           0.000    15.662    tmpDispClk_i_209_n_1
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.242 r  tmpDispClk_reg_i_125/O[2]
                         net (fo=1, routed)           0.681    16.922    tmpDispClk_reg_i_125_n_6
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.302    17.224 r  tmpDispClk_i_82/O
                         net (fo=1, routed)           0.000    17.224    tmpDispClk_i_82_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.625 r  tmpDispClk_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.625    tmpDispClk_reg_i_50_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.847 r  tmpDispClk_reg_i_49/O[0]
                         net (fo=1, routed)           0.620    18.467    tmpDispClk_reg_i_49_n_8
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.299    18.766 r  tmpDispClk_i_38/O
                         net (fo=1, routed)           0.000    18.766    tmpDispClk_i_38_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.346 f  tmpDispClk_reg_i_14/O[2]
                         net (fo=3, routed)           0.468    19.815    tmpDispClk_reg_i_14_n_6
    SLICE_X33Y51         LUT1 (Prop_lut1_I0_O)        0.302    20.117 r  tmpDispClk_i_30/O
                         net (fo=1, routed)           0.000    20.117    tmpDispClk_i_30_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.667 r  tmpDispClk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.667    tmpDispClk_reg_i_11_n_1
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.938 r  counter_reg[0]_i_49/CO[0]
                         net (fo=20, routed)          0.745    21.682    counter_reg[0]_i_49_n_4
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.373    22.055 r  counter[0]_i_47/O
                         net (fo=1, routed)           0.000    22.055    tmpDispClk4[5]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.587 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.587    counter_reg[0]_i_14_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.701    counter_reg[0]_i_4_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.035 f  counter_reg[0]_i_6/O[1]
                         net (fo=2, routed)           0.707    23.743    data0[14]
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.303    24.046 f  counter[0]_i_7/O
                         net (fo=1, routed)           0.416    24.461    counter[0]_i_7_n_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    24.585 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.691    25.276    tmpDispClk
    SLICE_X35Y51         FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -25.276    
  -------------------------------------------------------------------
                         slack                                -10.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDSLave/d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.249ns (17.247%)  route 1.195ns (82.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.599     1.483    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.687 r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=2, routed)           0.538     2.225    MemorySlave/Memory/BRAM/MemReg[2]
    SLICE_X48Y56         LUT6 (Prop_lut6_I3_O)        0.045     2.270 r  MemorySlave/Memory/BRAM/IR_reg[2]_i_1/O
                         net (fo=3, routed)           0.657     2.926    SSDSLave/D[2]
    SLICE_X58Y56         FDRE                                         r  SSDSLave/d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.343     1.757    clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.813 r  clockDisp_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.050    clockDisp
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.079 r  clockDisp_BUFG_inst/O
                         net (fo=34, routed)          0.861     2.941    SSDSLave/clockDisp_BUFG
    SLICE_X58Y56         FDRE                                         r  SSDSLave/d_reg[2]/C
                         clock pessimism             -0.188     2.753    
    SLICE_X58Y56         FDRE (Hold_fdre_C_D)         0.070     2.823    SSDSLave/d_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.275%)  route 0.237ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    MemorySlave/clk_IBUF_BUFG
    SLICE_X51Y61         FDSE                                         r  MemorySlave/MemInputAd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  MemorySlave/MemInputAd_reg[10]/Q
                         net (fo=2, routed)           0.237     1.823    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y12         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.704    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.275%)  route 0.237ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    MemorySlave/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  MemorySlave/MemInputAd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MemorySlave/MemInputAd_reg[12]/Q
                         net (fo=2, routed)           0.237     1.823    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y12         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.704    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.275%)  route 0.237ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    MemorySlave/clk_IBUF_BUFG
    SLICE_X51Y60         FDSE                                         r  MemorySlave/MemInputAd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  MemorySlave/MemInputAd_reg[5]/Q
                         net (fo=2, routed)           0.237     1.823    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y12         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.704    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDSLave/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.249ns (17.093%)  route 1.208ns (82.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.599     1.483    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.687 r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=2, routed)           0.417     2.104    MemorySlave/Memory/BRAM/MemReg[4]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.045     2.149 r  MemorySlave/Memory/BRAM/IR_reg[4]_i_1/O
                         net (fo=3, routed)           0.791     2.939    SSDSLave/D[4]
    SLICE_X58Y56         FDRE                                         r  SSDSLave/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.343     1.757    clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.813 r  clockDisp_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.050    clockDisp
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.079 r  clockDisp_BUFG_inst/O
                         net (fo=34, routed)          0.861     2.941    SSDSLave/clockDisp_BUFG
    SLICE_X58Y56         FDRE                                         r  SSDSLave/c_reg[0]/C
                         clock pessimism             -0.188     2.753    
    SLICE_X58Y56         FDRE (Hold_fdre_C_D)         0.066     2.819    SSDSLave/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MasterInterfaceSwitch/hwdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlaveInterfaceLed/dataToReturn_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.801%)  route 0.317ns (69.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.596     1.479    MasterInterfaceSwitch/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  MasterInterfaceSwitch/hwdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  MasterInterfaceSwitch/hwdata_reg[15]/Q
                         net (fo=4, routed)           0.317     1.937    SlaveInterfaceLed/D[15]
    SLICE_X64Y57         FDRE                                         r  SlaveInterfaceLed/dataToReturn_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.862     1.990    SlaveInterfaceLed/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  SlaveInterfaceLed/dataToReturn_reg[15]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X64Y57         FDRE (Hold_fdre_C_D)         0.063     1.809    SlaveInterfaceLed/dataToReturn_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDSLave/a_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.294ns (19.677%)  route 1.200ns (80.323%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.599     1.483    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.204     1.687 r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=3, routed)           0.714     2.401    MemorySlave/Memory/BRAM/MemReg[14]
    SLICE_X54Y57         LUT6 (Prop_lut6_I5_O)        0.045     2.446 r  MemorySlave/Memory/BRAM/IR_reg[14]_i_3/O
                         net (fo=2, routed)           0.486     2.932    MemorySlave/Memory/BRAM/IR_reg[14]_i_3_n_1
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.045     2.977 r  MemorySlave/Memory/BRAM/a[2]_i_2/O
                         net (fo=1, routed)           0.000     2.977    SSDSLave/hwdata_reg[14]
    SLICE_X54Y57         FDSE                                         r  SSDSLave/a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.343     1.757    clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.813 r  clockDisp_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.050    clockDisp
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.079 r  clockDisp_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.913    SSDSLave/clockDisp_BUFG
    SLICE_X54Y57         FDSE                                         r  SSDSLave/a_reg[2]/C
                         clock pessimism             -0.188     2.725    
    SLICE_X54Y57         FDSE (Hold_fdse_C_D)         0.120     2.845    SSDSLave/a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.147%)  route 0.249ns (63.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    MemorySlave/clk_IBUF_BUFG
    SLICE_X51Y60         FDRE                                         r  MemorySlave/MemInputAd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MemorySlave/MemInputAd_reg[3]/Q
                         net (fo=2, routed)           0.249     1.835    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y12         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.704    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDSLave/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.249ns (16.886%)  route 1.226ns (83.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.599     1.483    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.687 r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=2, routed)           0.419     2.105    MemorySlave/Memory/BRAM/MemReg[5]
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.045     2.150 r  MemorySlave/Memory/BRAM/IR_reg[5]_i_1/O
                         net (fo=3, routed)           0.807     2.957    SSDSLave/D[5]
    SLICE_X58Y57         FDRE                                         r  SSDSLave/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.343     1.757    clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.813 r  clockDisp_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     2.050    clockDisp
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.079 r  clockDisp_BUFG_inst/O
                         net (fo=34, routed)          0.860     2.940    SSDSLave/clockDisp_BUFG
    SLICE_X58Y57         FDRE                                         r  SSDSLave/c_reg[1]/C
                         clock pessimism             -0.188     2.752    
    SLICE_X58Y57         FDRE (Hold_fdre_C_D)         0.070     2.822    SSDSLave/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.822    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.465%)  route 0.223ns (63.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    MemorySlave/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  MemorySlave/MemInputAd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  MemorySlave/MemInputAd_reg[2]/Q
                         net (fo=2, routed)           0.223     1.796    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y12         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     1.650    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12   MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12   MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  clockDisp_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  procClk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y48   MasterInterfaceSwitch/htrans_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y42   MasterInterfaceSwitch/hwdata_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y47   MasterInterfaceSwitch/hwdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y57   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y57   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y57   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y57   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y58   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y58   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y58   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y58   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y57   ProcessorMaster/Processor/CONTROL/FSM/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y57   ProcessorMaster/Processor/CONTROL/FSM/count2_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y48   MasterInterfaceSwitch/htrans_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y47   MasterInterfaceSwitch/hwdata_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y46   MasterInterfaceSwitch/hwdata_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y45   MasterInterfaceSwitch/hwdata_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y45   MasterInterfaceSwitch/hwdata_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y45   MasterInterfaceSwitch/hwdata_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y48   MasterInterfaceSwitch/hwdata_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y45   MasterInterfaceSwitch/hwdata_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y48   MasterInterfaceSwitch/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y48   MasterInterfaceSwitch/state_reg[1]/C



