Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_fsm_div_behav xil_defaultlib.test_top_fsm_div xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLOCK_ENABLE' [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/top_fsm_div.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLOCK_ENABLE' [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/top_fsm_div.v:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
