
SAMD51.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004b58  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000017c  20000000  00004b58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  0002017c  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  0002017c  2**0
                  CONTENTS
  4 .bss          000016b4  20000180  00004ce0  00020180  2**4
                  ALLOC
  5 .stack        00010004  20001834  00006394  00020180  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000201aa  2**0
                  CONTENTS, READONLY
  8 .debug_info   00050661  00000000  00000000  00020203  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000079e2  00000000  00000000  00070864  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00017d8d  00000000  00000000  00078246  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001860  00000000  00000000  0008ffd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001da8  00000000  00000000  00091833  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00016621  00000000  00000000  000935db  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00027787  00000000  00000000  000a9bfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    001064aa  00000000  00000000  000d1383  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004188  00000000  00000000  001d7830  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
TickType_t xTicksToWait = pdMS_TO_TICKS(6100);
char printBuff[50];


void ModemTask( void *ModemTaskParam)
{
       0:	38 18 01 20 05 0d 00 00 01 0d 00 00 01 0d 00 00     8.. ............
        if( uxQueueMessagesWaiting( xDataQueue ) != 0 )
        {
            SerialDebugPrint((uint8_t*)"Modem Task Queue should have been empty.\r\n",43);
        }
        
        xQueueReceiveStatus = xQueueReceive( xDataQueue, &ReceivedMsg, xTicksToWait );
      10:	01 0d 00 00 01 0d 00 00 01 0d 00 00 00 00 00 00     ................
	...
        if( uxQueueMessagesWaiting( xDataQueue ) != 0 )
      2c:	b1 2d 00 00 01 0d 00 00 00 00 00 00 e1 2d 00 00     .-...........-..
            SerialDebugPrint((uint8_t*)"Modem Task Queue should have been empty.\r\n",43);
      3c:	45 2e 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     E...............
        
        if(xQueueReceiveStatus == pdPASS)
        {
            sprintf(printBuff,"Received ADC Value is %d\r\n",ReceivedMsg.AdcReading);
            SerialDebugPrint((uint8_t*)printBuff,sizeof(printBuff)); 
      4c:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
      5c:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
      6c:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
      7c:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
      8c:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
      9c:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
      ac:	01 0d 00 00 01 0d 00 00 71 20 00 00 85 20 00 00     ........q ... ..
      bc:	01 1e 00 00 0d 1e 00 00 19 1e 00 00 25 1e 00 00     ............%...
      cc:	31 1e 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     1...............
      dc:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
      ec:	01 0d 00 00 00 00 00 00 79 21 00 00 01 0d 00 00     ........y!......
      fc:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
     10c:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
     11c:	01 0d 00 00 01 0d 00 00 01 0d 00 00 15 06 00 00     ................
     12c:	59 06 00 00 a5 06 00 00 01 0d 00 00 01 0d 00 00     Y...............
     13c:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
     14c:	01 0d 00 00 a1 0c 00 00 01 0d 00 00 00 00 00 00     ................
	...
     180:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
     190:	00 00 00 00 09 27 00 00 01 0d 00 00 01 0d 00 00     .....'..........
     1a0:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
     1b0:	1d 27 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     .'..............
     1c0:	01 0d 00 00 31 27 00 00 01 0d 00 00 01 0d 00 00     ....1'..........
     1d0:	01 0d 00 00 45 27 00 00 01 0d 00 00 01 0d 00 00     ....E'..........
     1e0:	59 27 00 00 01 0d 00 00 01 0d 00 00 4d 2c 00 00     Y'..........M,..
     1f0:	61 2c 00 00 75 2c 00 00 89 2c 00 00 9d 2c 00 00     a,..u,...,...,..
     200:	b1 2c 00 00 00 00 00 00 00 00 00 00 01 0d 00 00     .,..............
     210:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
     220:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
     230:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
     240:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
     250:	01 0d 00 00 01 0d 00 00 01 0d 00 00 01 0d 00 00     ................
     260:	00 00 00 00                                         ....

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	20000180 	.word	0x20000180
     280:	00000000 	.word	0x00000000
     284:	00004b58 	.word	0x00004b58

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00004b58 	.word	0x00004b58
     2c4:	20000184 	.word	0x20000184
     2c8:	00004b58 	.word	0x00004b58
     2cc:	00000000 	.word	0x00000000

000002d0 <defaultFunctionPointer>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void defaultFunctionPointer(uint8_t* response, uint8_t length)
{
     2d0:	4770      	bx	lr
	...

000002d4 <mdmParser_SendCommandToModem>:
{
     2d4:	b570      	push	{r4, r5, r6, lr}
     2d6:	4604      	mov	r4, r0
	mdmCtrlr_FlushRxBuffer();
     2d8:	4b0e      	ldr	r3, [pc, #56]	; (314 <mdmParser_SendCommandToModem+0x40>)
     2da:	4798      	blx	r3
	SerialDebugPrint(ModemCmdData[atCmd].AtString,ModemCmdData[atCmd].CmdLength);
     2dc:	4b0e      	ldr	r3, [pc, #56]	; (318 <mdmParser_SendCommandToModem+0x44>)
     2de:	00a2      	lsls	r2, r4, #2
     2e0:	1911      	adds	r1, r2, r4
     2e2:	eb03 0181 	add.w	r1, r3, r1, lsl #2
     2e6:	684d      	ldr	r5, [r1, #4]
     2e8:	7a0e      	ldrb	r6, [r1, #8]
     2ea:	4631      	mov	r1, r6
     2ec:	4628      	mov	r0, r5
     2ee:	4b0b      	ldr	r3, [pc, #44]	; (31c <mdmParser_SendCommandToModem+0x48>)
     2f0:	4798      	blx	r3
	DEBUG_PRINT("\r\n");
     2f2:	480b      	ldr	r0, [pc, #44]	; (320 <mdmParser_SendCommandToModem+0x4c>)
     2f4:	4b0b      	ldr	r3, [pc, #44]	; (324 <mdmParser_SendCommandToModem+0x50>)
     2f6:	4798      	blx	r3
	mdmCtrlr_SendDataToModem(ModemCmdData[atCmd].AtString,ModemCmdData[atCmd].CmdLength);
     2f8:	4631      	mov	r1, r6
     2fa:	4628      	mov	r0, r5
     2fc:	4b0a      	ldr	r3, [pc, #40]	; (328 <mdmParser_SendCommandToModem+0x54>)
     2fe:	4798      	blx	r3
	lastSendATCommand = atCmd;
     300:	4b0a      	ldr	r3, [pc, #40]	; (32c <mdmParser_SendCommandToModem+0x58>)
     302:	701c      	strb	r4, [r3, #0]
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmParser_SetLastCmdProcessed(bool status)
{
	isPrevCmdRespProcessed = status;
     304:	2200      	movs	r2, #0
     306:	705a      	strb	r2, [r3, #1]
	delay_ms(1000);
     308:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     30c:	4b08      	ldr	r3, [pc, #32]	; (330 <mdmParser_SendCommandToModem+0x5c>)
     30e:	4798      	blx	r3
     310:	bd70      	pop	{r4, r5, r6, pc}
     312:	bf00      	nop
     314:	00000759 	.word	0x00000759
     318:	00003a20 	.word	0x00003a20
     31c:	00000c0d 	.word	0x00000c0d
     320:	000043fc 	.word	0x000043fc
     324:	00000c51 	.word	0x00000c51
     328:	000006d9 	.word	0x000006d9
     32c:	20000000 	.word	0x20000000
     330:	00001625 	.word	0x00001625

00000334 <mdmParser_ProcessModemResponse>:
	MODEM_CMD_DATA cmdData = ModemCmdData[lastSendATCommand];
     334:	4b2b      	ldr	r3, [pc, #172]	; (3e4 <mdmParser_ProcessModemResponse+0xb0>)
     336:	781b      	ldrb	r3, [r3, #0]
	if(lastSendATCommand != CMD_AT_MAX)
     338:	2b18      	cmp	r3, #24
     33a:	d052      	beq.n	3e2 <mdmParser_ProcessModemResponse+0xae>
{
     33c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	MODEM_CMD_DATA cmdData = ModemCmdData[lastSendATCommand];
     340:	4929      	ldr	r1, [pc, #164]	; (3e8 <mdmParser_ProcessModemResponse+0xb4>)
     342:	eb03 0383 	add.w	r3, r3, r3, lsl #2
     346:	009b      	lsls	r3, r3, #2
     348:	18ca      	adds	r2, r1, r3
     34a:	5ccd      	ldrb	r5, [r1, r3]
     34c:	7a54      	ldrb	r4, [r2, #9]
     34e:	68d6      	ldr	r6, [r2, #12]
	MODEM_CMD_DATA cmdData = ModemCmdData[cmd];
     350:	f8d2 8004 	ldr.w	r8, [r2, #4]
     354:	7a17      	ldrb	r7, [r2, #8]
	readStatus = mdmCtrlr_ReadResponseFromModem(dataBuffer,cmdData.ResponseLength);
     356:	7c11      	ldrb	r1, [r2, #16]
     358:	4824      	ldr	r0, [pc, #144]	; (3ec <mdmParser_ProcessModemResponse+0xb8>)
     35a:	4b25      	ldr	r3, [pc, #148]	; (3f0 <mdmParser_ProcessModemResponse+0xbc>)
     35c:	4798      	blx	r3
	if(readStatus != false)
     35e:	b378      	cbz	r0, 3c0 <mdmParser_ProcessModemResponse+0x8c>
		if(VERIFIED_EQUAL == strncmp(cmdData.AtString, dataBuffer, cmdData.CmdLength))
     360:	463a      	mov	r2, r7
     362:	4922      	ldr	r1, [pc, #136]	; (3ec <mdmParser_ProcessModemResponse+0xb8>)
     364:	4640      	mov	r0, r8
     366:	4b23      	ldr	r3, [pc, #140]	; (3f4 <mdmParser_ProcessModemResponse+0xc0>)
     368:	4798      	blx	r3
     36a:	bb20      	cbnz	r0, 3b6 <mdmParser_ProcessModemResponse+0x82>
			while(parseCnt < cmdData.validDataCnt)
     36c:	b30c      	cbz	r4, 3b2 <mdmParser_ProcessModemResponse+0x7e>
     36e:	1cb9      	adds	r1, r7, #2
     370:	b2c9      	uxtb	r1, r1
     372:	481e      	ldr	r0, [pc, #120]	; (3ec <mdmParser_ProcessModemResponse+0xb8>)
     374:	1e4b      	subs	r3, r1, #1
     376:	4403      	add	r3, r0
     378:	f200 22bb 	addw	r2, r0, #699	; 0x2bb
     37c:	1e67      	subs	r7, r4, #1
     37e:	fa51 f187 	uxtab	r1, r1, r7
     382:	4408      	add	r0, r1
				response[parseCnt] = dataBuffer[dataStartIndex + parseCnt];
     384:	f813 1f01 	ldrb.w	r1, [r3, #1]!
     388:	f802 1f01 	strb.w	r1, [r2, #1]!
			while(parseCnt < cmdData.validDataCnt)
     38c:	4283      	cmp	r3, r0
     38e:	d1f9      	bne.n	384 <mdmParser_ProcessModemResponse+0x50>
				parseCnt++;
     390:	4622      	mov	r2, r4
			response[parseCnt] = '\0';
     392:	4b16      	ldr	r3, [pc, #88]	; (3ec <mdmParser_ProcessModemResponse+0xb8>)
     394:	4413      	add	r3, r2
     396:	2200      	movs	r2, #0
     398:	f883 22bc 	strb.w	r2, [r3, #700]	; 0x2bc
	mdmCtrlr_FlushRxBuffer();
     39c:	4b16      	ldr	r3, [pc, #88]	; (3f8 <mdmParser_ProcessModemResponse+0xc4>)
     39e:	4798      	blx	r3
			if(lastSendATCommand == cmdData.AtCmd)
     3a0:	4b10      	ldr	r3, [pc, #64]	; (3e4 <mdmParser_ProcessModemResponse+0xb0>)
     3a2:	781b      	ldrb	r3, [r3, #0]
     3a4:	42ab      	cmp	r3, r5
     3a6:	d015      	beq.n	3d4 <mdmParser_ProcessModemResponse+0xa0>
		lastSendATCommand = CMD_AT_MAX;
     3a8:	2218      	movs	r2, #24
     3aa:	4b0e      	ldr	r3, [pc, #56]	; (3e4 <mdmParser_ProcessModemResponse+0xb0>)
     3ac:	701a      	strb	r2, [r3, #0]
}
     3ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			while(parseCnt < cmdData.validDataCnt)
     3b2:	2200      	movs	r2, #0
     3b4:	e7ed      	b.n	392 <mdmParser_ProcessModemResponse+0x5e>
			SerialDebugPrint("Failed to verify the command string\r\n",40);
     3b6:	2128      	movs	r1, #40	; 0x28
     3b8:	4810      	ldr	r0, [pc, #64]	; (3fc <mdmParser_ProcessModemResponse+0xc8>)
     3ba:	4b11      	ldr	r3, [pc, #68]	; (400 <mdmParser_ProcessModemResponse+0xcc>)
     3bc:	4798      	blx	r3
     3be:	e003      	b.n	3c8 <mdmParser_ProcessModemResponse+0x94>
		SerialDebugPrint("Read from modem controller is failed\r\n",40);
     3c0:	2128      	movs	r1, #40	; 0x28
     3c2:	4810      	ldr	r0, [pc, #64]	; (404 <mdmParser_ProcessModemResponse+0xd0>)
     3c4:	4b0e      	ldr	r3, [pc, #56]	; (400 <mdmParser_ProcessModemResponse+0xcc>)
     3c6:	4798      	blx	r3
	mdmCtrlr_FlushRxBuffer();
     3c8:	4b0b      	ldr	r3, [pc, #44]	; (3f8 <mdmParser_ProcessModemResponse+0xc4>)
     3ca:	4798      	blx	r3
			DEBUG_PRINT("Expected modem response is not received");
     3cc:	480e      	ldr	r0, [pc, #56]	; (408 <mdmParser_ProcessModemResponse+0xd4>)
     3ce:	4b0f      	ldr	r3, [pc, #60]	; (40c <mdmParser_ProcessModemResponse+0xd8>)
     3d0:	4798      	blx	r3
     3d2:	e7e9      	b.n	3a8 <mdmParser_ProcessModemResponse+0x74>
				cmdData.respHandler(responseDataBuffer,cmdData.validDataCnt);
     3d4:	4621      	mov	r1, r4
     3d6:	480e      	ldr	r0, [pc, #56]	; (410 <mdmParser_ProcessModemResponse+0xdc>)
     3d8:	47b0      	blx	r6
	isPrevCmdRespProcessed = status;
     3da:	2201      	movs	r2, #1
     3dc:	4b01      	ldr	r3, [pc, #4]	; (3e4 <mdmParser_ProcessModemResponse+0xb0>)
     3de:	705a      	strb	r2, [r3, #1]
     3e0:	e7e2      	b.n	3a8 <mdmParser_ProcessModemResponse+0x74>
     3e2:	4770      	bx	lr
     3e4:	20000000 	.word	0x20000000
     3e8:	00003a20 	.word	0x00003a20
     3ec:	2000019c 	.word	0x2000019c
     3f0:	00000701 	.word	0x00000701
     3f4:	00003305 	.word	0x00003305
     3f8:	00000759 	.word	0x00000759
     3fc:	00003ed0 	.word	0x00003ed0
     400:	00000c0d 	.word	0x00000c0d
     404:	00003ef8 	.word	0x00003ef8
     408:	00003f20 	.word	0x00003f20
     40c:	00000c51 	.word	0x00000c51
     410:	20000458 	.word	0x20000458

00000414 <mdmParser_SetLastCmdProcessed>:
     414:	4b01      	ldr	r3, [pc, #4]	; (41c <mdmParser_SetLastCmdProcessed+0x8>)
     416:	7058      	strb	r0, [r3, #1]
     418:	4770      	bx	lr
     41a:	bf00      	nop
     41c:	20000000 	.word	0x20000000

00000420 <mdmParser_SetKhttpHeaderString>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmParser_SetKhttpHeaderString(uint8_t* sessionID)
{
     420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	switch (*sessionID)
     422:	7803      	ldrb	r3, [r0, #0]
     424:	3b31      	subs	r3, #49	; 0x31
     426:	2b07      	cmp	r3, #7
     428:	d875      	bhi.n	516 <mdmParser_SetKhttpHeaderString+0xf6>
     42a:	e8df f003 	tbb	[pc, r3]
     42e:	3504      	.short	0x3504
     430:	5950473e 	.word	0x5950473e
     434:	6b62      	.short	0x6b62
	{
		case 49:
		{
			kHttpHeaderString[15] = '1';
     436:	4b3a      	ldr	r3, [pc, #232]	; (520 <mdmParser_SetKhttpHeaderString+0x100>)
     438:	2231      	movs	r2, #49	; 0x31
     43a:	74da      	strb	r2, [r3, #19]
			kHttpGetString[12] = '1';
     43c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			DEBUG_PRINT("Session ID - 1");
     440:	4838      	ldr	r0, [pc, #224]	; (524 <mdmParser_SetKhttpHeaderString+0x104>)
     442:	4b39      	ldr	r3, [pc, #228]	; (528 <mdmParser_SetKhttpHeaderString+0x108>)
     444:	4798      	blx	r3
			DEBUG_PRINT("Session ID value exceeds the max value");
		}
		break;
	}

	DEBUG_PRINT("KHTTP HEADER String is ");
     446:	4839      	ldr	r0, [pc, #228]	; (52c <mdmParser_SetKhttpHeaderString+0x10c>)
     448:	4c37      	ldr	r4, [pc, #220]	; (528 <mdmParser_SetKhttpHeaderString+0x108>)
     44a:	47a0      	blx	r4
	SerialDebugPrint(kHttpHeaderString,17);
     44c:	4d34      	ldr	r5, [pc, #208]	; (520 <mdmParser_SetKhttpHeaderString+0x100>)
     44e:	2111      	movs	r1, #17
     450:	1d28      	adds	r0, r5, #4
     452:	4b37      	ldr	r3, [pc, #220]	; (530 <mdmParser_SetKhttpHeaderString+0x110>)
     454:	4798      	blx	r3
	DEBUG_PRINT("\r\n");
     456:	4837      	ldr	r0, [pc, #220]	; (534 <mdmParser_SetKhttpHeaderString+0x114>)
     458:	47a0      	blx	r4

	strncpy(kHttpGetCompleteData,kHttpGetString,15);
     45a:	4c37      	ldr	r4, [pc, #220]	; (538 <mdmParser_SetKhttpHeaderString+0x118>)
     45c:	220f      	movs	r2, #15
     45e:	f105 0118 	add.w	r1, r5, #24
     462:	4620      	mov	r0, r4
     464:	4b35      	ldr	r3, [pc, #212]	; (53c <mdmParser_SetKhttpHeaderString+0x11c>)
     466:	4798      	blx	r3
	strncat(kHttpGetCompleteData,"\"?i=359998070228764&d=A1Y52XA2Y36&b=42&s=2\"\r",44);
     468:	4620      	mov	r0, r4
     46a:	4b35      	ldr	r3, [pc, #212]	; (540 <mdmParser_SetKhttpHeaderString+0x120>)
     46c:	4798      	blx	r3
     46e:	4d35      	ldr	r5, [pc, #212]	; (544 <mdmParser_SetKhttpHeaderString+0x124>)
     470:	4404      	add	r4, r0
     472:	f105 0720 	add.w	r7, r5, #32
     476:	462e      	mov	r6, r5
     478:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
     47a:	6020      	str	r0, [r4, #0]
     47c:	6061      	str	r1, [r4, #4]
     47e:	60a2      	str	r2, [r4, #8]
     480:	60e3      	str	r3, [r4, #12]
     482:	4635      	mov	r5, r6
     484:	3410      	adds	r4, #16
     486:	42be      	cmp	r6, r7
     488:	d1f5      	bne.n	476 <mdmParser_SetKhttpHeaderString+0x56>
     48a:	cd07      	ldmia	r5!, {r0, r1, r2}
     48c:	6020      	str	r0, [r4, #0]
     48e:	6061      	str	r1, [r4, #4]
     490:	60a2      	str	r2, [r4, #8]
     492:	782b      	ldrb	r3, [r5, #0]
     494:	7323      	strb	r3, [r4, #12]
     496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			kHttpHeaderString[15] = '2';
     498:	4b21      	ldr	r3, [pc, #132]	; (520 <mdmParser_SetKhttpHeaderString+0x100>)
     49a:	2232      	movs	r2, #50	; 0x32
     49c:	74da      	strb	r2, [r3, #19]
			kHttpGetString[12] = '2';
     49e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			DEBUG_PRINT("Session ID - 2");
     4a2:	4829      	ldr	r0, [pc, #164]	; (548 <mdmParser_SetKhttpHeaderString+0x128>)
     4a4:	4b20      	ldr	r3, [pc, #128]	; (528 <mdmParser_SetKhttpHeaderString+0x108>)
     4a6:	4798      	blx	r3
		break;
     4a8:	e7cd      	b.n	446 <mdmParser_SetKhttpHeaderString+0x26>
			kHttpHeaderString[15] = '3';
     4aa:	4b1d      	ldr	r3, [pc, #116]	; (520 <mdmParser_SetKhttpHeaderString+0x100>)
     4ac:	2233      	movs	r2, #51	; 0x33
     4ae:	74da      	strb	r2, [r3, #19]
			kHttpGetString[12] = '3';
     4b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			DEBUG_PRINT("Session ID - 3");
     4b4:	4825      	ldr	r0, [pc, #148]	; (54c <mdmParser_SetKhttpHeaderString+0x12c>)
     4b6:	4b1c      	ldr	r3, [pc, #112]	; (528 <mdmParser_SetKhttpHeaderString+0x108>)
     4b8:	4798      	blx	r3
		break;
     4ba:	e7c4      	b.n	446 <mdmParser_SetKhttpHeaderString+0x26>
			kHttpHeaderString[15] = '4';
     4bc:	4b18      	ldr	r3, [pc, #96]	; (520 <mdmParser_SetKhttpHeaderString+0x100>)
     4be:	2234      	movs	r2, #52	; 0x34
     4c0:	74da      	strb	r2, [r3, #19]
			kHttpGetString[12] = '4';
     4c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			DEBUG_PRINT("Session ID - 4");
     4c6:	4822      	ldr	r0, [pc, #136]	; (550 <mdmParser_SetKhttpHeaderString+0x130>)
     4c8:	4b17      	ldr	r3, [pc, #92]	; (528 <mdmParser_SetKhttpHeaderString+0x108>)
     4ca:	4798      	blx	r3
		break;
     4cc:	e7bb      	b.n	446 <mdmParser_SetKhttpHeaderString+0x26>
			kHttpHeaderString[15] = '5';
     4ce:	4b14      	ldr	r3, [pc, #80]	; (520 <mdmParser_SetKhttpHeaderString+0x100>)
     4d0:	2235      	movs	r2, #53	; 0x35
     4d2:	74da      	strb	r2, [r3, #19]
			kHttpGetString[12] = '5';
     4d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			DEBUG_PRINT("Session ID - 5");
     4d8:	481e      	ldr	r0, [pc, #120]	; (554 <mdmParser_SetKhttpHeaderString+0x134>)
     4da:	4b13      	ldr	r3, [pc, #76]	; (528 <mdmParser_SetKhttpHeaderString+0x108>)
     4dc:	4798      	blx	r3
		break;
     4de:	e7b2      	b.n	446 <mdmParser_SetKhttpHeaderString+0x26>
			kHttpHeaderString[15] = '6';
     4e0:	4b0f      	ldr	r3, [pc, #60]	; (520 <mdmParser_SetKhttpHeaderString+0x100>)
     4e2:	2236      	movs	r2, #54	; 0x36
     4e4:	74da      	strb	r2, [r3, #19]
			kHttpGetString[12] = '6';
     4e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			DEBUG_PRINT("Session ID - 6");
     4ea:	481b      	ldr	r0, [pc, #108]	; (558 <mdmParser_SetKhttpHeaderString+0x138>)
     4ec:	4b0e      	ldr	r3, [pc, #56]	; (528 <mdmParser_SetKhttpHeaderString+0x108>)
     4ee:	4798      	blx	r3
		break;
     4f0:	e7a9      	b.n	446 <mdmParser_SetKhttpHeaderString+0x26>
			kHttpHeaderString[15] = '7';
     4f2:	4b0b      	ldr	r3, [pc, #44]	; (520 <mdmParser_SetKhttpHeaderString+0x100>)
     4f4:	2237      	movs	r2, #55	; 0x37
     4f6:	74da      	strb	r2, [r3, #19]
			kHttpGetString[12] = '7';
     4f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			DEBUG_PRINT("Session ID - 7");
     4fc:	4817      	ldr	r0, [pc, #92]	; (55c <mdmParser_SetKhttpHeaderString+0x13c>)
     4fe:	4b0a      	ldr	r3, [pc, #40]	; (528 <mdmParser_SetKhttpHeaderString+0x108>)
     500:	4798      	blx	r3
		break;
     502:	e7a0      	b.n	446 <mdmParser_SetKhttpHeaderString+0x26>
			kHttpHeaderString[15] = '8';
     504:	4b06      	ldr	r3, [pc, #24]	; (520 <mdmParser_SetKhttpHeaderString+0x100>)
     506:	2238      	movs	r2, #56	; 0x38
     508:	74da      	strb	r2, [r3, #19]
			kHttpGetString[12] = '8';
     50a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			DEBUG_PRINT("Session ID - 8");
     50e:	4814      	ldr	r0, [pc, #80]	; (560 <mdmParser_SetKhttpHeaderString+0x140>)
     510:	4b05      	ldr	r3, [pc, #20]	; (528 <mdmParser_SetKhttpHeaderString+0x108>)
     512:	4798      	blx	r3
		break;
     514:	e797      	b.n	446 <mdmParser_SetKhttpHeaderString+0x26>
			DEBUG_PRINT("Session ID value exceeds the max value");
     516:	4813      	ldr	r0, [pc, #76]	; (564 <mdmParser_SetKhttpHeaderString+0x144>)
     518:	4b03      	ldr	r3, [pc, #12]	; (528 <mdmParser_SetKhttpHeaderString+0x108>)
     51a:	4798      	blx	r3
		break;
     51c:	e793      	b.n	446 <mdmParser_SetKhttpHeaderString+0x26>
     51e:	bf00      	nop
     520:	20000000 	.word	0x20000000
     524:	00003f48 	.word	0x00003f48
     528:	00000c51 	.word	0x00000c51
     52c:	00003ff0 	.word	0x00003ff0
     530:	00000c0d 	.word	0x00000c0d
     534:	000043fc 	.word	0x000043fc
     538:	20000714 	.word	0x20000714
     53c:	00003329 	.word	0x00003329
     540:	000032f5 	.word	0x000032f5
     544:	00004008 	.word	0x00004008
     548:	00003f58 	.word	0x00003f58
     54c:	00003f68 	.word	0x00003f68
     550:	00003f78 	.word	0x00003f78
     554:	00003f88 	.word	0x00003f88
     558:	00003f98 	.word	0x00003f98
     55c:	00003fa8 	.word	0x00003fa8
     560:	00003fb8 	.word	0x00003fb8
     564:	00003fc8 	.word	0x00003fc8

00000568 <mdmCtrlr_DataCommInit>:
**
** Description:        Initializes the SERCOM3 UART Module for Modem Data.
**
**===========================================================================*/
void mdmCtrlr_DataCommInit(void)
{
     568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t initStatus;
	
	initStatus = _usart_async_init(&MODEM_DATA,SERCOM3);
     56a:	491e      	ldr	r1, [pc, #120]	; (5e4 <mdmCtrlr_DataCommInit+0x7c>)
     56c:	481e      	ldr	r0, [pc, #120]	; (5e8 <mdmCtrlr_DataCommInit+0x80>)
     56e:	4b1f      	ldr	r3, [pc, #124]	; (5ec <mdmCtrlr_DataCommInit+0x84>)
     570:	4798      	blx	r3
	
	if(initStatus == ERR_NONE)
     572:	b180      	cbz	r0, 596 <mdmCtrlr_DataCommInit+0x2e>
		sprintf(printBuff,"MODEM DATA UART (SERCOM3) initialized\r\n");
		SerialDebugPrint(printBuff,sizeof(printBuff));
	}
	else
	{
		sprintf(printBuff,"SERCOM3 not initialized\r\n");
     574:	4d1e      	ldr	r5, [pc, #120]	; (5f0 <mdmCtrlr_DataCommInit+0x88>)
     576:	4c1f      	ldr	r4, [pc, #124]	; (5f4 <mdmCtrlr_DataCommInit+0x8c>)
     578:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
     57a:	6028      	str	r0, [r5, #0]
     57c:	6069      	str	r1, [r5, #4]
     57e:	60aa      	str	r2, [r5, #8]
     580:	60eb      	str	r3, [r5, #12]
     582:	cc03      	ldmia	r4!, {r0, r1}
     584:	6128      	str	r0, [r5, #16]
     586:	6169      	str	r1, [r5, #20]
     588:	8823      	ldrh	r3, [r4, #0]
     58a:	832b      	strh	r3, [r5, #24]
		SerialDebugPrint(printBuff,sizeof(printBuff));
     58c:	2128      	movs	r1, #40	; 0x28
     58e:	4628      	mov	r0, r5
     590:	4b19      	ldr	r3, [pc, #100]	; (5f8 <mdmCtrlr_DataCommInit+0x90>)
     592:	4798      	blx	r3
     594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		initStatus = ringbuffer_init(&RxRingBuffer, ModemRxDatabuffer, SIZE_MODEM_RX_DATA_BUF);
     596:	f44f 6200 	mov.w	r2, #2048	; 0x800
     59a:	4918      	ldr	r1, [pc, #96]	; (5fc <mdmCtrlr_DataCommInit+0x94>)
     59c:	4818      	ldr	r0, [pc, #96]	; (600 <mdmCtrlr_DataCommInit+0x98>)
     59e:	4b19      	ldr	r3, [pc, #100]	; (604 <mdmCtrlr_DataCommInit+0x9c>)
     5a0:	4798      	blx	r3
	if(initStatus == ERR_NONE)
     5a2:	2800      	cmp	r0, #0
     5a4:	d1e6      	bne.n	574 <mdmCtrlr_DataCommInit+0xc>
		_usart_async_set_irq_state(&MODEM_DATA,USART_ASYNC_RX_DONE,true);
     5a6:	4c10      	ldr	r4, [pc, #64]	; (5e8 <mdmCtrlr_DataCommInit+0x80>)
     5a8:	2201      	movs	r2, #1
     5aa:	4611      	mov	r1, r2
     5ac:	4620      	mov	r0, r4
     5ae:	4b16      	ldr	r3, [pc, #88]	; (608 <mdmCtrlr_DataCommInit+0xa0>)
     5b0:	4798      	blx	r3
		_usart_async_enable(&MODEM_DATA);
     5b2:	4620      	mov	r0, r4
     5b4:	4b15      	ldr	r3, [pc, #84]	; (60c <mdmCtrlr_DataCommInit+0xa4>)
     5b6:	4798      	blx	r3
		sprintf(printBuff,"MODEM DATA UART (SERCOM3) initialized\r\n");
     5b8:	4c15      	ldr	r4, [pc, #84]	; (610 <mdmCtrlr_DataCommInit+0xa8>)
     5ba:	4d0d      	ldr	r5, [pc, #52]	; (5f0 <mdmCtrlr_DataCommInit+0x88>)
     5bc:	f104 0720 	add.w	r7, r4, #32
     5c0:	4626      	mov	r6, r4
     5c2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
     5c4:	6028      	str	r0, [r5, #0]
     5c6:	6069      	str	r1, [r5, #4]
     5c8:	60aa      	str	r2, [r5, #8]
     5ca:	60eb      	str	r3, [r5, #12]
     5cc:	4634      	mov	r4, r6
     5ce:	3510      	adds	r5, #16
     5d0:	42be      	cmp	r6, r7
     5d2:	d1f5      	bne.n	5c0 <mdmCtrlr_DataCommInit+0x58>
     5d4:	cc03      	ldmia	r4!, {r0, r1}
     5d6:	6028      	str	r0, [r5, #0]
     5d8:	6069      	str	r1, [r5, #4]
		SerialDebugPrint(printBuff,sizeof(printBuff));
     5da:	2128      	movs	r1, #40	; 0x28
     5dc:	4804      	ldr	r0, [pc, #16]	; (5f0 <mdmCtrlr_DataCommInit+0x88>)
     5de:	4b06      	ldr	r3, [pc, #24]	; (5f8 <mdmCtrlr_DataCommInit+0x90>)
     5e0:	4798      	blx	r3
     5e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     5e4:	41014000 	.word	0x41014000
     5e8:	20000028 	.word	0x20000028
     5ec:	000022f5 	.word	0x000022f5
     5f0:	20001628 	.word	0x20001628
     5f4:	000041e0 	.word	0x000041e0
     5f8:	00000c0d 	.word	0x00000c0d
     5fc:	20000e18 	.word	0x20000e18
     600:	20001618 	.word	0x20001618
     604:	000018e5 	.word	0x000018e5
     608:	00002391 	.word	0x00002391
     60c:	00002359 	.word	0x00002359
     610:	000041fc 	.word	0x000041fc

00000614 <SERCOM3_0_Handler>:
**
** Description:        DRE: TX Data Register Empty Interrupt
**
**===========================================================================*/
void SERCOM3_0_Handler( void )
{
     614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* DRE: TX Data Register Empty */
	sprintf(printBuff,"Modem Data Tx Data Reg Empty CallBack\r\n");
     616:	4c0c      	ldr	r4, [pc, #48]	; (648 <SERCOM3_0_Handler+0x34>)
     618:	4d0c      	ldr	r5, [pc, #48]	; (64c <SERCOM3_0_Handler+0x38>)
     61a:	f104 0720 	add.w	r7, r4, #32
     61e:	4626      	mov	r6, r4
     620:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
     622:	6028      	str	r0, [r5, #0]
     624:	6069      	str	r1, [r5, #4]
     626:	60aa      	str	r2, [r5, #8]
     628:	60eb      	str	r3, [r5, #12]
     62a:	4634      	mov	r4, r6
     62c:	3510      	adds	r5, #16
     62e:	42be      	cmp	r6, r7
     630:	d1f5      	bne.n	61e <SERCOM3_0_Handler+0xa>
     632:	cc03      	ldmia	r4!, {r0, r1}
     634:	6028      	str	r0, [r5, #0]
     636:	6069      	str	r1, [r5, #4]
	SerialDebugPrint(printBuff,sizeof(printBuff));
     638:	2128      	movs	r1, #40	; 0x28
     63a:	4804      	ldr	r0, [pc, #16]	; (64c <SERCOM3_0_Handler+0x38>)
     63c:	4b04      	ldr	r3, [pc, #16]	; (650 <SERCOM3_0_Handler+0x3c>)
     63e:	4798      	blx	r3
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
}

static inline void hri_sercomusart_clear_interrupt_DRE_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
     640:	2201      	movs	r2, #1
     642:	4b04      	ldr	r3, [pc, #16]	; (654 <SERCOM3_0_Handler+0x40>)
     644:	761a      	strb	r2, [r3, #24]
     646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     648:	00004224 	.word	0x00004224
     64c:	20001628 	.word	0x20001628
     650:	00000c0d 	.word	0x00000c0d
     654:	41014000 	.word	0x41014000

00000658 <SERCOM3_1_Handler>:
**
** Description:        TXC : Transmit Complete Interrupt
**
**===========================================================================*/
void SERCOM3_1_Handler(void )
{
     658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* TXC : Transmit Complete */
	sprintf(printBuff,"Modem Data Tx byte Complete Callback\r\n");
     65a:	4e0e      	ldr	r6, [pc, #56]	; (694 <SERCOM3_1_Handler+0x3c>)
     65c:	4c0e      	ldr	r4, [pc, #56]	; (698 <SERCOM3_1_Handler+0x40>)
     65e:	f106 0720 	add.w	r7, r6, #32
     662:	4635      	mov	r5, r6
     664:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
     666:	6020      	str	r0, [r4, #0]
     668:	6061      	str	r1, [r4, #4]
     66a:	60a2      	str	r2, [r4, #8]
     66c:	60e3      	str	r3, [r4, #12]
     66e:	462e      	mov	r6, r5
     670:	3410      	adds	r4, #16
     672:	42bd      	cmp	r5, r7
     674:	d1f5      	bne.n	662 <SERCOM3_1_Handler+0xa>
     676:	6828      	ldr	r0, [r5, #0]
     678:	6020      	str	r0, [r4, #0]
     67a:	88aa      	ldrh	r2, [r5, #4]
     67c:	79ab      	ldrb	r3, [r5, #6]
     67e:	80a2      	strh	r2, [r4, #4]
     680:	71a3      	strb	r3, [r4, #6]
	SerialDebugPrint(printBuff,sizeof(printBuff));
     682:	2128      	movs	r1, #40	; 0x28
     684:	4804      	ldr	r0, [pc, #16]	; (698 <SERCOM3_1_Handler+0x40>)
     686:	4b05      	ldr	r3, [pc, #20]	; (69c <SERCOM3_1_Handler+0x44>)
     688:	4798      	blx	r3
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
}

static inline void hri_sercomusart_clear_interrupt_TXC_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
     68a:	2202      	movs	r2, #2
     68c:	4b04      	ldr	r3, [pc, #16]	; (6a0 <SERCOM3_1_Handler+0x48>)
     68e:	761a      	strb	r2, [r3, #24]
     690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     692:	bf00      	nop
     694:	0000424c 	.word	0x0000424c
     698:	20001628 	.word	0x20001628
     69c:	00000c0d 	.word	0x00000c0d
     6a0:	41014000 	.word	0x41014000

000006a4 <SERCOM3_2_Handler>:
** Description:        RXC : Receive Complete Interrupt
**
**===========================================================================*/

void SERCOM3_2_Handler( void )
{
     6a4:	b538      	push	{r3, r4, r5, lr}
	uint8_t rcvdChar[2];
	uint8_t rxPrint[2];
	
	while (!_usart_async_is_byte_received(&MODEM_DATA));
     6a6:	4d07      	ldr	r5, [pc, #28]	; (6c4 <SERCOM3_2_Handler+0x20>)
     6a8:	4c07      	ldr	r4, [pc, #28]	; (6c8 <SERCOM3_2_Handler+0x24>)
     6aa:	4628      	mov	r0, r5
     6ac:	47a0      	blx	r4
     6ae:	2800      	cmp	r0, #0
     6b0:	d0fb      	beq.n	6aa <SERCOM3_2_Handler+0x6>
	rcvdChar[0] = _usart_async_read_byte(&MODEM_DATA);
     6b2:	4804      	ldr	r0, [pc, #16]	; (6c4 <SERCOM3_2_Handler+0x20>)
     6b4:	4b05      	ldr	r3, [pc, #20]	; (6cc <SERCOM3_2_Handler+0x28>)
     6b6:	4798      	blx	r3
	rcvdChar[1] = '\0';
	sprintf((char*)rxPrint,"%s",rcvdChar);
	SerialDebugPrint(rxPrint,sizeof(rxPrint));
#endif
	
	ringbuffer_put(&RxRingBuffer, rcvdChar[0]);
     6b8:	4601      	mov	r1, r0
     6ba:	4805      	ldr	r0, [pc, #20]	; (6d0 <SERCOM3_2_Handler+0x2c>)
     6bc:	4b05      	ldr	r3, [pc, #20]	; (6d4 <SERCOM3_2_Handler+0x30>)
     6be:	4798      	blx	r3
     6c0:	bd38      	pop	{r3, r4, r5, pc}
     6c2:	bf00      	nop
     6c4:	20000028 	.word	0x20000028
     6c8:	00002385 	.word	0x00002385
     6cc:	00002373 	.word	0x00002373
     6d0:	20001618 	.word	0x20001618
     6d4:	00001979 	.word	0x00001979

000006d8 <mdmCtrlr_SendDataToModem>:
**
** Description:        Transmits Data to Modem
**
**===========================================================================*/
uint32_t mdmCtrlr_SendDataToModem(const uint8_t *const TxData,const uint16_t length)
{
     6d8:	b570      	push	{r4, r5, r6, lr}
     6da:	4605      	mov	r5, r0
     6dc:	460e      	mov	r6, r1
	_usart_async_enable(&MODEM_DATA);
     6de:	4c05      	ldr	r4, [pc, #20]	; (6f4 <mdmCtrlr_SendDataToModem+0x1c>)
     6e0:	4620      	mov	r0, r4
     6e2:	4b05      	ldr	r3, [pc, #20]	; (6f8 <mdmCtrlr_SendDataToModem+0x20>)
     6e4:	4798      	blx	r3
	return usart_async_write(&MODEM_DATA, TxData, length);
     6e6:	4632      	mov	r2, r6
     6e8:	4629      	mov	r1, r5
     6ea:	4620      	mov	r0, r4
     6ec:	4b03      	ldr	r3, [pc, #12]	; (6fc <mdmCtrlr_SendDataToModem+0x24>)
     6ee:	4798      	blx	r3
}
     6f0:	bd70      	pop	{r4, r5, r6, pc}
     6f2:	bf00      	nop
     6f4:	20000028 	.word	0x20000028
     6f8:	00002359 	.word	0x00002359
     6fc:	00000b89 	.word	0x00000b89

00000700 <mdmCtrlr_ReadResponseFromModem>:
**
** Description:        Transmits Data to Modem
**
**===========================================================================*/
bool mdmCtrlr_ReadResponseFromModem(uint8_t *const buf, const uint16_t length)
{
     700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     704:	b082      	sub	sp, #8
     706:	4606      	mov	r6, r0
     708:	460d      	mov	r5, r1
	bool status = false;
	
	uint8_t readCnt = 0;
	if (ringbuffer_num(&RxRingBuffer) >= length)
     70a:	480e      	ldr	r0, [pc, #56]	; (744 <mdmCtrlr_ReadResponseFromModem+0x44>)
     70c:	4b0e      	ldr	r3, [pc, #56]	; (748 <mdmCtrlr_ReadResponseFromModem+0x48>)
     70e:	4798      	blx	r3
     710:	42a8      	cmp	r0, r5
     712:	d202      	bcs.n	71a <mdmCtrlr_ReadResponseFromModem+0x1a>
	else
	{
		/* Data is not available at Rx Buffer */
		status = false;
	}	
}
     714:	b002      	add	sp, #8
     716:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		CRITICAL_SECTION_ENTER()
     71a:	a801      	add	r0, sp, #4
     71c:	4b0b      	ldr	r3, [pc, #44]	; (74c <mdmCtrlr_ReadResponseFromModem+0x4c>)
     71e:	4798      	blx	r3
		while (readCnt < length)
     720:	b165      	cbz	r5, 73c <mdmCtrlr_ReadResponseFromModem+0x3c>
     722:	2100      	movs	r1, #0
			ringbuffer_get(&RxRingBuffer, &buf[readCnt++]);
     724:	f8df 801c 	ldr.w	r8, [pc, #28]	; 744 <mdmCtrlr_ReadResponseFromModem+0x44>
     728:	4f09      	ldr	r7, [pc, #36]	; (750 <mdmCtrlr_ReadResponseFromModem+0x50>)
     72a:	1c4c      	adds	r4, r1, #1
     72c:	b2e4      	uxtb	r4, r4
     72e:	4431      	add	r1, r6
     730:	4640      	mov	r0, r8
     732:	47b8      	blx	r7
     734:	4621      	mov	r1, r4
		while (readCnt < length)
     736:	b2a4      	uxth	r4, r4
     738:	42a5      	cmp	r5, r4
     73a:	d8f6      	bhi.n	72a <mdmCtrlr_ReadResponseFromModem+0x2a>
		CRITICAL_SECTION_LEAVE()
     73c:	a801      	add	r0, sp, #4
     73e:	4b05      	ldr	r3, [pc, #20]	; (754 <mdmCtrlr_ReadResponseFromModem+0x54>)
     740:	4798      	blx	r3
     742:	e7e7      	b.n	714 <mdmCtrlr_ReadResponseFromModem+0x14>
     744:	20001618 	.word	0x20001618
     748:	000019b9 	.word	0x000019b9
     74c:	000015b5 	.word	0x000015b5
     750:	00001935 	.word	0x00001935
     754:	000015c3 	.word	0x000015c3

00000758 <mdmCtrlr_FlushRxBuffer>:
**
** Description:        Flushes the Rx Ring Buffer
**
**===========================================================================*/
void mdmCtrlr_FlushRxBuffer(void)
{
     758:	b508      	push	{r3, lr}
	ringbuffer_flush(&RxRingBuffer);
     75a:	4802      	ldr	r0, [pc, #8]	; (764 <mdmCtrlr_FlushRxBuffer+0xc>)
     75c:	4b02      	ldr	r3, [pc, #8]	; (768 <mdmCtrlr_FlushRxBuffer+0x10>)
     75e:	4798      	blx	r3
     760:	bd08      	pop	{r3, pc}
     762:	bf00      	nop
     764:	20001618 	.word	0x20001618
     768:	000019dd 	.word	0x000019dd

0000076c <mdmParam_InitiateConnection>:




void mdmParam_InitiateConnection(void)
{
     76c:	b570      	push	{r4, r5, r6, lr}
}


static void closeExistingConnections(void)
{
	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CLOSE_1);
     76e:	2009      	movs	r0, #9
     770:	4e45      	ldr	r6, [pc, #276]	; (888 <mdmParam_InitiateConnection+0x11c>)
     772:	47b0      	blx	r6
	delay_ms(1000);
     774:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     778:	4c44      	ldr	r4, [pc, #272]	; (88c <mdmParam_InitiateConnection+0x120>)
     77a:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     77c:	4d44      	ldr	r5, [pc, #272]	; (890 <mdmParam_InitiateConnection+0x124>)
     77e:	47a8      	blx	r5
	delay_ms(1000);
     780:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     784:	47a0      	blx	r4

	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CLOSE_2);
     786:	200a      	movs	r0, #10
     788:	47b0      	blx	r6
	delay_ms(1000);
     78a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     78e:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     790:	47a8      	blx	r5
	delay_ms(1000);
     792:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     796:	47a0      	blx	r4

	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CLOSE_3);
     798:	200b      	movs	r0, #11
     79a:	47b0      	blx	r6
	delay_ms(1000);
     79c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     7a0:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     7a2:	47a8      	blx	r5
	delay_ms(1000);
     7a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     7a8:	47a0      	blx	r4

	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CLOSE_4);
     7aa:	200c      	movs	r0, #12
     7ac:	47b0      	blx	r6
	delay_ms(1000);
     7ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     7b2:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     7b4:	47a8      	blx	r5
	delay_ms(1000);
     7b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     7ba:	47a0      	blx	r4

	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CLOSE_5);
     7bc:	200d      	movs	r0, #13
     7be:	47b0      	blx	r6
	delay_ms(1000);
     7c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     7c4:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     7c6:	47a8      	blx	r5
	delay_ms(1000);
     7c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     7cc:	47a0      	blx	r4

	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CLOSE_6);
     7ce:	200e      	movs	r0, #14
     7d0:	47b0      	blx	r6
	delay_ms(1000);
     7d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     7d6:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     7d8:	47a8      	blx	r5
	delay_ms(1000);
     7da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     7de:	47a0      	blx	r4

	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CLOSE_7);
     7e0:	200f      	movs	r0, #15
     7e2:	47b0      	blx	r6
	delay_ms(1000);
     7e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     7e8:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     7ea:	47a8      	blx	r5
	delay_ms(1000);
     7ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     7f0:	47a0      	blx	r4

	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CLOSE_8);
     7f2:	2010      	movs	r0, #16
     7f4:	47b0      	blx	r6
	delay_ms(1000);
     7f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     7fa:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     7fc:	47a8      	blx	r5
	delay_ms(1000);
     7fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     802:	47a0      	blx	r4

	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CLOSE_9);
     804:	2011      	movs	r0, #17
     806:	47b0      	blx	r6
	delay_ms(1000);
     808:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     80c:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     80e:	47a8      	blx	r5
	delay_ms(1000);
     810:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     814:	47a0      	blx	r4

	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CLOSE_10);
     816:	2012      	movs	r0, #18
     818:	47b0      	blx	r6
	delay_ms(1000);
     81a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     81e:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     820:	47a8      	blx	r5
	delay_ms(1000);
     822:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     826:	47a0      	blx	r4
	
}

static void sendAT_KPATTERN(void)
{
	mdmParser_SendCommandToModem(CMD_AT_KPATTERN);
     828:	2013      	movs	r0, #19
     82a:	47b0      	blx	r6
	delay_ms(2000);
     82c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     830:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     832:	47a8      	blx	r5
	delay_ms(2000);
     834:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     838:	47a0      	blx	r4
}

static void sendAT_KCNXCFG(void)
{
	mdmParser_SendCommandToModem(CMD_AT_KCNXCFG);
     83a:	2014      	movs	r0, #20
     83c:	47b0      	blx	r6
	delay_ms(2000);
     83e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     842:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     844:	47a8      	blx	r5
	delay_ms(2000);
     846:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     84a:	47a0      	blx	r4
}

static void sendAT_KCNXTIMER(void)
{
	mdmParser_SendCommandToModem(CMD_AT_KCNXTIMER);
     84c:	2015      	movs	r0, #21
     84e:	47b0      	blx	r6
	delay_ms(2000);
     850:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     854:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     856:	47a8      	blx	r5
	delay_ms(2000);
     858:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     85c:	47a0      	blx	r4
}

static void sendAT_KHTTPCFG(void)
{
	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CFG);
     85e:	2008      	movs	r0, #8
     860:	47b0      	blx	r6
	delay_ms(2000);
     862:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     866:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     868:	47a8      	blx	r5
	delay_ms(2000);
     86a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     86e:	47a0      	blx	r4
}

static void sendAT_KHTTPHEADER(void)
{
	mdmParser_SendCommandToModem(CMD_AT_KHTTP_HEADER);
     870:	2016      	movs	r0, #22
     872:	47b0      	blx	r6
	delay_ms(2000);
     874:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     878:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     87a:	47a8      	blx	r5
	delay_ms(2000);
     87c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     880:	47a0      	blx	r4
	mdmCtrlr_FlushRxBuffer();
     882:	4b04      	ldr	r3, [pc, #16]	; (894 <mdmParam_InitiateConnection+0x128>)
     884:	4798      	blx	r3
     886:	bd70      	pop	{r4, r5, r6, pc}
     888:	000002d5 	.word	0x000002d5
     88c:	00001625 	.word	0x00001625
     890:	00000335 	.word	0x00000335
     894:	00000759 	.word	0x00000759

00000898 <sendPacketToServer>:
{
     898:	b510      	push	{r4, lr}
	if ((getHeaderResponseOkStatus() == true) &&
     89a:	4b0f      	ldr	r3, [pc, #60]	; (8d8 <sendPacketToServer+0x40>)
     89c:	4798      	blx	r3
     89e:	b118      	cbz	r0, 8a8 <sendPacketToServer+0x10>
	    (getDataPacketOkStatus() == true))
     8a0:	4b0e      	ldr	r3, [pc, #56]	; (8dc <sendPacketToServer+0x44>)
     8a2:	4798      	blx	r3
	if ((getHeaderResponseOkStatus() == true) &&
     8a4:	2801      	cmp	r0, #1
     8a6:	d003      	beq.n	8b0 <sendPacketToServer+0x18>
		DEBUG_PRINT("Data NOT sent to server");
     8a8:	480d      	ldr	r0, [pc, #52]	; (8e0 <sendPacketToServer+0x48>)
     8aa:	4b0e      	ldr	r3, [pc, #56]	; (8e4 <sendPacketToServer+0x4c>)
     8ac:	4798      	blx	r3
     8ae:	bd10      	pop	{r4, pc}
		mdmParser_SendCommandToModem(CMD_AT_KHTTP_GET);
     8b0:	2017      	movs	r0, #23
     8b2:	4b0d      	ldr	r3, [pc, #52]	; (8e8 <sendPacketToServer+0x50>)
     8b4:	4798      	blx	r3
		delay_ms(6000);
     8b6:	f241 7070 	movw	r0, #6000	; 0x1770
     8ba:	4c0c      	ldr	r4, [pc, #48]	; (8ec <sendPacketToServer+0x54>)
     8bc:	47a0      	blx	r4
		setDataPacketOkStatus(false);
     8be:	2000      	movs	r0, #0
     8c0:	4b0b      	ldr	r3, [pc, #44]	; (8f0 <sendPacketToServer+0x58>)
     8c2:	4798      	blx	r3
		DEBUG_PRINT("Data sent to server");
     8c4:	480b      	ldr	r0, [pc, #44]	; (8f4 <sendPacketToServer+0x5c>)
     8c6:	4b07      	ldr	r3, [pc, #28]	; (8e4 <sendPacketToServer+0x4c>)
     8c8:	4798      	blx	r3
		mdmParser_ProcessModemResponse();
     8ca:	4b0b      	ldr	r3, [pc, #44]	; (8f8 <sendPacketToServer+0x60>)
     8cc:	4798      	blx	r3
		delay_ms(2000);
     8ce:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     8d2:	47a0      	blx	r4
	{
     8d4:	bd10      	pop	{r4, pc}
     8d6:	bf00      	nop
     8d8:	00000b65 	.word	0x00000b65
     8dc:	00000b71 	.word	0x00000b71
     8e0:	00004354 	.word	0x00004354
     8e4:	00000c51 	.word	0x00000c51
     8e8:	000002d5 	.word	0x000002d5
     8ec:	00001625 	.word	0x00001625
     8f0:	00000b7d 	.word	0x00000b7d
     8f4:	00004340 	.word	0x00004340
     8f8:	00000335 	.word	0x00000335

000008fc <modemPowerInit>:

/* Perform the HL7618RD modem power on sequence */
/* I FEEL LIKE SOMETHING WRONG HERE */

void modemPowerInit(void)
{
     8fc:	b570      	push	{r4, r5, r6, lr}
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     8fe:	4c1d      	ldr	r4, [pc, #116]	; (974 <modemPowerInit+0x78>)
     900:	f44f 3580 	mov.w	r5, #65536	; 0x10000
     904:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     908:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     90c:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
     910:	4919      	ldr	r1, [pc, #100]	; (978 <modemPowerInit+0x7c>)
     912:	f8c4 10a8 	str.w	r1, [r4, #168]	; 0xa8
static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     916:	f894 20d0 	ldrb.w	r2, [r4, #208]	; 0xd0
	tmp &= ~PORT_PINCFG_PMUXEN;
     91a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     91e:	f884 20d0 	strb.w	r2, [r4, #208]	; 0xd0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     922:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     926:	f44f 2000 	mov.w	r0, #524288	; 0x80000
     92a:	60a0      	str	r0, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     92c:	62a3      	str	r3, [r4, #40]	; 0x28
     92e:	4a13      	ldr	r2, [pc, #76]	; (97c <modemPowerInit+0x80>)
     930:	62a2      	str	r2, [r4, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     932:	f894 2053 	ldrb.w	r2, [r4, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
     936:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     93a:	f884 2053 	strb.w	r2, [r4, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     93e:	6160      	str	r0, [r4, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     940:	60a5      	str	r5, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     942:	62a3      	str	r3, [r4, #40]	; 0x28
     944:	62a1      	str	r1, [r4, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     946:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
	tmp &= ~PORT_PINCFG_PMUXEN;
     94a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     94e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     952:	6165      	str	r5, [r4, #20]
	gpio_set_pin_level(MODEM_RESET,false);

	gpio_set_pin_direction(MODEM_DTR, GPIO_DIRECTION_OUT);
	gpio_set_pin_function(MODEM_DTR, GPIO_PIN_FUNCTION_OFF);
	gpio_set_pin_level(MODEM_DTR,false);
	delay_ms(500);
     954:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     958:	4e09      	ldr	r6, [pc, #36]	; (980 <modemPowerInit+0x84>)
     95a:	47b0      	blx	r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     95c:	f8c4 5098 	str.w	r5, [r4, #152]	; 0x98
	
	/* Give a short 50 ms positive pulse on MODEM ON Pin */
	gpio_set_pin_level(MODEM_ON,true);
	delay_ms(50);
     960:	2032      	movs	r0, #50	; 0x32
     962:	47b0      	blx	r6
	
	/* make MODEM ON to default level */
	delay_ms(3000);
     964:	f640 30b8 	movw	r0, #3000	; 0xbb8
     968:	47b0      	blx	r6
	
	SerialDebugPrint((uint8_t*)"Modem Power On initialization Completed\r\n",41);
     96a:	2129      	movs	r1, #41	; 0x29
     96c:	4805      	ldr	r0, [pc, #20]	; (984 <modemPowerInit+0x88>)
     96e:	4b06      	ldr	r3, [pc, #24]	; (988 <modemPowerInit+0x8c>)
     970:	4798      	blx	r3
     972:	bd70      	pop	{r4, r5, r6, pc}
     974:	41008000 	.word	0x41008000
     978:	c0000001 	.word	0xc0000001
     97c:	c0000008 	.word	0xc0000008
     980:	00001625 	.word	0x00001625
     984:	0000438c 	.word	0x0000438c
     988:	00000c0d 	.word	0x00000c0d

0000098c <mdmResp_AtRespHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_AtRespHandler(uint8_t* response, uint8_t length)
{
     98c:	b570      	push	{r4, r5, r6, lr}
     98e:	4605      	mov	r5, r0
     990:	460e      	mov	r6, r1
	SerialDebugPrint("In AT handler\r\n",15);
     992:	210f      	movs	r1, #15
     994:	4804      	ldr	r0, [pc, #16]	; (9a8 <mdmResp_AtRespHandler+0x1c>)
     996:	4c05      	ldr	r4, [pc, #20]	; (9ac <mdmResp_AtRespHandler+0x20>)
     998:	47a0      	blx	r4
	SerialDebugPrint(response,length);
     99a:	4631      	mov	r1, r6
     99c:	4628      	mov	r0, r5
     99e:	47a0      	blx	r4
	SerialDebugPrint("\r\n",2);
     9a0:	2102      	movs	r1, #2
     9a2:	4803      	ldr	r0, [pc, #12]	; (9b0 <mdmResp_AtRespHandler+0x24>)
     9a4:	47a0      	blx	r4
     9a6:	bd70      	pop	{r4, r5, r6, pc}
     9a8:	00004400 	.word	0x00004400
     9ac:	00000c0d 	.word	0x00000c0d
     9b0:	000043fc 	.word	0x000043fc

000009b4 <mdmResp_IMEIRespHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_IMEIRespHandler(uint8_t* response, uint8_t length)
{
     9b4:	b570      	push	{r4, r5, r6, lr}
     9b6:	4605      	mov	r5, r0
     9b8:	460e      	mov	r6, r1
	SerialDebugPrint("In CGSN handler\r\n",18);
     9ba:	2112      	movs	r1, #18
     9bc:	4804      	ldr	r0, [pc, #16]	; (9d0 <mdmResp_IMEIRespHandler+0x1c>)
     9be:	4c05      	ldr	r4, [pc, #20]	; (9d4 <mdmResp_IMEIRespHandler+0x20>)
     9c0:	47a0      	blx	r4
	SerialDebugPrint(response,length);
     9c2:	4631      	mov	r1, r6
     9c4:	4628      	mov	r0, r5
     9c6:	47a0      	blx	r4
	SerialDebugPrint("\r\n",2);
     9c8:	2102      	movs	r1, #2
     9ca:	4803      	ldr	r0, [pc, #12]	; (9d8 <mdmResp_IMEIRespHandler+0x24>)
     9cc:	47a0      	blx	r4
     9ce:	bd70      	pop	{r4, r5, r6, pc}
     9d0:	00004410 	.word	0x00004410
     9d4:	00000c0d 	.word	0x00000c0d
     9d8:	000043fc 	.word	0x000043fc

000009dc <mdmResp_KhttpCloseHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KhttpCloseHandler(uint8_t* response, uint8_t length)
{
     9dc:	b570      	push	{r4, r5, r6, lr}
     9de:	4605      	mov	r5, r0
     9e0:	460e      	mov	r6, r1
	DEBUG_PRINT("In KHTTP CLOSE handler");
     9e2:	4805      	ldr	r0, [pc, #20]	; (9f8 <mdmResp_KhttpCloseHandler+0x1c>)
     9e4:	4c05      	ldr	r4, [pc, #20]	; (9fc <mdmResp_KhttpCloseHandler+0x20>)
     9e6:	47a0      	blx	r4
	SerialDebugPrint(response,length);
     9e8:	4631      	mov	r1, r6
     9ea:	4628      	mov	r0, r5
     9ec:	4b04      	ldr	r3, [pc, #16]	; (a00 <mdmResp_KhttpCloseHandler+0x24>)
     9ee:	4798      	blx	r3
	DEBUG_PRINT("\r\n");
     9f0:	4804      	ldr	r0, [pc, #16]	; (a04 <mdmResp_KhttpCloseHandler+0x28>)
     9f2:	47a0      	blx	r4
     9f4:	bd70      	pop	{r4, r5, r6, pc}
     9f6:	bf00      	nop
     9f8:	00004424 	.word	0x00004424
     9fc:	00000c51 	.word	0x00000c51
     a00:	00000c0d 	.word	0x00000c0d
     a04:	000043fc 	.word	0x000043fc

00000a08 <mdmResp_KPatternHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KPatternHandler(uint8_t* response, uint8_t length)
{
     a08:	b570      	push	{r4, r5, r6, lr}
     a0a:	4605      	mov	r5, r0
     a0c:	460e      	mov	r6, r1
	DEBUG_PRINT("In KPATTERN handler");
     a0e:	4805      	ldr	r0, [pc, #20]	; (a24 <mdmResp_KPatternHandler+0x1c>)
     a10:	4c05      	ldr	r4, [pc, #20]	; (a28 <mdmResp_KPatternHandler+0x20>)
     a12:	47a0      	blx	r4
	SerialDebugPrint(response,length);
     a14:	4631      	mov	r1, r6
     a16:	4628      	mov	r0, r5
     a18:	4b04      	ldr	r3, [pc, #16]	; (a2c <mdmResp_KPatternHandler+0x24>)
     a1a:	4798      	blx	r3
	DEBUG_PRINT("\r\n");
     a1c:	4804      	ldr	r0, [pc, #16]	; (a30 <mdmResp_KPatternHandler+0x28>)
     a1e:	47a0      	blx	r4
     a20:	bd70      	pop	{r4, r5, r6, pc}
     a22:	bf00      	nop
     a24:	0000443c 	.word	0x0000443c
     a28:	00000c51 	.word	0x00000c51
     a2c:	00000c0d 	.word	0x00000c0d
     a30:	000043fc 	.word	0x000043fc

00000a34 <mdmResp_KcnxCfgHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KcnxCfgHandler(uint8_t* response, uint8_t length)
{
     a34:	b570      	push	{r4, r5, r6, lr}
     a36:	4605      	mov	r5, r0
     a38:	460e      	mov	r6, r1
	DEBUG_PRINT("In KCNXCFG handler");
     a3a:	4805      	ldr	r0, [pc, #20]	; (a50 <mdmResp_KcnxCfgHandler+0x1c>)
     a3c:	4c05      	ldr	r4, [pc, #20]	; (a54 <mdmResp_KcnxCfgHandler+0x20>)
     a3e:	47a0      	blx	r4
	SerialDebugPrint(response,length);
     a40:	4631      	mov	r1, r6
     a42:	4628      	mov	r0, r5
     a44:	4b04      	ldr	r3, [pc, #16]	; (a58 <mdmResp_KcnxCfgHandler+0x24>)
     a46:	4798      	blx	r3
	DEBUG_PRINT("\r\n");
     a48:	4804      	ldr	r0, [pc, #16]	; (a5c <mdmResp_KcnxCfgHandler+0x28>)
     a4a:	47a0      	blx	r4
     a4c:	bd70      	pop	{r4, r5, r6, pc}
     a4e:	bf00      	nop
     a50:	00004450 	.word	0x00004450
     a54:	00000c51 	.word	0x00000c51
     a58:	00000c0d 	.word	0x00000c0d
     a5c:	000043fc 	.word	0x000043fc

00000a60 <mdmResp_KcnxTimerHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KcnxTimerHandler(uint8_t* response, uint8_t length)
{
     a60:	b570      	push	{r4, r5, r6, lr}
     a62:	4605      	mov	r5, r0
     a64:	460e      	mov	r6, r1
	DEBUG_PRINT("In KCNXTIMER handler");
     a66:	4805      	ldr	r0, [pc, #20]	; (a7c <mdmResp_KcnxTimerHandler+0x1c>)
     a68:	4c05      	ldr	r4, [pc, #20]	; (a80 <mdmResp_KcnxTimerHandler+0x20>)
     a6a:	47a0      	blx	r4
	SerialDebugPrint(response,length);
     a6c:	4631      	mov	r1, r6
     a6e:	4628      	mov	r0, r5
     a70:	4b04      	ldr	r3, [pc, #16]	; (a84 <mdmResp_KcnxTimerHandler+0x24>)
     a72:	4798      	blx	r3
	DEBUG_PRINT("\r\n");
     a74:	4804      	ldr	r0, [pc, #16]	; (a88 <mdmResp_KcnxTimerHandler+0x28>)
     a76:	47a0      	blx	r4
     a78:	bd70      	pop	{r4, r5, r6, pc}
     a7a:	bf00      	nop
     a7c:	00004464 	.word	0x00004464
     a80:	00000c51 	.word	0x00000c51
     a84:	00000c0d 	.word	0x00000c0d
     a88:	000043fc 	.word	0x000043fc

00000a8c <mdmResp_KhttpCfgHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KhttpCfgHandler(uint8_t* response, uint8_t length)
{
     a8c:	b570      	push	{r4, r5, r6, lr}
     a8e:	4604      	mov	r4, r0
     a90:	460e      	mov	r6, r1
	DEBUG_PRINT("In KHTTPCFG handler");
     a92:	4807      	ldr	r0, [pc, #28]	; (ab0 <mdmResp_KhttpCfgHandler+0x24>)
     a94:	4d07      	ldr	r5, [pc, #28]	; (ab4 <mdmResp_KhttpCfgHandler+0x28>)
     a96:	47a8      	blx	r5
	SerialDebugPrint(response,length);
     a98:	4631      	mov	r1, r6
     a9a:	4620      	mov	r0, r4
     a9c:	4b06      	ldr	r3, [pc, #24]	; (ab8 <mdmResp_KhttpCfgHandler+0x2c>)
     a9e:	4798      	blx	r3
	DEBUG_PRINT("\r\n");
     aa0:	4806      	ldr	r0, [pc, #24]	; (abc <mdmResp_KhttpCfgHandler+0x30>)
     aa2:	47a8      	blx	r5

	sessionID = response[11];
     aa4:	4806      	ldr	r0, [pc, #24]	; (ac0 <mdmResp_KhttpCfgHandler+0x34>)
     aa6:	7ae3      	ldrb	r3, [r4, #11]
     aa8:	7003      	strb	r3, [r0, #0]
	mdmParser_SetKhttpHeaderString(&sessionID);
     aaa:	4b06      	ldr	r3, [pc, #24]	; (ac4 <mdmResp_KhttpCfgHandler+0x38>)
     aac:	4798      	blx	r3
     aae:	bd70      	pop	{r4, r5, r6, pc}
     ab0:	0000447c 	.word	0x0000447c
     ab4:	00000c51 	.word	0x00000c51
     ab8:	00000c0d 	.word	0x00000c0d
     abc:	000043fc 	.word	0x000043fc
     ac0:	20000750 	.word	0x20000750
     ac4:	00000421 	.word	0x00000421

00000ac8 <mdmResp_KhttpHeaderHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KhttpHeaderHandler(uint8_t* response, uint8_t length)
{
     ac8:	b570      	push	{r4, r5, r6, lr}
     aca:	4604      	mov	r4, r0
     acc:	460e      	mov	r6, r1
	DEBUG_PRINT("In KHTTP HEADER handler");
     ace:	480f      	ldr	r0, [pc, #60]	; (b0c <mdmResp_KhttpHeaderHandler+0x44>)
     ad0:	4d0f      	ldr	r5, [pc, #60]	; (b10 <mdmResp_KhttpHeaderHandler+0x48>)
     ad2:	47a8      	blx	r5
	SerialDebugPrint(response,length);
     ad4:	4631      	mov	r1, r6
     ad6:	4620      	mov	r0, r4
     ad8:	4b0e      	ldr	r3, [pc, #56]	; (b14 <mdmResp_KhttpHeaderHandler+0x4c>)
     ada:	4798      	blx	r3
	DEBUG_PRINT("\r\n");
     adc:	480e      	ldr	r0, [pc, #56]	; (b18 <mdmResp_KhttpHeaderHandler+0x50>)
     ade:	47a8      	blx	r5

	if(0==memcmp(response,"CONNECT",7))
     ae0:	2207      	movs	r2, #7
     ae2:	490e      	ldr	r1, [pc, #56]	; (b1c <mdmResp_KhttpHeaderHandler+0x54>)
     ae4:	4620      	mov	r0, r4
     ae6:	4b0e      	ldr	r3, [pc, #56]	; (b20 <mdmResp_KhttpHeaderHandler+0x58>)
     ae8:	4798      	blx	r3
     aea:	b138      	cbz	r0, afc <mdmResp_KhttpHeaderHandler+0x34>
		dataPacketSentOk = true;
		DEBUG_PRINT("Header Response Ok");
	}
	else
	{
		headerResponseOk = false;
     aec:	4b0d      	ldr	r3, [pc, #52]	; (b24 <mdmResp_KhttpHeaderHandler+0x5c>)
     aee:	2200      	movs	r2, #0
     af0:	705a      	strb	r2, [r3, #1]
		dataPacketSentOk = false;
     af2:	709a      	strb	r2, [r3, #2]
		DEBUG_PRINT("Header Response Not Ok");
     af4:	480c      	ldr	r0, [pc, #48]	; (b28 <mdmResp_KhttpHeaderHandler+0x60>)
     af6:	4b06      	ldr	r3, [pc, #24]	; (b10 <mdmResp_KhttpHeaderHandler+0x48>)
     af8:	4798      	blx	r3
     afa:	bd70      	pop	{r4, r5, r6, pc}
		headerResponseOk = true;
     afc:	4b09      	ldr	r3, [pc, #36]	; (b24 <mdmResp_KhttpHeaderHandler+0x5c>)
     afe:	2201      	movs	r2, #1
     b00:	705a      	strb	r2, [r3, #1]
		dataPacketSentOk = true;
     b02:	709a      	strb	r2, [r3, #2]
		DEBUG_PRINT("Header Response Ok");
     b04:	4809      	ldr	r0, [pc, #36]	; (b2c <mdmResp_KhttpHeaderHandler+0x64>)
     b06:	47a8      	blx	r5
     b08:	bd70      	pop	{r4, r5, r6, pc}
     b0a:	bf00      	nop
     b0c:	00004490 	.word	0x00004490
     b10:	00000c51 	.word	0x00000c51
     b14:	00000c0d 	.word	0x00000c0d
     b18:	000043fc 	.word	0x000043fc
     b1c:	000044a8 	.word	0x000044a8
     b20:	000030ad 	.word	0x000030ad
     b24:	20000750 	.word	0x20000750
     b28:	000044c4 	.word	0x000044c4
     b2c:	000044b0 	.word	0x000044b0

00000b30 <mdmResp_KhttpGetHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KhttpGetHandler(uint8_t* response, uint8_t length)
{
     b30:	b570      	push	{r4, r5, r6, lr}
     b32:	4605      	mov	r5, r0
     b34:	460e      	mov	r6, r1
	DEBUG_PRINT("In KHTTP GET handler");
     b36:	4806      	ldr	r0, [pc, #24]	; (b50 <mdmResp_KhttpGetHandler+0x20>)
     b38:	4c06      	ldr	r4, [pc, #24]	; (b54 <mdmResp_KhttpGetHandler+0x24>)
     b3a:	47a0      	blx	r4
	SerialDebugPrint(response,length);
     b3c:	4631      	mov	r1, r6
     b3e:	4628      	mov	r0, r5
     b40:	4b05      	ldr	r3, [pc, #20]	; (b58 <mdmResp_KhttpGetHandler+0x28>)
     b42:	4798      	blx	r3
	dataPacketSentOk = true;
     b44:	2201      	movs	r2, #1
     b46:	4b05      	ldr	r3, [pc, #20]	; (b5c <mdmResp_KhttpGetHandler+0x2c>)
     b48:	709a      	strb	r2, [r3, #2]
	DEBUG_PRINT("\r\n");
     b4a:	4805      	ldr	r0, [pc, #20]	; (b60 <mdmResp_KhttpGetHandler+0x30>)
     b4c:	47a0      	blx	r4
     b4e:	bd70      	pop	{r4, r5, r6, pc}
     b50:	000044dc 	.word	0x000044dc
     b54:	00000c51 	.word	0x00000c51
     b58:	00000c0d 	.word	0x00000c0d
     b5c:	20000750 	.word	0x20000750
     b60:	000043fc 	.word	0x000043fc

00000b64 <getHeaderResponseOkStatus>:
**
**===========================================================================*/
bool getHeaderResponseOkStatus(void)
{
	return headerResponseOk;
}
     b64:	4b01      	ldr	r3, [pc, #4]	; (b6c <getHeaderResponseOkStatus+0x8>)
     b66:	7858      	ldrb	r0, [r3, #1]
     b68:	4770      	bx	lr
     b6a:	bf00      	nop
     b6c:	20000750 	.word	0x20000750

00000b70 <getDataPacketOkStatus>:
**
**===========================================================================*/
bool getDataPacketOkStatus(void)
{
	return dataPacketSentOk;
}
     b70:	4b01      	ldr	r3, [pc, #4]	; (b78 <getDataPacketOkStatus+0x8>)
     b72:	7898      	ldrb	r0, [r3, #2]
     b74:	4770      	bx	lr
     b76:	bf00      	nop
     b78:	20000750 	.word	0x20000750

00000b7c <setDataPacketOkStatus>:
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void setDataPacketOkStatus(bool status)
{
	dataPacketSentOk = status;
     b7c:	4b01      	ldr	r3, [pc, #4]	; (b84 <setDataPacketOkStatus+0x8>)
     b7e:	7098      	strb	r0, [r3, #2]
     b80:	4770      	bx	lr
     b82:	bf00      	nop
     b84:	20000750 	.word	0x20000750

00000b88 <usart_async_write>:
 *  Author: anilj
 */ 
#include "Apps/UartDriver/include/UartDriver.h"
uint8_t TxBuf[10] = {0};
int32_t usart_async_write(struct _usart_async_device *const device,const uint8_t *const buf, const uint16_t length)
{
     b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     b8c:	4604      	mov	r4, r0
     b8e:	460e      	mov	r6, r1
     b90:	4691      	mov	r9, r2
	uint32_t offset = 0;
	
	while (!_usart_async_is_byte_sent(device));
     b92:	4d0e      	ldr	r5, [pc, #56]	; (bcc <usart_async_write+0x44>)
     b94:	4620      	mov	r0, r4
     b96:	47a8      	blx	r5
     b98:	2800      	cmp	r0, #0
     b9a:	d0fb      	beq.n	b94 <usart_async_write+0xc>
     b9c:	3e01      	subs	r6, #1
     b9e:	f8df 8030 	ldr.w	r8, [pc, #48]	; bd0 <usart_async_write+0x48>
     ba2:	2700      	movs	r7, #0
	
	do {
		TxBuf[offset] = buf[offset];
		_usart_async_write_byte(device, buf[offset]);
     ba4:	f8df a02c 	ldr.w	sl, [pc, #44]	; bd4 <usart_async_write+0x4c>
		while (!_usart_async_is_byte_sent(device))
     ba8:	4d08      	ldr	r5, [pc, #32]	; (bcc <usart_async_write+0x44>)
		TxBuf[offset] = buf[offset];
     baa:	7873      	ldrb	r3, [r6, #1]
     bac:	f808 3b01 	strb.w	r3, [r8], #1
		_usart_async_write_byte(device, buf[offset]);
     bb0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
     bb4:	4620      	mov	r0, r4
     bb6:	47d0      	blx	sl
		while (!_usart_async_is_byte_sent(device))
     bb8:	4620      	mov	r0, r4
     bba:	47a8      	blx	r5
     bbc:	2800      	cmp	r0, #0
     bbe:	d0fb      	beq.n	bb8 <usart_async_write+0x30>
		;
	} while (++offset < length);
     bc0:	3701      	adds	r7, #1
     bc2:	454f      	cmp	r7, r9
     bc4:	d3f1      	bcc.n	baa <usart_async_write+0x22>

	return (int32_t)offset;
}
     bc6:	4638      	mov	r0, r7
     bc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     bcc:	0000237b 	.word	0x0000237b
     bd0:	20000754 	.word	0x20000754
     bd4:	0000236d 	.word	0x0000236d

00000bd8 <SerialDebugTxByteSentCallBack>:
     bd8:	2302      	movs	r3, #2
     bda:	7603      	strb	r3, [r0, #24]
     bdc:	4770      	bx	lr

00000bde <SerialDebugErrorCallBack>:
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
     bde:	2380      	movs	r3, #128	; 0x80
     be0:	7603      	strb	r3, [r0, #24]
     be2:	4770      	bx	lr

00000be4 <SerialDebugPrintInit>:
	.usart_cb.rx_done_cb = NULL,
	.usart_cb.error_cb = SerialDebugErrorCallBack,
};

void SerialDebugPrintInit(void)
{
     be4:	b510      	push	{r4, lr}
	uint32_t initStatus;
	
	initStatus = _usart_async_init(&SERIAL_DEBUG_PRINT,SERCOM5);
     be6:	4c05      	ldr	r4, [pc, #20]	; (bfc <SerialDebugPrintInit+0x18>)
     be8:	4905      	ldr	r1, [pc, #20]	; (c00 <SerialDebugPrintInit+0x1c>)
     bea:	4620      	mov	r0, r4
     bec:	4b05      	ldr	r3, [pc, #20]	; (c04 <SerialDebugPrintInit+0x20>)
     bee:	4798      	blx	r3
	{
		/* SERCOM5 initialization failed */	
	}
	
	/* Enable only the UART RX Interrupt */
	_usart_async_set_irq_state(&SERIAL_DEBUG_PRINT,USART_ASYNC_RX_DONE,true);
     bf0:	2201      	movs	r2, #1
     bf2:	4611      	mov	r1, r2
     bf4:	4620      	mov	r0, r4
     bf6:	4b04      	ldr	r3, [pc, #16]	; (c08 <SerialDebugPrintInit+0x24>)
     bf8:	4798      	blx	r3
     bfa:	bd10      	pop	{r4, pc}
     bfc:	20000044 	.word	0x20000044
     c00:	43000400 	.word	0x43000400
     c04:	000022f5 	.word	0x000022f5
     c08:	00002391 	.word	0x00002391

00000c0c <SerialDebugPrint>:
}


void SerialDebugPrint(const uint8_t *const dataToPrint,const uint16_t length)
{
     c0c:	b570      	push	{r4, r5, r6, lr}
     c0e:	4605      	mov	r5, r0
     c10:	460e      	mov	r6, r1
	_usart_async_enable(&SERIAL_DEBUG_PRINT);
     c12:	4c05      	ldr	r4, [pc, #20]	; (c28 <SerialDebugPrint+0x1c>)
     c14:	4620      	mov	r0, r4
     c16:	4b05      	ldr	r3, [pc, #20]	; (c2c <SerialDebugPrint+0x20>)
     c18:	4798      	blx	r3
	
	usart_async_write(&SERIAL_DEBUG_PRINT, dataToPrint, length);
     c1a:	4632      	mov	r2, r6
     c1c:	4629      	mov	r1, r5
     c1e:	4620      	mov	r0, r4
     c20:	4b03      	ldr	r3, [pc, #12]	; (c30 <SerialDebugPrint+0x24>)
     c22:	4798      	blx	r3
     c24:	bd70      	pop	{r4, r5, r6, pc}
     c26:	bf00      	nop
     c28:	20000044 	.word	0x20000044
     c2c:	00002359 	.word	0x00002359
     c30:	00000b89 	.word	0x00000b89

00000c34 <SerialDebugTxDoneCallBack>:
{
     c34:	b510      	push	{r4, lr}
     c36:	4604      	mov	r4, r0
	SerialDebugPrint((uint8_t*)"Tx serial Debug Done\r\n",22);
     c38:	2116      	movs	r1, #22
     c3a:	4803      	ldr	r0, [pc, #12]	; (c48 <SerialDebugTxDoneCallBack+0x14>)
     c3c:	4b03      	ldr	r3, [pc, #12]	; (c4c <SerialDebugTxDoneCallBack+0x18>)
     c3e:	4798      	blx	r3
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
     c40:	2301      	movs	r3, #1
     c42:	7623      	strb	r3, [r4, #24]
     c44:	bd10      	pop	{r4, pc}
     c46:	bf00      	nop
     c48:	000044f4 	.word	0x000044f4
     c4c:	00000c0d 	.word	0x00000c0d

00000c50 <ConsoleDebugPrint>:
}


void ConsoleDebugPrint(const uint8_t *const dataToPrint)
{
     c50:	b510      	push	{r4, lr}
     c52:	b09a      	sub	sp, #104	; 0x68
     c54:	4604      	mov	r4, r0
	uint8_t dbgBuffer[100];
	memset(dbgBuffer,'\0',100);
     c56:	2264      	movs	r2, #100	; 0x64
     c58:	2100      	movs	r1, #0
     c5a:	a801      	add	r0, sp, #4
     c5c:	4b09      	ldr	r3, [pc, #36]	; (c84 <ConsoleDebugPrint+0x34>)
     c5e:	4798      	blx	r3
	sprintf((int8_t*)dbgBuffer,"%s %s",dataToPrint,"\r\n");
     c60:	4b09      	ldr	r3, [pc, #36]	; (c88 <ConsoleDebugPrint+0x38>)
     c62:	4622      	mov	r2, r4
     c64:	4909      	ldr	r1, [pc, #36]	; (c8c <ConsoleDebugPrint+0x3c>)
     c66:	a801      	add	r0, sp, #4
     c68:	4c09      	ldr	r4, [pc, #36]	; (c90 <ConsoleDebugPrint+0x40>)
     c6a:	47a0      	blx	r4
	SerialDebugPrint(dbgBuffer,strlen(dbgBuffer));
     c6c:	a801      	add	r0, sp, #4
     c6e:	4b09      	ldr	r3, [pc, #36]	; (c94 <ConsoleDebugPrint+0x44>)
     c70:	4798      	blx	r3
     c72:	b281      	uxth	r1, r0
     c74:	a801      	add	r0, sp, #4
     c76:	4b08      	ldr	r3, [pc, #32]	; (c98 <ConsoleDebugPrint+0x48>)
     c78:	4798      	blx	r3
	delay_ms(250);
     c7a:	20fa      	movs	r0, #250	; 0xfa
     c7c:	4b07      	ldr	r3, [pc, #28]	; (c9c <ConsoleDebugPrint+0x4c>)
     c7e:	4798      	blx	r3
}
     c80:	b01a      	add	sp, #104	; 0x68
     c82:	bd10      	pop	{r4, pc}
     c84:	00003115 	.word	0x00003115
     c88:	000043fc 	.word	0x000043fc
     c8c:	00004518 	.word	0x00004518
     c90:	0000329d 	.word	0x0000329d
     c94:	000032f5 	.word	0x000032f5
     c98:	00000c0d 	.word	0x00000c0d
     c9c:	00001625 	.word	0x00001625

00000ca0 <SERCOM5_2_Handler>:
/* UART Rx Interrupt Handler */ 
/*
 **** Just echo back the char entered on the serial terminal****
 */
void SERCOM5_2_Handler( void )
{
     ca0:	b538      	push	{r3, r4, r5, lr}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
}

static inline void hri_sercomusart_clear_interrupt_RXC_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_RXC;
     ca2:	2204      	movs	r2, #4
     ca4:	4b0b      	ldr	r3, [pc, #44]	; (cd4 <SERCOM5_2_Handler+0x34>)
     ca6:	761a      	strb	r2, [r3, #24]
	//SerialDebugPrint((uint8_t*)"Serial Rx Complete CallBack\r\n",19);
	hri_sercomusart_clear_interrupt_RXC_bit(SERCOM5);
	
	while (!_usart_async_is_byte_received(&SERIAL_DEBUG_PRINT));
     ca8:	4d0b      	ldr	r5, [pc, #44]	; (cd8 <SERCOM5_2_Handler+0x38>)
     caa:	4c0c      	ldr	r4, [pc, #48]	; (cdc <SERCOM5_2_Handler+0x3c>)
     cac:	4628      	mov	r0, r5
     cae:	47a0      	blx	r4
     cb0:	2800      	cmp	r0, #0
     cb2:	d0fb      	beq.n	cac <SERCOM5_2_Handler+0xc>
	
	rcvdChar[0] = _usart_async_read_byte(&SERIAL_DEBUG_PRINT);
     cb4:	4808      	ldr	r0, [pc, #32]	; (cd8 <SERCOM5_2_Handler+0x38>)
     cb6:	4b0a      	ldr	r3, [pc, #40]	; (ce0 <SERCOM5_2_Handler+0x40>)
     cb8:	4798      	blx	r3
     cba:	490a      	ldr	r1, [pc, #40]	; (ce4 <SERCOM5_2_Handler+0x44>)
     cbc:	7008      	strb	r0, [r1, #0]
	rcvdChar[1] = '\0';
     cbe:	2300      	movs	r3, #0
     cc0:	704b      	strb	r3, [r1, #1]
	sprintf((char*)printBuf,"%s",rcvdChar);
     cc2:	4c09      	ldr	r4, [pc, #36]	; (ce8 <SERCOM5_2_Handler+0x48>)
     cc4:	4620      	mov	r0, r4
     cc6:	4b09      	ldr	r3, [pc, #36]	; (cec <SERCOM5_2_Handler+0x4c>)
     cc8:	4798      	blx	r3
	SerialDebugPrint(printBuf,sizeof(printBuf));
     cca:	2105      	movs	r1, #5
     ccc:	4620      	mov	r0, r4
     cce:	4b08      	ldr	r3, [pc, #32]	; (cf0 <SERCOM5_2_Handler+0x50>)
     cd0:	4798      	blx	r3
     cd2:	bd38      	pop	{r3, r4, r5, pc}
     cd4:	43000400 	.word	0x43000400
     cd8:	20000044 	.word	0x20000044
     cdc:	00002385 	.word	0x00002385
     ce0:	00002373 	.word	0x00002373
     ce4:	20001668 	.word	0x20001668
     ce8:	2000166c 	.word	0x2000166c
     cec:	000032e5 	.word	0x000032e5
     cf0:	00000c0d 	.word	0x00000c0d

00000cf4 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
**/
void atmel_start_init(void)
{
     cf4:	b508      	push	{r3, lr}
	system_init();
     cf6:	4b01      	ldr	r3, [pc, #4]	; (cfc <atmel_start_init+0x8>)
     cf8:	4798      	blx	r3
     cfa:	bd08      	pop	{r3, pc}
     cfc:	00001435 	.word	0x00001435

00000d00 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     d00:	e7fe      	b.n	d00 <Dummy_Handler>
	...

00000d04 <Reset_Handler>:
{
     d04:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     d06:	4b1c      	ldr	r3, [pc, #112]	; (d78 <Reset_Handler+0x74>)
     d08:	4a1c      	ldr	r2, [pc, #112]	; (d7c <Reset_Handler+0x78>)
     d0a:	429a      	cmp	r2, r3
     d0c:	d010      	beq.n	d30 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
     d0e:	4b1c      	ldr	r3, [pc, #112]	; (d80 <Reset_Handler+0x7c>)
     d10:	4a19      	ldr	r2, [pc, #100]	; (d78 <Reset_Handler+0x74>)
     d12:	429a      	cmp	r2, r3
     d14:	d20c      	bcs.n	d30 <Reset_Handler+0x2c>
     d16:	3b01      	subs	r3, #1
     d18:	1a9b      	subs	r3, r3, r2
     d1a:	f023 0303 	bic.w	r3, r3, #3
     d1e:	3304      	adds	r3, #4
     d20:	4413      	add	r3, r2
     d22:	4916      	ldr	r1, [pc, #88]	; (d7c <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
     d24:	f851 0b04 	ldr.w	r0, [r1], #4
     d28:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
     d2c:	429a      	cmp	r2, r3
     d2e:	d1f9      	bne.n	d24 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
     d30:	4b14      	ldr	r3, [pc, #80]	; (d84 <Reset_Handler+0x80>)
     d32:	4a15      	ldr	r2, [pc, #84]	; (d88 <Reset_Handler+0x84>)
     d34:	429a      	cmp	r2, r3
     d36:	d20a      	bcs.n	d4e <Reset_Handler+0x4a>
     d38:	3b01      	subs	r3, #1
     d3a:	1a9b      	subs	r3, r3, r2
     d3c:	f023 0303 	bic.w	r3, r3, #3
     d40:	3304      	adds	r3, #4
     d42:	4413      	add	r3, r2
                *pDest++ = 0;
     d44:	2100      	movs	r1, #0
     d46:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
     d4a:	4293      	cmp	r3, r2
     d4c:	d1fb      	bne.n	d46 <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     d4e:	4b0f      	ldr	r3, [pc, #60]	; (d8c <Reset_Handler+0x88>)
     d50:	4a0f      	ldr	r2, [pc, #60]	; (d90 <Reset_Handler+0x8c>)
     d52:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     d56:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     d58:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     d5c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     d60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     d64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     d68:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     d6c:	4b09      	ldr	r3, [pc, #36]	; (d94 <Reset_Handler+0x90>)
     d6e:	4798      	blx	r3
        main();
     d70:	4b09      	ldr	r3, [pc, #36]	; (d98 <Reset_Handler+0x94>)
     d72:	4798      	blx	r3
     d74:	e7fe      	b.n	d74 <Reset_Handler+0x70>
     d76:	bf00      	nop
     d78:	20000000 	.word	0x20000000
     d7c:	00004b58 	.word	0x00004b58
     d80:	2000017c 	.word	0x2000017c
     d84:	20001834 	.word	0x20001834
     d88:	20000180 	.word	0x20000180
     d8c:	e000ed00 	.word	0xe000ed00
     d90:	00000000 	.word	0x00000000
     d94:	00003065 	.word	0x00003065
     d98:	00002d31 	.word	0x00002d31

00000d9c <AC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBCMASK_AC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_AC;
     d9c:	4a04      	ldr	r2, [pc, #16]	; (db0 <AC_0_CLOCK_init+0x14>)
     d9e:	69d3      	ldr	r3, [r2, #28]
     da0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     da4:	61d3      	str	r3, [r2, #28]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     da6:	2240      	movs	r2, #64	; 0x40
     da8:	4b02      	ldr	r3, [pc, #8]	; (db4 <AC_0_CLOCK_init+0x18>)
     daa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
     dae:	4770      	bx	lr
     db0:	40000800 	.word	0x40000800
     db4:	40001c00 	.word	0x40001c00

00000db8 <AC_0_init>:
	hri_mclk_set_APBCMASK_AC_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, AC_GCLK_ID, CONF_GCLK_AC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void AC_0_init(void)
{
     db8:	b508      	push	{r3, lr}
	AC_0_CLOCK_init();
     dba:	4b03      	ldr	r3, [pc, #12]	; (dc8 <AC_0_init+0x10>)
     dbc:	4798      	blx	r3
	ac_sync_init(&AC_0, AC);
     dbe:	4903      	ldr	r1, [pc, #12]	; (dcc <AC_0_init+0x14>)
     dc0:	4803      	ldr	r0, [pc, #12]	; (dd0 <AC_0_init+0x18>)
     dc2:	4b04      	ldr	r3, [pc, #16]	; (dd4 <AC_0_init+0x1c>)
     dc4:	4798      	blx	r3
     dc6:	bd08      	pop	{r3, pc}
     dc8:	00000d9d 	.word	0x00000d9d
     dcc:	42002000 	.word	0x42002000
     dd0:	20001714 	.word	0x20001714
     dd4:	00001555 	.word	0x00001555

00000dd8 <ADC_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     dd8:	4b5d      	ldr	r3, [pc, #372]	; (f50 <ADC_0_PORT_init+0x178>)
     dda:	2204      	movs	r2, #4
     ddc:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     dde:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     de2:	629a      	str	r2, [r3, #40]	; 0x28
     de4:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     de8:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     dea:	f893 1042 	ldrb.w	r1, [r3, #66]	; 0x42
	tmp &= ~PORT_PINCFG_PMUXEN;
     dee:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     df2:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     df6:	f883 1042 	strb.w	r1, [r3, #66]	; 0x42
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     dfa:	f893 1031 	ldrb.w	r1, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     dfe:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     e02:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     e06:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e0a:	2108      	movs	r1, #8
     e0c:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e0e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     e12:	6299      	str	r1, [r3, #40]	; 0x28
     e14:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e16:	f893 1043 	ldrb.w	r1, [r3, #67]	; 0x43
	tmp &= ~PORT_PINCFG_PMUXEN;
     e1a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     e1e:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e22:	f883 1043 	strb.w	r1, [r3, #67]	; 0x43
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     e26:	f893 1031 	ldrb.w	r1, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     e2a:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     e2e:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     e32:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e36:	f44f 7180 	mov.w	r1, #256	; 0x100
     e3a:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e3e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     e42:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     e46:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e4a:	f893 10c8 	ldrb.w	r1, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
     e4e:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     e52:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e56:	f883 10c8 	strb.w	r1, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     e5a:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     e5e:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     e62:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     e66:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e6a:	f44f 7100 	mov.w	r1, #512	; 0x200
     e6e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e72:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     e76:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     e7a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e7e:	f893 10c9 	ldrb.w	r1, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     e82:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     e86:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e8a:	f883 10c9 	strb.w	r1, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     e8e:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     e92:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     e96:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     e9a:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e9e:	2110      	movs	r1, #16
     ea0:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ea2:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     ea6:	6299      	str	r1, [r3, #40]	; 0x28
     ea8:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     eaa:	f893 1044 	ldrb.w	r1, [r3, #68]	; 0x44
	tmp &= ~PORT_PINCFG_PMUXEN;
     eae:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     eb2:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     eb6:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     eba:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     ebe:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     ec2:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ec6:	f883 1032 	strb.w	r1, [r3, #50]	; 0x32
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     eca:	2120      	movs	r1, #32
     ecc:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ece:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     ed2:	6299      	str	r1, [r3, #40]	; 0x28
     ed4:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ed6:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     eda:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     ede:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ee2:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     ee6:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     eea:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     eee:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ef2:	f883 1032 	strb.w	r1, [r3, #50]	; 0x32
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     ef6:	2140      	movs	r1, #64	; 0x40
     ef8:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     efa:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     efe:	6299      	str	r1, [r3, #40]	; 0x28
     f00:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f02:	f893 1046 	ldrb.w	r1, [r3, #70]	; 0x46
	tmp &= ~PORT_PINCFG_PMUXEN;
     f06:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     f0a:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f0e:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     f12:	f893 1033 	ldrb.w	r1, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     f16:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     f1a:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     f1e:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f22:	2180      	movs	r1, #128	; 0x80
     f24:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f26:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     f2a:	6299      	str	r1, [r3, #40]	; 0x28
     f2c:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f2e:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     f32:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     f36:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f3a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     f3e:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     f42:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     f46:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     f4a:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
     f4e:	4770      	bx	lr
     f50:	41008000 	.word	0x41008000

00000f54 <ADC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     f54:	4a04      	ldr	r2, [pc, #16]	; (f68 <ADC_0_CLOCK_init+0x14>)
     f56:	6a13      	ldr	r3, [r2, #32]
     f58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     f5c:	6213      	str	r3, [r2, #32]
     f5e:	2241      	movs	r2, #65	; 0x41
     f60:	4b02      	ldr	r3, [pc, #8]	; (f6c <ADC_0_CLOCK_init+0x18>)
     f62:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
     f66:	4770      	bx	lr
     f68:	40000800 	.word	0x40000800
     f6c:	40001c00 	.word	0x40001c00

00000f70 <ADC_0_init>:
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void ADC_0_init(void)
{
     f70:	b508      	push	{r3, lr}
	ADC_0_CLOCK_init();
     f72:	4b05      	ldr	r3, [pc, #20]	; (f88 <ADC_0_init+0x18>)
     f74:	4798      	blx	r3
	ADC_0_PORT_init();
     f76:	4b05      	ldr	r3, [pc, #20]	; (f8c <ADC_0_init+0x1c>)
     f78:	4798      	blx	r3
	adc_sync_init(&ADC_0, ADC0, (void *)NULL);
     f7a:	2200      	movs	r2, #0
     f7c:	4904      	ldr	r1, [pc, #16]	; (f90 <ADC_0_init+0x20>)
     f7e:	4805      	ldr	r0, [pc, #20]	; (f94 <ADC_0_init+0x24>)
     f80:	4b05      	ldr	r3, [pc, #20]	; (f98 <ADC_0_init+0x28>)
     f82:	4798      	blx	r3
     f84:	bd08      	pop	{r3, pc}
     f86:	bf00      	nop
     f88:	00000f55 	.word	0x00000f55
     f8c:	00000dd9 	.word	0x00000dd9
     f90:	43001c00 	.word	0x43001c00
     f94:	20001724 	.word	0x20001724
     f98:	00001585 	.word	0x00001585

00000f9c <ADC_1_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
     f9c:	4a04      	ldr	r2, [pc, #16]	; (fb0 <ADC_1_CLOCK_init+0x14>)
     f9e:	6a13      	ldr	r3, [r2, #32]
     fa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     fa4:	6213      	str	r3, [r2, #32]
     fa6:	2240      	movs	r2, #64	; 0x40
     fa8:	4b02      	ldr	r3, [pc, #8]	; (fb4 <ADC_1_CLOCK_init+0x18>)
     faa:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
     fae:	4770      	bx	lr
     fb0:	40000800 	.word	0x40000800
     fb4:	40001c00 	.word	0x40001c00

00000fb8 <ADC_1_init>:
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void ADC_1_init(void)
{
     fb8:	b508      	push	{r3, lr}
	ADC_1_CLOCK_init();
     fba:	4b04      	ldr	r3, [pc, #16]	; (fcc <ADC_1_init+0x14>)
     fbc:	4798      	blx	r3
	ADC_1_PORT_init();
	adc_sync_init(&ADC_1, ADC1, (void *)NULL);
     fbe:	2200      	movs	r2, #0
     fc0:	4903      	ldr	r1, [pc, #12]	; (fd0 <ADC_1_init+0x18>)
     fc2:	4804      	ldr	r0, [pc, #16]	; (fd4 <ADC_1_init+0x1c>)
     fc4:	4b04      	ldr	r3, [pc, #16]	; (fd8 <ADC_1_init+0x20>)
     fc6:	4798      	blx	r3
     fc8:	bd08      	pop	{r3, pc}
     fca:	bf00      	nop
     fcc:	00000f9d 	.word	0x00000f9d
     fd0:	43002000 	.word	0x43002000
     fd4:	200017dc 	.word	0x200017dc
     fd8:	00001585 	.word	0x00001585

00000fdc <DAC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_DAC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_DAC;
     fdc:	4a04      	ldr	r2, [pc, #16]	; (ff0 <DAC_0_CLOCK_init+0x14>)
     fde:	6a13      	ldr	r3, [r2, #32]
     fe0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     fe4:	6213      	str	r3, [r2, #32]
     fe6:	2240      	movs	r2, #64	; 0x40
     fe8:	4b02      	ldr	r3, [pc, #8]	; (ff4 <DAC_0_CLOCK_init+0x18>)
     fea:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fee:	4770      	bx	lr
     ff0:	40000800 	.word	0x40000800
     ff4:	40001c00 	.word	0x40001c00

00000ff8 <DAC_0_init>:
	hri_mclk_set_APBDMASK_DAC_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, DAC_GCLK_ID, CONF_GCLK_DAC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void DAC_0_init(void)
{
     ff8:	b508      	push	{r3, lr}
	DAC_0_CLOCK_init();
     ffa:	4b03      	ldr	r3, [pc, #12]	; (1008 <DAC_0_init+0x10>)
     ffc:	4798      	blx	r3
	dac_sync_init(&DAC_0, DAC);
     ffe:	4903      	ldr	r1, [pc, #12]	; (100c <DAC_0_init+0x14>)
    1000:	4803      	ldr	r0, [pc, #12]	; (1010 <DAC_0_init+0x18>)
    1002:	4b04      	ldr	r3, [pc, #16]	; (1014 <DAC_0_init+0x1c>)
    1004:	4798      	blx	r3
    1006:	bd08      	pop	{r3, pc}
    1008:	00000fdd 	.word	0x00000fdd
    100c:	43002400 	.word	0x43002400
    1010:	2000174c 	.word	0x2000174c
    1014:	000015d1 	.word	0x000015d1

00001018 <EXTERNAL_IRQ_0_init>:
	DAC_0_PORT_init();
}

void EXTERNAL_IRQ_0_init(void)
{
    1018:	b508      	push	{r3, lr}
    101a:	2240      	movs	r2, #64	; 0x40
    101c:	4b05      	ldr	r3, [pc, #20]	; (1034 <EXTERNAL_IRQ_0_init+0x1c>)
    101e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_EIC;
    1022:	4a05      	ldr	r2, [pc, #20]	; (1038 <EXTERNAL_IRQ_0_init+0x20>)
    1024:	6953      	ldr	r3, [r2, #20]
    1026:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    102a:	6153      	str	r3, [r2, #20]
	hri_gclk_write_PCHCTRL_reg(GCLK, EIC_GCLK_ID, CONF_GCLK_EIC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBAMASK_EIC_bit(MCLK);

	ext_irq_init();
    102c:	4b03      	ldr	r3, [pc, #12]	; (103c <EXTERNAL_IRQ_0_init+0x24>)
    102e:	4798      	blx	r3
    1030:	bd08      	pop	{r3, pc}
    1032:	bf00      	nop
    1034:	40001c00 	.word	0x40001c00
    1038:	40000800 	.word	0x40000800
    103c:	00001689 	.word	0x00001689

00001040 <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
    1040:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
    1042:	4a04      	ldr	r2, [pc, #16]	; (1054 <EVENT_SYSTEM_0_init+0x14>)
    1044:	6993      	ldr	r3, [r2, #24]
    1046:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    104a:	6193      	str	r3, [r2, #24]

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);
	event_system_init();
    104c:	4b02      	ldr	r3, [pc, #8]	; (1058 <EVENT_SYSTEM_0_init+0x18>)
    104e:	4798      	blx	r3
    1050:	bd08      	pop	{r3, pc}
    1052:	bf00      	nop
    1054:	40000800 	.word	0x40000800
    1058:	00001645 	.word	0x00001645

0000105c <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
    105c:	4a02      	ldr	r2, [pc, #8]	; (1068 <FLASH_0_CLOCK_init+0xc>)
    105e:	6913      	ldr	r3, [r2, #16]
    1060:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1064:	6113      	str	r3, [r2, #16]
    1066:	4770      	bx	lr
    1068:	40000800 	.word	0x40000800

0000106c <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
    106c:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
    106e:	4b03      	ldr	r3, [pc, #12]	; (107c <FLASH_0_init+0x10>)
    1070:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
    1072:	4903      	ldr	r1, [pc, #12]	; (1080 <FLASH_0_init+0x14>)
    1074:	4803      	ldr	r0, [pc, #12]	; (1084 <FLASH_0_init+0x18>)
    1076:	4b04      	ldr	r3, [pc, #16]	; (1088 <FLASH_0_init+0x1c>)
    1078:	4798      	blx	r3
    107a:	bd08      	pop	{r3, pc}
    107c:	0000105d 	.word	0x0000105d
    1080:	41004000 	.word	0x41004000
    1084:	200016d8 	.word	0x200016d8
    1088:	000016c1 	.word	0x000016c1

0000108c <ModemData_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    108c:	4b10      	ldr	r3, [pc, #64]	; (10d0 <ModemData_PORT_init+0x44>)
    108e:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
	tmp &= ~PORT_PINCFG_PMUXEN;
    1092:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1096:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    109a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    109e:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    10a2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    10a6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    10aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    10ae:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
	tmp &= ~PORT_PINCFG_PMUXEN;
    10b2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    10b6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    10ba:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    10be:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    10c2:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    10c6:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    10ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    10ce:	4770      	bx	lr
    10d0:	41008000 	.word	0x41008000

000010d4 <ModemData_CLOCK_init>:
    10d4:	4b06      	ldr	r3, [pc, #24]	; (10f0 <ModemData_CLOCK_init+0x1c>)
    10d6:	2240      	movs	r2, #64	; 0x40
    10d8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    10dc:	224a      	movs	r2, #74	; 0x4a
    10de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
    10e2:	4a04      	ldr	r2, [pc, #16]	; (10f4 <ModemData_CLOCK_init+0x20>)
    10e4:	6993      	ldr	r3, [r2, #24]
    10e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    10ea:	6193      	str	r3, [r2, #24]
    10ec:	4770      	bx	lr
    10ee:	bf00      	nop
    10f0:	40001c00 	.word	0x40001c00
    10f4:	40000800 	.word	0x40000800

000010f8 <ModemData_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void ModemData_init(void)
{
    10f8:	b508      	push	{r3, lr}
	ModemData_CLOCK_init();
    10fa:	4b03      	ldr	r3, [pc, #12]	; (1108 <ModemData_init+0x10>)
    10fc:	4798      	blx	r3
	mdmCtrlr_DataCommInit();
    10fe:	4b03      	ldr	r3, [pc, #12]	; (110c <ModemData_init+0x14>)
    1100:	4798      	blx	r3
	//usart_sync_init(&USART_3, SERCOM3, (void *)NULL);
	//ModemUsartOsInit();
	ModemData_PORT_init();
    1102:	4b03      	ldr	r3, [pc, #12]	; (1110 <ModemData_init+0x18>)
    1104:	4798      	blx	r3
    1106:	bd08      	pop	{r3, pc}
    1108:	000010d5 	.word	0x000010d5
    110c:	00000569 	.word	0x00000569
    1110:	0000108d 	.word	0x0000108d

00001114 <SerialDebug_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1114:	4b10      	ldr	r3, [pc, #64]	; (1158 <SerialDebug_PORT_init+0x44>)
    1116:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
    111a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    111e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1122:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1126:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    112a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    112e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1132:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1136:	f893 20d7 	ldrb.w	r2, [r3, #215]	; 0xd7
	tmp &= ~PORT_PINCFG_PMUXEN;
    113a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    113e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1142:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1146:	f893 20bb 	ldrb.w	r2, [r3, #187]	; 0xbb
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    114a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    114e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1152:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
    1156:	4770      	bx	lr
    1158:	41008000 	.word	0x41008000

0000115c <SerialDebug_CLOCK_init>:
    115c:	4b06      	ldr	r3, [pc, #24]	; (1178 <SerialDebug_CLOCK_init+0x1c>)
    115e:	2240      	movs	r2, #64	; 0x40
    1160:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    1164:	224a      	movs	r2, #74	; 0x4a
    1166:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
    116a:	4a04      	ldr	r2, [pc, #16]	; (117c <SerialDebug_CLOCK_init+0x20>)
    116c:	6a13      	ldr	r3, [r2, #32]
    116e:	f043 0302 	orr.w	r3, r3, #2
    1172:	6213      	str	r3, [r2, #32]
    1174:	4770      	bx	lr
    1176:	bf00      	nop
    1178:	40001c00 	.word	0x40001c00
    117c:	40000800 	.word	0x40000800

00001180 <SerialDebug_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SerialDebug_init(void)
{
    1180:	b508      	push	{r3, lr}
	SerialDebug_CLOCK_init();
    1182:	4b03      	ldr	r3, [pc, #12]	; (1190 <SerialDebug_init+0x10>)
    1184:	4798      	blx	r3
	SerialDebugPrintInit();
    1186:	4b03      	ldr	r3, [pc, #12]	; (1194 <SerialDebug_init+0x14>)
    1188:	4798      	blx	r3
	SerialDebug_PORT_init();
    118a:	4b03      	ldr	r3, [pc, #12]	; (1198 <SerialDebug_init+0x18>)
    118c:	4798      	blx	r3
    118e:	bd08      	pop	{r3, pc}
    1190:	0000115d 	.word	0x0000115d
    1194:	00000be5 	.word	0x00000be5
    1198:	00001115 	.word	0x00001115

0000119c <delay_driver_init>:
}

void delay_driver_init(void)
{
    119c:	b508      	push	{r3, lr}
	delay_init(SysTick);
    119e:	4802      	ldr	r0, [pc, #8]	; (11a8 <delay_driver_init+0xc>)
    11a0:	4b02      	ldr	r3, [pc, #8]	; (11ac <delay_driver_init+0x10>)
    11a2:	4798      	blx	r3
    11a4:	bd08      	pop	{r3, pc}
    11a6:	bf00      	nop
    11a8:	e000e010 	.word	0xe000e010
    11ac:	00001611 	.word	0x00001611

000011b0 <PWM_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    11b0:	4a04      	ldr	r2, [pc, #16]	; (11c4 <PWM_0_CLOCK_init+0x14>)
    11b2:	6953      	ldr	r3, [r2, #20]
    11b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    11b8:	6153      	str	r3, [r2, #20]
    11ba:	2240      	movs	r2, #64	; 0x40
    11bc:	4b02      	ldr	r3, [pc, #8]	; (11c8 <PWM_0_CLOCK_init+0x18>)
    11be:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    11c2:	4770      	bx	lr
    11c4:	40000800 	.word	0x40000800
    11c8:	40001c00 	.word	0x40001c00

000011cc <PWM_0_init>:
	hri_mclk_set_APBAMASK_TC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_0_init(void)
{
    11cc:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
    11ce:	4b05      	ldr	r3, [pc, #20]	; (11e4 <PWM_0_init+0x18>)
    11d0:	4798      	blx	r3
	PWM_0_PORT_init();
	pwm_init(&PWM_0, TC0, _tc_get_pwm());
    11d2:	4b05      	ldr	r3, [pc, #20]	; (11e8 <PWM_0_init+0x1c>)
    11d4:	4798      	blx	r3
    11d6:	4602      	mov	r2, r0
    11d8:	4904      	ldr	r1, [pc, #16]	; (11ec <PWM_0_init+0x20>)
    11da:	4805      	ldr	r0, [pc, #20]	; (11f0 <PWM_0_init+0x24>)
    11dc:	4b05      	ldr	r3, [pc, #20]	; (11f4 <PWM_0_init+0x28>)
    11de:	4798      	blx	r3
    11e0:	bd08      	pop	{r3, pc}
    11e2:	bf00      	nop
    11e4:	000011b1 	.word	0x000011b1
    11e8:	00002c49 	.word	0x00002c49
    11ec:	40003800 	.word	0x40003800
    11f0:	200016a0 	.word	0x200016a0
    11f4:	0000171d 	.word	0x0000171d

000011f8 <PWM_1_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    11f8:	4a04      	ldr	r2, [pc, #16]	; (120c <PWM_1_CLOCK_init+0x14>)
    11fa:	6953      	ldr	r3, [r2, #20]
    11fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    1200:	6153      	str	r3, [r2, #20]
    1202:	2240      	movs	r2, #64	; 0x40
    1204:	4b02      	ldr	r3, [pc, #8]	; (1210 <PWM_1_CLOCK_init+0x18>)
    1206:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    120a:	4770      	bx	lr
    120c:	40000800 	.word	0x40000800
    1210:	40001c00 	.word	0x40001c00

00001214 <PWM_1_init>:
	hri_mclk_set_APBAMASK_TC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC1_GCLK_ID, CONF_GCLK_TC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_1_init(void)
{
    1214:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
    1216:	4b05      	ldr	r3, [pc, #20]	; (122c <PWM_1_init+0x18>)
    1218:	4798      	blx	r3
	PWM_1_PORT_init();
	pwm_init(&PWM_1, TC1, _tc_get_pwm());
    121a:	4b05      	ldr	r3, [pc, #20]	; (1230 <PWM_1_init+0x1c>)
    121c:	4798      	blx	r3
    121e:	4602      	mov	r2, r0
    1220:	4904      	ldr	r1, [pc, #16]	; (1234 <PWM_1_init+0x20>)
    1222:	4805      	ldr	r0, [pc, #20]	; (1238 <PWM_1_init+0x24>)
    1224:	4b05      	ldr	r3, [pc, #20]	; (123c <PWM_1_init+0x28>)
    1226:	4798      	blx	r3
    1228:	bd08      	pop	{r3, pc}
    122a:	bf00      	nop
    122c:	000011f9 	.word	0x000011f9
    1230:	00002c49 	.word	0x00002c49
    1234:	40003c00 	.word	0x40003c00
    1238:	200017c0 	.word	0x200017c0
    123c:	0000171d 	.word	0x0000171d

00001240 <PWM_2_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    1240:	4a04      	ldr	r2, [pc, #16]	; (1254 <PWM_2_CLOCK_init+0x14>)
    1242:	6993      	ldr	r3, [r2, #24]
    1244:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    1248:	6193      	str	r3, [r2, #24]
    124a:	2240      	movs	r2, #64	; 0x40
    124c:	4b02      	ldr	r3, [pc, #8]	; (1258 <PWM_2_CLOCK_init+0x18>)
    124e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    1252:	4770      	bx	lr
    1254:	40000800 	.word	0x40000800
    1258:	40001c00 	.word	0x40001c00

0000125c <PWM_2_init>:
	hri_mclk_set_APBBMASK_TC2_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC2_GCLK_ID, CONF_GCLK_TC2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_2_init(void)
{
    125c:	b508      	push	{r3, lr}
	PWM_2_CLOCK_init();
    125e:	4b05      	ldr	r3, [pc, #20]	; (1274 <PWM_2_init+0x18>)
    1260:	4798      	blx	r3
	PWM_2_PORT_init();
	pwm_init(&PWM_2, TC2, _tc_get_pwm());
    1262:	4b05      	ldr	r3, [pc, #20]	; (1278 <PWM_2_init+0x1c>)
    1264:	4798      	blx	r3
    1266:	4602      	mov	r2, r0
    1268:	4904      	ldr	r1, [pc, #16]	; (127c <PWM_2_init+0x20>)
    126a:	4805      	ldr	r0, [pc, #20]	; (1280 <PWM_2_init+0x24>)
    126c:	4b05      	ldr	r3, [pc, #20]	; (1284 <PWM_2_init+0x28>)
    126e:	4798      	blx	r3
    1270:	bd08      	pop	{r3, pc}
    1272:	bf00      	nop
    1274:	00001241 	.word	0x00001241
    1278:	00002c49 	.word	0x00002c49
    127c:	4101a000 	.word	0x4101a000
    1280:	200016bc 	.word	0x200016bc
    1284:	0000171d 	.word	0x0000171d

00001288 <TIMER_3_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TCC0;
    1288:	4a04      	ldr	r2, [pc, #16]	; (129c <TIMER_3_CLOCK_init+0x14>)
    128a:	6993      	ldr	r3, [r2, #24]
    128c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    1290:	6193      	str	r3, [r2, #24]
    1292:	2240      	movs	r2, #64	; 0x40
    1294:	4b02      	ldr	r3, [pc, #8]	; (12a0 <TIMER_3_CLOCK_init+0x18>)
    1296:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    129a:	4770      	bx	lr
    129c:	40000800 	.word	0x40000800
    12a0:	40001c00 	.word	0x40001c00

000012a4 <TIMER_3_init>:
	hri_mclk_set_APBBMASK_TCC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC0_GCLK_ID, CONF_GCLK_TCC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_3_init(void)
{
    12a4:	b508      	push	{r3, lr}
	TIMER_3_CLOCK_init();
    12a6:	4b05      	ldr	r3, [pc, #20]	; (12bc <TIMER_3_init+0x18>)
    12a8:	4798      	blx	r3
	timer_init(&TIMER_3, TCC0, _tcc_get_timer());
    12aa:	4b05      	ldr	r3, [pc, #20]	; (12c0 <TIMER_3_init+0x1c>)
    12ac:	4798      	blx	r3
    12ae:	4602      	mov	r2, r0
    12b0:	4904      	ldr	r1, [pc, #16]	; (12c4 <TIMER_3_init+0x20>)
    12b2:	4805      	ldr	r0, [pc, #20]	; (12c8 <TIMER_3_init+0x24>)
    12b4:	4b05      	ldr	r3, [pc, #20]	; (12cc <TIMER_3_init+0x28>)
    12b6:	4798      	blx	r3
    12b8:	bd08      	pop	{r3, pc}
    12ba:	bf00      	nop
    12bc:	00001289 	.word	0x00001289
    12c0:	00002701 	.word	0x00002701
    12c4:	41016000 	.word	0x41016000
    12c8:	200017e0 	.word	0x200017e0
    12cc:	00001839 	.word	0x00001839

000012d0 <TIMER_4_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TCC1;
    12d0:	4a04      	ldr	r2, [pc, #16]	; (12e4 <TIMER_4_CLOCK_init+0x14>)
    12d2:	6993      	ldr	r3, [r2, #24]
    12d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    12d8:	6193      	str	r3, [r2, #24]
    12da:	2240      	movs	r2, #64	; 0x40
    12dc:	4b02      	ldr	r3, [pc, #8]	; (12e8 <TIMER_4_CLOCK_init+0x18>)
    12de:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    12e2:	4770      	bx	lr
    12e4:	40000800 	.word	0x40000800
    12e8:	40001c00 	.word	0x40001c00

000012ec <TIMER_4_init>:
	hri_mclk_set_APBBMASK_TCC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC1_GCLK_ID, CONF_GCLK_TCC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_4_init(void)
{
    12ec:	b508      	push	{r3, lr}
	TIMER_4_CLOCK_init();
    12ee:	4b05      	ldr	r3, [pc, #20]	; (1304 <TIMER_4_init+0x18>)
    12f0:	4798      	blx	r3
	timer_init(&TIMER_4, TCC1, _tcc_get_timer());
    12f2:	4b05      	ldr	r3, [pc, #20]	; (1308 <TIMER_4_init+0x1c>)
    12f4:	4798      	blx	r3
    12f6:	4602      	mov	r2, r0
    12f8:	4904      	ldr	r1, [pc, #16]	; (130c <TIMER_4_init+0x20>)
    12fa:	4805      	ldr	r0, [pc, #20]	; (1310 <TIMER_4_init+0x24>)
    12fc:	4b05      	ldr	r3, [pc, #20]	; (1314 <TIMER_4_init+0x28>)
    12fe:	4798      	blx	r3
    1300:	bd08      	pop	{r3, pc}
    1302:	bf00      	nop
    1304:	000012d1 	.word	0x000012d1
    1308:	00002701 	.word	0x00002701
    130c:	41018000 	.word	0x41018000
    1310:	20001728 	.word	0x20001728
    1314:	00001839 	.word	0x00001839

00001318 <TIMER_5_CLOCK_init>:
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TCC2;
    1318:	4a04      	ldr	r2, [pc, #16]	; (132c <TIMER_5_CLOCK_init+0x14>)
    131a:	69d3      	ldr	r3, [r2, #28]
    131c:	f043 0308 	orr.w	r3, r3, #8
    1320:	61d3      	str	r3, [r2, #28]
    1322:	2240      	movs	r2, #64	; 0x40
    1324:	4b02      	ldr	r3, [pc, #8]	; (1330 <TIMER_5_CLOCK_init+0x18>)
    1326:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    132a:	4770      	bx	lr
    132c:	40000800 	.word	0x40000800
    1330:	40001c00 	.word	0x40001c00

00001334 <TIMER_5_init>:
	hri_mclk_set_APBCMASK_TCC2_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC2_GCLK_ID, CONF_GCLK_TCC2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_5_init(void)
{
    1334:	b508      	push	{r3, lr}
	TIMER_5_CLOCK_init();
    1336:	4b05      	ldr	r3, [pc, #20]	; (134c <TIMER_5_init+0x18>)
    1338:	4798      	blx	r3
	timer_init(&TIMER_5, TCC2, _tcc_get_timer());
    133a:	4b05      	ldr	r3, [pc, #20]	; (1350 <TIMER_5_init+0x1c>)
    133c:	4798      	blx	r3
    133e:	4602      	mov	r2, r0
    1340:	4904      	ldr	r1, [pc, #16]	; (1354 <TIMER_5_init+0x20>)
    1342:	4805      	ldr	r0, [pc, #20]	; (1358 <TIMER_5_init+0x24>)
    1344:	4b05      	ldr	r3, [pc, #20]	; (135c <TIMER_5_init+0x28>)
    1346:	4798      	blx	r3
    1348:	bd08      	pop	{r3, pc}
    134a:	bf00      	nop
    134c:	00001319 	.word	0x00001319
    1350:	00002701 	.word	0x00002701
    1354:	42000c00 	.word	0x42000c00
    1358:	20001780 	.word	0x20001780
    135c:	00001839 	.word	0x00001839

00001360 <TIMER_6_CLOCK_init>:
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TCC3;
    1360:	4a04      	ldr	r2, [pc, #16]	; (1374 <TIMER_6_CLOCK_init+0x14>)
    1362:	69d3      	ldr	r3, [r2, #28]
    1364:	f043 0310 	orr.w	r3, r3, #16
    1368:	61d3      	str	r3, [r2, #28]
    136a:	2240      	movs	r2, #64	; 0x40
    136c:	4b02      	ldr	r3, [pc, #8]	; (1378 <TIMER_6_CLOCK_init+0x18>)
    136e:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    1372:	4770      	bx	lr
    1374:	40000800 	.word	0x40000800
    1378:	40001c00 	.word	0x40001c00

0000137c <TIMER_6_init>:
	hri_mclk_set_APBCMASK_TCC3_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC3_GCLK_ID, CONF_GCLK_TCC3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_6_init(void)
{
    137c:	b508      	push	{r3, lr}
	TIMER_6_CLOCK_init();
    137e:	4b05      	ldr	r3, [pc, #20]	; (1394 <TIMER_6_init+0x18>)
    1380:	4798      	blx	r3
	timer_init(&TIMER_6, TCC3, _tcc_get_timer());
    1382:	4b05      	ldr	r3, [pc, #20]	; (1398 <TIMER_6_init+0x1c>)
    1384:	4798      	blx	r3
    1386:	4602      	mov	r2, r0
    1388:	4904      	ldr	r1, [pc, #16]	; (139c <TIMER_6_init+0x20>)
    138a:	4805      	ldr	r0, [pc, #20]	; (13a0 <TIMER_6_init+0x24>)
    138c:	4b05      	ldr	r3, [pc, #20]	; (13a4 <TIMER_6_init+0x28>)
    138e:	4798      	blx	r3
    1390:	bd08      	pop	{r3, pc}
    1392:	bf00      	nop
    1394:	00001361 	.word	0x00001361
    1398:	00002701 	.word	0x00002701
    139c:	42001000 	.word	0x42001000
    13a0:	200017a0 	.word	0x200017a0
    13a4:	00001839 	.word	0x00001839

000013a8 <TIMER_7_CLOCK_init>:
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_TCC4;
    13a8:	4a04      	ldr	r2, [pc, #16]	; (13bc <TIMER_7_CLOCK_init+0x14>)
    13aa:	6a13      	ldr	r3, [r2, #32]
    13ac:	f043 0310 	orr.w	r3, r3, #16
    13b0:	6213      	str	r3, [r2, #32]
    13b2:	2240      	movs	r2, #64	; 0x40
    13b4:	4b02      	ldr	r3, [pc, #8]	; (13c0 <TIMER_7_CLOCK_init+0x18>)
    13b6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    13ba:	4770      	bx	lr
    13bc:	40000800 	.word	0x40000800
    13c0:	40001c00 	.word	0x40001c00

000013c4 <TIMER_7_init>:
	hri_mclk_set_APBDMASK_TCC4_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC4_GCLK_ID, CONF_GCLK_TCC4_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_7_init(void)
{
    13c4:	b508      	push	{r3, lr}
	TIMER_7_CLOCK_init();
    13c6:	4b05      	ldr	r3, [pc, #20]	; (13dc <TIMER_7_init+0x18>)
    13c8:	4798      	blx	r3
	timer_init(&TIMER_7, TCC4, _tcc_get_timer());
    13ca:	4b05      	ldr	r3, [pc, #20]	; (13e0 <TIMER_7_init+0x1c>)
    13cc:	4798      	blx	r3
    13ce:	4602      	mov	r2, r0
    13d0:	4904      	ldr	r1, [pc, #16]	; (13e4 <TIMER_7_init+0x20>)
    13d2:	4805      	ldr	r0, [pc, #20]	; (13e8 <TIMER_7_init+0x24>)
    13d4:	4b05      	ldr	r3, [pc, #20]	; (13ec <TIMER_7_init+0x28>)
    13d6:	4798      	blx	r3
    13d8:	bd08      	pop	{r3, pc}
    13da:	bf00      	nop
    13dc:	000013a9 	.word	0x000013a9
    13e0:	00002701 	.word	0x00002701
    13e4:	43001000 	.word	0x43001000
    13e8:	200016f4 	.word	0x200016f4
    13ec:	00001839 	.word	0x00001839

000013f0 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
    13f0:	4a02      	ldr	r2, [pc, #8]	; (13fc <WDT_0_CLOCK_init+0xc>)
    13f2:	6953      	ldr	r3, [r2, #20]
    13f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    13f8:	6153      	str	r3, [r2, #20]
    13fa:	4770      	bx	lr
    13fc:	40000800 	.word	0x40000800

00001400 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
    1400:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
    1402:	4b06      	ldr	r3, [pc, #24]	; (141c <WDT_0_init+0x1c>)
    1404:	4798      	blx	r3
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, don't need init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
    1406:	2252      	movs	r2, #82	; 0x52
    1408:	4905      	ldr	r1, [pc, #20]	; (1420 <WDT_0_init+0x20>)
    140a:	2001      	movs	r0, #1
    140c:	4b05      	ldr	r3, [pc, #20]	; (1424 <WDT_0_init+0x24>)
    140e:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
    1410:	4805      	ldr	r0, [pc, #20]	; (1428 <WDT_0_init+0x28>)
    1412:	4b06      	ldr	r3, [pc, #24]	; (142c <WDT_0_init+0x2c>)
    1414:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
    1416:	4b06      	ldr	r3, [pc, #24]	; (1430 <WDT_0_init+0x30>)
    1418:	4798      	blx	r3
    141a:	bd08      	pop	{r3, pc}
    141c:	000013f1 	.word	0x000013f1
    1420:	00004520 	.word	0x00004520
    1424:	0000187d 	.word	0x0000187d
    1428:	20001748 	.word	0x20001748
    142c:	40002000 	.word	0x40002000
    1430:	00002cc5 	.word	0x00002cc5

00001434 <system_init>:
	wdt_init(&WDT_0, WDT);
}

void system_init(void)
{
    1434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
    1438:	4b28      	ldr	r3, [pc, #160]	; (14dc <system_init+0xa8>)
    143a:	4798      	blx	r3
	init_mcu();

	AC_0_init();
    143c:	4b28      	ldr	r3, [pc, #160]	; (14e0 <system_init+0xac>)
    143e:	4798      	blx	r3

	ADC_0_init();
    1440:	4b28      	ldr	r3, [pc, #160]	; (14e4 <system_init+0xb0>)
    1442:	4798      	blx	r3

	ADC_1_init();
    1444:	4b28      	ldr	r3, [pc, #160]	; (14e8 <system_init+0xb4>)
    1446:	4798      	blx	r3

	DAC_0_init();
    1448:	4b28      	ldr	r3, [pc, #160]	; (14ec <system_init+0xb8>)
    144a:	4798      	blx	r3

	EXTERNAL_IRQ_0_init();
    144c:	4b28      	ldr	r3, [pc, #160]	; (14f0 <system_init+0xbc>)
    144e:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    1450:	4b28      	ldr	r3, [pc, #160]	; (14f4 <system_init+0xc0>)
    1452:	4798      	blx	r3

	FLASH_0_init();
    1454:	4b28      	ldr	r3, [pc, #160]	; (14f8 <system_init+0xc4>)
    1456:	4798      	blx	r3

	SerialDebug_init();
    1458:	4b28      	ldr	r3, [pc, #160]	; (14fc <system_init+0xc8>)
    145a:	4798      	blx	r3
	
	ModemData_init();
    145c:	4b28      	ldr	r3, [pc, #160]	; (1500 <system_init+0xcc>)
    145e:	4798      	blx	r3

	delay_driver_init();
    1460:	4b28      	ldr	r3, [pc, #160]	; (1504 <system_init+0xd0>)
    1462:	4798      	blx	r3

	PWM_0_init();
    1464:	4b28      	ldr	r3, [pc, #160]	; (1508 <system_init+0xd4>)
    1466:	4798      	blx	r3

	PWM_1_init();
    1468:	4b28      	ldr	r3, [pc, #160]	; (150c <system_init+0xd8>)
    146a:	4798      	blx	r3

	PWM_2_init();
    146c:	4b28      	ldr	r3, [pc, #160]	; (1510 <system_init+0xdc>)
    146e:	4798      	blx	r3
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    1470:	4c28      	ldr	r4, [pc, #160]	; (1514 <system_init+0xe0>)
    1472:	69a3      	ldr	r3, [r4, #24]
    1474:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    1478:	61a3      	str	r3, [r4, #24]
    147a:	4f27      	ldr	r7, [pc, #156]	; (1518 <system_init+0xe4>)
    147c:	f04f 0840 	mov.w	r8, #64	; 0x40
    1480:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_0, TC3, _tc_get_timer());
    1484:	4e25      	ldr	r6, [pc, #148]	; (151c <system_init+0xe8>)
    1486:	47b0      	blx	r6
    1488:	4602      	mov	r2, r0
    148a:	4925      	ldr	r1, [pc, #148]	; (1520 <system_init+0xec>)
    148c:	4825      	ldr	r0, [pc, #148]	; (1524 <system_init+0xf0>)
    148e:	4d26      	ldr	r5, [pc, #152]	; (1528 <system_init+0xf4>)
    1490:	47a8      	blx	r5
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC4;
    1492:	69e3      	ldr	r3, [r4, #28]
    1494:	f043 0320 	orr.w	r3, r3, #32
    1498:	61e3      	str	r3, [r4, #28]
    149a:	f8c7 80f8 	str.w	r8, [r7, #248]	; 0xf8
	timer_init(&TIMER_1, TC4, _tc_get_timer());
    149e:	47b0      	blx	r6
    14a0:	4602      	mov	r2, r0
    14a2:	4922      	ldr	r1, [pc, #136]	; (152c <system_init+0xf8>)
    14a4:	4822      	ldr	r0, [pc, #136]	; (1530 <system_init+0xfc>)
    14a6:	47a8      	blx	r5
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC5;
    14a8:	69e3      	ldr	r3, [r4, #28]
    14aa:	ea43 0308 	orr.w	r3, r3, r8
    14ae:	61e3      	str	r3, [r4, #28]
    14b0:	f8c7 80f8 	str.w	r8, [r7, #248]	; 0xf8
	timer_init(&TIMER_2, TC5, _tc_get_timer());
    14b4:	47b0      	blx	r6
    14b6:	4602      	mov	r2, r0
    14b8:	491e      	ldr	r1, [pc, #120]	; (1534 <system_init+0x100>)
    14ba:	481f      	ldr	r0, [pc, #124]	; (1538 <system_init+0x104>)
    14bc:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
    14be:	4b1f      	ldr	r3, [pc, #124]	; (153c <system_init+0x108>)
    14c0:	4798      	blx	r3

	TIMER_4_init();
    14c2:	4b1f      	ldr	r3, [pc, #124]	; (1540 <system_init+0x10c>)
    14c4:	4798      	blx	r3

	TIMER_5_init();
    14c6:	4b1f      	ldr	r3, [pc, #124]	; (1544 <system_init+0x110>)
    14c8:	4798      	blx	r3

	TIMER_6_init();
    14ca:	4b1f      	ldr	r3, [pc, #124]	; (1548 <system_init+0x114>)
    14cc:	4798      	blx	r3

	TIMER_7_init();
    14ce:	4b1f      	ldr	r3, [pc, #124]	; (154c <system_init+0x118>)
    14d0:	4798      	blx	r3

	WDT_0_init();
    14d2:	4b1f      	ldr	r3, [pc, #124]	; (1550 <system_init+0x11c>)
    14d4:	4798      	blx	r3
    14d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    14da:	bf00      	nop
    14dc:	00001bc9 	.word	0x00001bc9
    14e0:	00000db9 	.word	0x00000db9
    14e4:	00000f71 	.word	0x00000f71
    14e8:	00000fb9 	.word	0x00000fb9
    14ec:	00000ff9 	.word	0x00000ff9
    14f0:	00001019 	.word	0x00001019
    14f4:	00001041 	.word	0x00001041
    14f8:	0000106d 	.word	0x0000106d
    14fc:	00001181 	.word	0x00001181
    1500:	000010f9 	.word	0x000010f9
    1504:	0000119d 	.word	0x0000119d
    1508:	000011cd 	.word	0x000011cd
    150c:	00001215 	.word	0x00001215
    1510:	0000125d 	.word	0x0000125d
    1514:	40000800 	.word	0x40000800
    1518:	40001c00 	.word	0x40001c00
    151c:	00002c41 	.word	0x00002c41
    1520:	4101c000 	.word	0x4101c000
    1524:	20001800 	.word	0x20001800
    1528:	00001839 	.word	0x00001839
    152c:	42001400 	.word	0x42001400
    1530:	20001760 	.word	0x20001760
    1534:	42001800 	.word	0x42001800
    1538:	20001680 	.word	0x20001680
    153c:	000012a5 	.word	0x000012a5
    1540:	000012ed 	.word	0x000012ed
    1544:	00001335 	.word	0x00001335
    1548:	0000137d 	.word	0x0000137d
    154c:	000013c5 	.word	0x000013c5
    1550:	00001401 	.word	0x00001401

00001554 <ac_sync_init>:

/**
 * \brief Initialize the AC HAL instance and hardware.
 */
int32_t ac_sync_init(struct ac_sync_descriptor *const descr, void *const hw)
{
    1554:	b538      	push	{r3, r4, r5, lr}
    1556:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    1558:	4605      	mov	r5, r0
    155a:	b158      	cbz	r0, 1574 <ac_sync_init+0x20>
    155c:	1c08      	adds	r0, r1, #0
    155e:	bf18      	it	ne
    1560:	2001      	movne	r0, #1
    1562:	223b      	movs	r2, #59	; 0x3b
    1564:	4904      	ldr	r1, [pc, #16]	; (1578 <ac_sync_init+0x24>)
    1566:	4b05      	ldr	r3, [pc, #20]	; (157c <ac_sync_init+0x28>)
    1568:	4798      	blx	r3

	return _ac_sync_init(&descr->device, hw);
    156a:	4621      	mov	r1, r4
    156c:	4628      	mov	r0, r5
    156e:	4b04      	ldr	r3, [pc, #16]	; (1580 <ac_sync_init+0x2c>)
    1570:	4798      	blx	r3
}
    1572:	bd38      	pop	{r3, r4, r5, pc}
    1574:	2000      	movs	r0, #0
    1576:	e7f4      	b.n	1562 <ac_sync_init+0xe>
    1578:	0000453c 	.word	0x0000453c
    157c:	0000187d 	.word	0x0000187d
    1580:	00001a91 	.word	0x00001a91

00001584 <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
    1584:	b538      	push	{r3, r4, r5, lr}
    1586:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    1588:	4605      	mov	r5, r0
    158a:	b158      	cbz	r0, 15a4 <adc_sync_init+0x20>
    158c:	1c08      	adds	r0, r1, #0
    158e:	bf18      	it	ne
    1590:	2001      	movne	r0, #1
    1592:	2243      	movs	r2, #67	; 0x43
    1594:	4904      	ldr	r1, [pc, #16]	; (15a8 <adc_sync_init+0x24>)
    1596:	4b05      	ldr	r3, [pc, #20]	; (15ac <adc_sync_init+0x28>)
    1598:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
    159a:	4621      	mov	r1, r4
    159c:	4628      	mov	r0, r5
    159e:	4b04      	ldr	r3, [pc, #16]	; (15b0 <adc_sync_init+0x2c>)
    15a0:	4798      	blx	r3
}
    15a2:	bd38      	pop	{r3, r4, r5, pc}
    15a4:	2000      	movs	r0, #0
    15a6:	e7f4      	b.n	1592 <adc_sync_init+0xe>
    15a8:	00004558 	.word	0x00004558
    15ac:	0000187d 	.word	0x0000187d
    15b0:	00001b69 	.word	0x00001b69

000015b4 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    15b4:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    15b8:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    15ba:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    15bc:	f3bf 8f5f 	dmb	sy
    15c0:	4770      	bx	lr

000015c2 <atomic_leave_critical>:
    15c2:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    15c6:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    15c8:	f383 8810 	msr	PRIMASK, r3
    15cc:	4770      	bx	lr
	...

000015d0 <dac_sync_init>:

/**
 * \brief Initialize the DAC HAL instance and hardware.
 */
int32_t dac_sync_init(struct dac_sync_descriptor *const descr, void *const hw)
{
    15d0:	b538      	push	{r3, r4, r5, lr}
    15d2:	460d      	mov	r5, r1
	uint8_t i;
	int32_t rc;

	ASSERT(descr && hw);
    15d4:	4604      	mov	r4, r0
    15d6:	b198      	cbz	r0, 1600 <dac_sync_init+0x30>
    15d8:	1c08      	adds	r0, r1, #0
    15da:	bf18      	it	ne
    15dc:	2001      	movne	r0, #1
    15de:	223c      	movs	r2, #60	; 0x3c
    15e0:	4908      	ldr	r1, [pc, #32]	; (1604 <dac_sync_init+0x34>)
    15e2:	4b09      	ldr	r3, [pc, #36]	; (1608 <dac_sync_init+0x38>)
    15e4:	4798      	blx	r3

	rc = _dac_sync_init(&descr->device, hw);
    15e6:	4629      	mov	r1, r5
    15e8:	4620      	mov	r0, r4
    15ea:	4b08      	ldr	r3, [pc, #32]	; (160c <dac_sync_init+0x3c>)
    15ec:	4798      	blx	r3
	if (rc) {
    15ee:	4602      	mov	r2, r0
    15f0:	b920      	cbnz	r0, 15fc <dac_sync_init+0x2c>
		return rc;
	}

	for (i = 0; i < CHANNEL_NUM; i++) {
		descr->sel_ch[i].buffer = NULL;
    15f2:	2300      	movs	r3, #0
    15f4:	6063      	str	r3, [r4, #4]
		descr->sel_ch[i].length = 0;
    15f6:	60a3      	str	r3, [r4, #8]
		descr->sel_ch[i].buffer = NULL;
    15f8:	60e3      	str	r3, [r4, #12]
		descr->sel_ch[i].length = 0;
    15fa:	6123      	str	r3, [r4, #16]
	}

	return ERR_NONE;
}
    15fc:	4610      	mov	r0, r2
    15fe:	bd38      	pop	{r3, r4, r5, pc}
    1600:	2000      	movs	r0, #0
    1602:	e7ec      	b.n	15de <dac_sync_init+0xe>
    1604:	00004574 	.word	0x00004574
    1608:	0000187d 	.word	0x0000187d
    160c:	00001c81 	.word	0x00001c81

00001610 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    1610:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    1612:	4b02      	ldr	r3, [pc, #8]	; (161c <delay_init+0xc>)
    1614:	6018      	str	r0, [r3, #0]
    1616:	4b02      	ldr	r3, [pc, #8]	; (1620 <delay_init+0x10>)
    1618:	4798      	blx	r3
    161a:	bd08      	pop	{r3, pc}
    161c:	20000760 	.word	0x20000760
    1620:	000023fd 	.word	0x000023fd

00001624 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    1624:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    1626:	4b04      	ldr	r3, [pc, #16]	; (1638 <delay_ms+0x14>)
    1628:	681c      	ldr	r4, [r3, #0]
    162a:	4b04      	ldr	r3, [pc, #16]	; (163c <delay_ms+0x18>)
    162c:	4798      	blx	r3
    162e:	4601      	mov	r1, r0
    1630:	4620      	mov	r0, r4
    1632:	4b03      	ldr	r3, [pc, #12]	; (1640 <delay_ms+0x1c>)
    1634:	4798      	blx	r3
    1636:	bd10      	pop	{r4, pc}
    1638:	20000760 	.word	0x20000760
    163c:	00001bbd 	.word	0x00001bbd
    1640:	00002411 	.word	0x00002411

00001644 <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    1644:	b508      	push	{r3, lr}
	return _event_system_init();
    1646:	4b01      	ldr	r3, [pc, #4]	; (164c <event_system_init+0x8>)
    1648:	4798      	blx	r3
}
    164a:	bd08      	pop	{r3, pc}
    164c:	00001ebd 	.word	0x00001ebd

00001650 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
    1650:	b570      	push	{r4, r5, r6, lr}
		middle = (upper + lower) >> 1;
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
    1652:	4b0c      	ldr	r3, [pc, #48]	; (1684 <process_ext_irq+0x34>)
    1654:	685c      	ldr	r4, [r3, #4]
    1656:	42a0      	cmp	r0, r4
    1658:	d00e      	beq.n	1678 <process_ext_irq+0x28>
    165a:	2301      	movs	r3, #1
    165c:	2100      	movs	r1, #0
			}
			return;
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
    165e:	461e      	mov	r6, r3
		} else {
			upper = middle - 1;
    1660:	25ff      	movs	r5, #255	; 0xff
    1662:	e003      	b.n	166c <process_ext_irq+0x1c>
    1664:	462b      	mov	r3, r5
		if (middle >= EXT_IRQ_AMOUNT) {
    1666:	185a      	adds	r2, r3, r1
    1668:	0852      	lsrs	r2, r2, #1
    166a:	d104      	bne.n	1676 <process_ext_irq+0x26>
		if (ext_irqs[middle].pin < pin) {
    166c:	42a0      	cmp	r0, r4
    166e:	d9f9      	bls.n	1664 <process_ext_irq+0x14>
	while (upper >= lower) {
    1670:	b13b      	cbz	r3, 1682 <process_ext_irq+0x32>
			lower = middle + 1;
    1672:	4631      	mov	r1, r6
    1674:	e7f7      	b.n	1666 <process_ext_irq+0x16>
    1676:	bd70      	pop	{r4, r5, r6, pc}
			if (ext_irqs[middle].cb) {
    1678:	4b02      	ldr	r3, [pc, #8]	; (1684 <process_ext_irq+0x34>)
    167a:	681b      	ldr	r3, [r3, #0]
    167c:	b10b      	cbz	r3, 1682 <process_ext_irq+0x32>
				ext_irqs[middle].cb();
    167e:	4798      	blx	r3
    1680:	bd70      	pop	{r4, r5, r6, pc}
    1682:	bd70      	pop	{r4, r5, r6, pc}
    1684:	20000764 	.word	0x20000764

00001688 <ext_irq_init>:
{
    1688:	b508      	push	{r3, lr}
		ext_irqs[i].pin = 0xFFFFFFFF;
    168a:	4b05      	ldr	r3, [pc, #20]	; (16a0 <ext_irq_init+0x18>)
    168c:	f04f 32ff 	mov.w	r2, #4294967295
    1690:	605a      	str	r2, [r3, #4]
		ext_irqs[i].cb  = NULL;
    1692:	2200      	movs	r2, #0
    1694:	601a      	str	r2, [r3, #0]
	return _ext_irq_init(process_ext_irq);
    1696:	4803      	ldr	r0, [pc, #12]	; (16a4 <ext_irq_init+0x1c>)
    1698:	4b03      	ldr	r3, [pc, #12]	; (16a8 <ext_irq_init+0x20>)
    169a:	4798      	blx	r3
}
    169c:	bd08      	pop	{r3, pc}
    169e:	bf00      	nop
    16a0:	20000764 	.word	0x20000764
    16a4:	00001651 	.word	0x00001651
    16a8:	00001e3d 	.word	0x00001e3d

000016ac <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    16ac:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    16ae:	6943      	ldr	r3, [r0, #20]
    16b0:	b103      	cbz	r3, 16b4 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    16b2:	4798      	blx	r3
    16b4:	bd08      	pop	{r3, pc}

000016b6 <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    16b6:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    16b8:	6983      	ldr	r3, [r0, #24]
    16ba:	b103      	cbz	r3, 16be <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    16bc:	4798      	blx	r3
    16be:	bd08      	pop	{r3, pc}

000016c0 <flash_init>:
{
    16c0:	b538      	push	{r3, r4, r5, lr}
    16c2:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    16c4:	4604      	mov	r4, r0
    16c6:	b190      	cbz	r0, 16ee <flash_init+0x2e>
    16c8:	1c08      	adds	r0, r1, #0
    16ca:	bf18      	it	ne
    16cc:	2001      	movne	r0, #1
    16ce:	2242      	movs	r2, #66	; 0x42
    16d0:	4908      	ldr	r1, [pc, #32]	; (16f4 <flash_init+0x34>)
    16d2:	4b09      	ldr	r3, [pc, #36]	; (16f8 <flash_init+0x38>)
    16d4:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    16d6:	4629      	mov	r1, r5
    16d8:	4620      	mov	r0, r4
    16da:	4b08      	ldr	r3, [pc, #32]	; (16fc <flash_init+0x3c>)
    16dc:	4798      	blx	r3
	if (rc) {
    16de:	4603      	mov	r3, r0
    16e0:	b918      	cbnz	r0, 16ea <flash_init+0x2a>
	flash->dev.flash_cb.ready_cb = flash_ready;
    16e2:	4a07      	ldr	r2, [pc, #28]	; (1700 <flash_init+0x40>)
    16e4:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    16e6:	4a07      	ldr	r2, [pc, #28]	; (1704 <flash_init+0x44>)
    16e8:	6062      	str	r2, [r4, #4]
}
    16ea:	4618      	mov	r0, r3
    16ec:	bd38      	pop	{r3, r4, r5, pc}
    16ee:	2000      	movs	r0, #0
    16f0:	e7ed      	b.n	16ce <flash_init+0xe>
    16f2:	bf00      	nop
    16f4:	00004590 	.word	0x00004590
    16f8:	0000187d 	.word	0x0000187d
    16fc:	00001ff9 	.word	0x00001ff9
    1700:	000016ad 	.word	0x000016ad
    1704:	000016b7 	.word	0x000016b7

00001708 <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
    1708:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
    170a:	6943      	ldr	r3, [r0, #20]
    170c:	b103      	cbz	r3, 1710 <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
    170e:	4798      	blx	r3
    1710:	bd08      	pop	{r3, pc}

00001712 <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
    1712:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
    1714:	6983      	ldr	r3, [r0, #24]
    1716:	b103      	cbz	r3, 171a <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
    1718:	4798      	blx	r3
    171a:	bd08      	pop	{r3, pc}

0000171c <pwm_init>:
{
    171c:	b538      	push	{r3, r4, r5, lr}
    171e:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    1720:	4604      	mov	r4, r0
    1722:	b180      	cbz	r0, 1746 <pwm_init+0x2a>
    1724:	1c08      	adds	r0, r1, #0
    1726:	bf18      	it	ne
    1728:	2001      	movne	r0, #1
    172a:	223d      	movs	r2, #61	; 0x3d
    172c:	4907      	ldr	r1, [pc, #28]	; (174c <pwm_init+0x30>)
    172e:	4b08      	ldr	r3, [pc, #32]	; (1750 <pwm_init+0x34>)
    1730:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
    1732:	4629      	mov	r1, r5
    1734:	4620      	mov	r0, r4
    1736:	4b07      	ldr	r3, [pc, #28]	; (1754 <pwm_init+0x38>)
    1738:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
    173a:	4b07      	ldr	r3, [pc, #28]	; (1758 <pwm_init+0x3c>)
    173c:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
    173e:	4b07      	ldr	r3, [pc, #28]	; (175c <pwm_init+0x40>)
    1740:	6063      	str	r3, [r4, #4]
}
    1742:	2000      	movs	r0, #0
    1744:	bd38      	pop	{r3, r4, r5, pc}
    1746:	2000      	movs	r0, #0
    1748:	e7ef      	b.n	172a <pwm_init+0xe>
    174a:	bf00      	nop
    174c:	000045a8 	.word	0x000045a8
    1750:	0000187d 	.word	0x0000187d
    1754:	00002b29 	.word	0x00002b29
    1758:	00001709 	.word	0x00001709
    175c:	00001713 	.word	0x00001713

00001760 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    1760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1762:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    1764:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    1766:	b12f      	cbz	r7, 1774 <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    1768:	688d      	ldr	r5, [r1, #8]
    176a:	463c      	mov	r4, r7
    176c:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    176e:	f1c2 0e01 	rsb	lr, r2, #1
    1772:	e00b      	b.n	178c <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    1774:	4b0e      	ldr	r3, [pc, #56]	; (17b0 <timer_add_timer_task+0x50>)
    1776:	4798      	blx	r3
		return;
    1778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    177a:	4473      	add	r3, lr
    177c:	68a0      	ldr	r0, [r4, #8]
    177e:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    1780:	42ab      	cmp	r3, r5
    1782:	d20a      	bcs.n	179a <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    1784:	6823      	ldr	r3, [r4, #0]
    1786:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1788:	b153      	cbz	r3, 17a0 <timer_add_timer_task+0x40>
    178a:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    178c:	6863      	ldr	r3, [r4, #4]
    178e:	4293      	cmp	r3, r2
    1790:	d8f3      	bhi.n	177a <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    1792:	68a0      	ldr	r0, [r4, #8]
    1794:	4403      	add	r3, r0
    1796:	1a9b      	subs	r3, r3, r2
    1798:	e7f2      	b.n	1780 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    179a:	42a7      	cmp	r7, r4
    179c:	d004      	beq.n	17a8 <timer_add_timer_task+0x48>
    179e:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    17a0:	4620      	mov	r0, r4
    17a2:	4b04      	ldr	r3, [pc, #16]	; (17b4 <timer_add_timer_task+0x54>)
    17a4:	4798      	blx	r3
    17a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    17a8:	4660      	mov	r0, ip
    17aa:	4b01      	ldr	r3, [pc, #4]	; (17b0 <timer_add_timer_task+0x50>)
    17ac:	4798      	blx	r3
    17ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    17b0:	000018a5 	.word	0x000018a5
    17b4:	000018d1 	.word	0x000018d1

000017b8 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    17b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    17bc:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    17be:	6907      	ldr	r7, [r0, #16]
    17c0:	3701      	adds	r7, #1
    17c2:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    17c4:	7e03      	ldrb	r3, [r0, #24]
    17c6:	f013 0f01 	tst.w	r3, #1
    17ca:	d113      	bne.n	17f4 <timer_process_counted+0x3c>
    17cc:	7e03      	ldrb	r3, [r0, #24]
    17ce:	f013 0f02 	tst.w	r3, #2
    17d2:	d10f      	bne.n	17f4 <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    17d4:	b354      	cbz	r4, 182c <timer_process_counted+0x74>
    17d6:	6863      	ldr	r3, [r4, #4]
    17d8:	1afb      	subs	r3, r7, r3
    17da:	68a2      	ldr	r2, [r4, #8]
    17dc:	4293      	cmp	r3, r2
    17de:	d307      	bcc.n	17f0 <timer_process_counted+0x38>
    17e0:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    17e2:	f100 0814 	add.w	r8, r0, #20
    17e6:	f8df 9048 	ldr.w	r9, [pc, #72]	; 1830 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    17ea:	f8df a048 	ldr.w	sl, [pc, #72]	; 1834 <timer_process_counted+0x7c>
    17ee:	e012      	b.n	1816 <timer_process_counted+0x5e>
    17f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    17f4:	7e03      	ldrb	r3, [r0, #24]
    17f6:	f043 0302 	orr.w	r3, r3, #2
    17fa:	7603      	strb	r3, [r0, #24]
		return;
    17fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1800:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    1802:	68e3      	ldr	r3, [r4, #12]
    1804:	4620      	mov	r0, r4
    1806:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    1808:	b185      	cbz	r5, 182c <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    180a:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    180c:	686b      	ldr	r3, [r5, #4]
    180e:	1afb      	subs	r3, r7, r3
    1810:	68aa      	ldr	r2, [r5, #8]
    1812:	4293      	cmp	r3, r2
    1814:	d30a      	bcc.n	182c <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    1816:	4640      	mov	r0, r8
    1818:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    181a:	7c23      	ldrb	r3, [r4, #16]
    181c:	2b01      	cmp	r3, #1
    181e:	d1ef      	bne.n	1800 <timer_process_counted+0x48>
			tmp->time_label = time;
    1820:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    1822:	463a      	mov	r2, r7
    1824:	4621      	mov	r1, r4
    1826:	4640      	mov	r0, r8
    1828:	47d0      	blx	sl
    182a:	e7e9      	b.n	1800 <timer_process_counted+0x48>
    182c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1830:	000018d9 	.word	0x000018d9
    1834:	00001761 	.word	0x00001761

00001838 <timer_init>:
{
    1838:	b570      	push	{r4, r5, r6, lr}
    183a:	460e      	mov	r6, r1
    183c:	4615      	mov	r5, r2
	ASSERT(descr && hw && func);
    183e:	4604      	mov	r4, r0
    1840:	b190      	cbz	r0, 1868 <timer_init+0x30>
    1842:	b199      	cbz	r1, 186c <timer_init+0x34>
    1844:	1c10      	adds	r0, r2, #0
    1846:	bf18      	it	ne
    1848:	2001      	movne	r0, #1
    184a:	2245      	movs	r2, #69	; 0x45
    184c:	4908      	ldr	r1, [pc, #32]	; (1870 <timer_init+0x38>)
    184e:	4b09      	ldr	r3, [pc, #36]	; (1874 <timer_init+0x3c>)
    1850:	4798      	blx	r3
	descr->func = func;
    1852:	4620      	mov	r0, r4
    1854:	f840 5b04 	str.w	r5, [r0], #4
	descr->func->init(&descr->device, hw);
    1858:	682b      	ldr	r3, [r5, #0]
    185a:	4631      	mov	r1, r6
    185c:	4798      	blx	r3
	descr->time                           = 0;
    185e:	2000      	movs	r0, #0
    1860:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    1862:	4b05      	ldr	r3, [pc, #20]	; (1878 <timer_init+0x40>)
    1864:	6063      	str	r3, [r4, #4]
}
    1866:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    1868:	2000      	movs	r0, #0
    186a:	e7ee      	b.n	184a <timer_init+0x12>
    186c:	2000      	movs	r0, #0
    186e:	e7ec      	b.n	184a <timer_init+0x12>
    1870:	000045c0 	.word	0x000045c0
    1874:	0000187d 	.word	0x0000187d
    1878:	000017b9 	.word	0x000017b9

0000187c <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    187c:	b900      	cbnz	r0, 1880 <assert+0x4>
		__asm("BKPT #0");
    187e:	be00      	bkpt	0x0000
    1880:	4770      	bx	lr

00001882 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    1882:	6803      	ldr	r3, [r0, #0]
    1884:	b14b      	cbz	r3, 189a <is_list_element+0x18>
		if (it == element) {
    1886:	428b      	cmp	r3, r1
    1888:	d009      	beq.n	189e <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    188a:	681b      	ldr	r3, [r3, #0]
    188c:	b11b      	cbz	r3, 1896 <is_list_element+0x14>
		if (it == element) {
    188e:	4299      	cmp	r1, r3
    1890:	d1fb      	bne.n	188a <is_list_element+0x8>
			return true;
    1892:	2001      	movs	r0, #1
		}
	}

	return false;
}
    1894:	4770      	bx	lr
	return false;
    1896:	2000      	movs	r0, #0
    1898:	4770      	bx	lr
    189a:	2000      	movs	r0, #0
    189c:	4770      	bx	lr
			return true;
    189e:	2001      	movs	r0, #1
    18a0:	4770      	bx	lr
	...

000018a4 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    18a4:	b538      	push	{r3, r4, r5, lr}
    18a6:	4604      	mov	r4, r0
    18a8:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    18aa:	4b06      	ldr	r3, [pc, #24]	; (18c4 <list_insert_as_head+0x20>)
    18ac:	4798      	blx	r3
    18ae:	f080 0001 	eor.w	r0, r0, #1
    18b2:	2243      	movs	r2, #67	; 0x43
    18b4:	4904      	ldr	r1, [pc, #16]	; (18c8 <list_insert_as_head+0x24>)
    18b6:	b2c0      	uxtb	r0, r0
    18b8:	4b04      	ldr	r3, [pc, #16]	; (18cc <list_insert_as_head+0x28>)
    18ba:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    18bc:	6823      	ldr	r3, [r4, #0]
    18be:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    18c0:	6025      	str	r5, [r4, #0]
    18c2:	bd38      	pop	{r3, r4, r5, pc}
    18c4:	00001883 	.word	0x00001883
    18c8:	000045d8 	.word	0x000045d8
    18cc:	0000187d 	.word	0x0000187d

000018d0 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    18d0:	6803      	ldr	r3, [r0, #0]
    18d2:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    18d4:	6001      	str	r1, [r0, #0]
    18d6:	4770      	bx	lr

000018d8 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    18d8:	6803      	ldr	r3, [r0, #0]
    18da:	b10b      	cbz	r3, 18e0 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    18dc:	681a      	ldr	r2, [r3, #0]
    18de:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    18e0:	4618      	mov	r0, r3
    18e2:	4770      	bx	lr

000018e4 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    18e4:	b570      	push	{r4, r5, r6, lr}
    18e6:	460e      	mov	r6, r1
    18e8:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    18ea:	4604      	mov	r4, r0
    18ec:	b178      	cbz	r0, 190e <ringbuffer_init+0x2a>
    18ee:	b181      	cbz	r1, 1912 <ringbuffer_init+0x2e>
    18f0:	b1a2      	cbz	r2, 191c <ringbuffer_init+0x38>
    18f2:	2001      	movs	r0, #1
    18f4:	2232      	movs	r2, #50	; 0x32
    18f6:	490d      	ldr	r1, [pc, #52]	; (192c <ringbuffer_init+0x48>)
    18f8:	4b0d      	ldr	r3, [pc, #52]	; (1930 <ringbuffer_init+0x4c>)
    18fa:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    18fc:	1e6b      	subs	r3, r5, #1
    18fe:	421d      	tst	r5, r3
    1900:	d109      	bne.n	1916 <ringbuffer_init+0x32>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    1902:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    1904:	2000      	movs	r0, #0
    1906:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    1908:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    190a:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    190c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    190e:	2000      	movs	r0, #0
    1910:	e7f0      	b.n	18f4 <ringbuffer_init+0x10>
    1912:	2000      	movs	r0, #0
    1914:	e7ee      	b.n	18f4 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    1916:	f06f 000c 	mvn.w	r0, #12
    191a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    191c:	2232      	movs	r2, #50	; 0x32
    191e:	4903      	ldr	r1, [pc, #12]	; (192c <ringbuffer_init+0x48>)
    1920:	2000      	movs	r0, #0
    1922:	4b03      	ldr	r3, [pc, #12]	; (1930 <ringbuffer_init+0x4c>)
    1924:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
    1926:	1e6b      	subs	r3, r5, #1
    1928:	e7eb      	b.n	1902 <ringbuffer_init+0x1e>
    192a:	bf00      	nop
    192c:	000045f8 	.word	0x000045f8
    1930:	0000187d 	.word	0x0000187d

00001934 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    1934:	b538      	push	{r3, r4, r5, lr}
    1936:	460d      	mov	r5, r1
	ASSERT(rb && data);
    1938:	4604      	mov	r4, r0
    193a:	b1a0      	cbz	r0, 1966 <ringbuffer_get+0x32>
    193c:	1c08      	adds	r0, r1, #0
    193e:	bf18      	it	ne
    1940:	2001      	movne	r0, #1
    1942:	224a      	movs	r2, #74	; 0x4a
    1944:	490a      	ldr	r1, [pc, #40]	; (1970 <ringbuffer_get+0x3c>)
    1946:	4b0b      	ldr	r3, [pc, #44]	; (1974 <ringbuffer_get+0x40>)
    1948:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    194a:	68a3      	ldr	r3, [r4, #8]
    194c:	68e2      	ldr	r2, [r4, #12]
    194e:	429a      	cmp	r2, r3
    1950:	d00b      	beq.n	196a <ringbuffer_get+0x36>
		*data = rb->buf[rb->read_index & rb->size];
    1952:	6862      	ldr	r2, [r4, #4]
    1954:	4013      	ands	r3, r2
    1956:	6822      	ldr	r2, [r4, #0]
    1958:	5cd3      	ldrb	r3, [r2, r3]
    195a:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    195c:	68a3      	ldr	r3, [r4, #8]
    195e:	3301      	adds	r3, #1
    1960:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    1962:	2000      	movs	r0, #0
    1964:	bd38      	pop	{r3, r4, r5, pc}
    1966:	2000      	movs	r0, #0
    1968:	e7eb      	b.n	1942 <ringbuffer_get+0xe>
	}

	return ERR_NOT_FOUND;
    196a:	f06f 0009 	mvn.w	r0, #9
}
    196e:	bd38      	pop	{r3, r4, r5, pc}
    1970:	000045f8 	.word	0x000045f8
    1974:	0000187d 	.word	0x0000187d

00001978 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    1978:	b538      	push	{r3, r4, r5, lr}
    197a:	460d      	mov	r5, r1
	ASSERT(rb);
    197c:	4604      	mov	r4, r0
    197e:	225b      	movs	r2, #91	; 0x5b
    1980:	490b      	ldr	r1, [pc, #44]	; (19b0 <ringbuffer_put+0x38>)
    1982:	3000      	adds	r0, #0
    1984:	bf18      	it	ne
    1986:	2001      	movne	r0, #1
    1988:	4b0a      	ldr	r3, [pc, #40]	; (19b4 <ringbuffer_put+0x3c>)
    198a:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    198c:	68e3      	ldr	r3, [r4, #12]
    198e:	6862      	ldr	r2, [r4, #4]
    1990:	4013      	ands	r3, r2
    1992:	6822      	ldr	r2, [r4, #0]
    1994:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    1996:	68e3      	ldr	r3, [r4, #12]
    1998:	6861      	ldr	r1, [r4, #4]
    199a:	68a2      	ldr	r2, [r4, #8]
    199c:	1a9a      	subs	r2, r3, r2
    199e:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    19a0:	bf84      	itt	hi
    19a2:	1a59      	subhi	r1, r3, r1
    19a4:	60a1      	strhi	r1, [r4, #8]
	}

	rb->write_index++;
    19a6:	3301      	adds	r3, #1
    19a8:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    19aa:	2000      	movs	r0, #0
    19ac:	bd38      	pop	{r3, r4, r5, pc}
    19ae:	bf00      	nop
    19b0:	000045f8 	.word	0x000045f8
    19b4:	0000187d 	.word	0x0000187d

000019b8 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    19b8:	b510      	push	{r4, lr}
	ASSERT(rb);
    19ba:	4604      	mov	r4, r0
    19bc:	2271      	movs	r2, #113	; 0x71
    19be:	4905      	ldr	r1, [pc, #20]	; (19d4 <ringbuffer_num+0x1c>)
    19c0:	3000      	adds	r0, #0
    19c2:	bf18      	it	ne
    19c4:	2001      	movne	r0, #1
    19c6:	4b04      	ldr	r3, [pc, #16]	; (19d8 <ringbuffer_num+0x20>)
    19c8:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    19ca:	68e0      	ldr	r0, [r4, #12]
    19cc:	68a3      	ldr	r3, [r4, #8]
}
    19ce:	1ac0      	subs	r0, r0, r3
    19d0:	bd10      	pop	{r4, pc}
    19d2:	bf00      	nop
    19d4:	000045f8 	.word	0x000045f8
    19d8:	0000187d 	.word	0x0000187d

000019dc <ringbuffer_flush>:

/**
 * \brief Flush ringbuffer
 */
uint32_t ringbuffer_flush(struct ringbuffer *const rb)
{
    19dc:	b510      	push	{r4, lr}
	ASSERT(rb);
    19de:	4604      	mov	r4, r0
    19e0:	227b      	movs	r2, #123	; 0x7b
    19e2:	4905      	ldr	r1, [pc, #20]	; (19f8 <ringbuffer_flush+0x1c>)
    19e4:	3000      	adds	r0, #0
    19e6:	bf18      	it	ne
    19e8:	2001      	movne	r0, #1
    19ea:	4b04      	ldr	r3, [pc, #16]	; (19fc <ringbuffer_flush+0x20>)
    19ec:	4798      	blx	r3

	rb->read_index = rb->write_index;
    19ee:	68e3      	ldr	r3, [r4, #12]
    19f0:	60a3      	str	r3, [r4, #8]

	return ERR_NONE;
}
    19f2:	2000      	movs	r0, #0
    19f4:	bd10      	pop	{r4, pc}
    19f6:	bf00      	nop
    19f8:	000045f8 	.word	0x000045f8
    19fc:	0000187d 	.word	0x0000187d

00001a00 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    1a00:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    1a02:	4a06      	ldr	r2, [pc, #24]	; (1a1c <_sbrk+0x1c>)
    1a04:	6812      	ldr	r2, [r2, #0]
    1a06:	b122      	cbz	r2, 1a12 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1a08:	4a04      	ldr	r2, [pc, #16]	; (1a1c <_sbrk+0x1c>)
    1a0a:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1a0c:	4403      	add	r3, r0
    1a0e:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    1a10:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1a12:	4903      	ldr	r1, [pc, #12]	; (1a20 <_sbrk+0x20>)
    1a14:	4a01      	ldr	r2, [pc, #4]	; (1a1c <_sbrk+0x1c>)
    1a16:	6011      	str	r1, [r2, #0]
    1a18:	e7f6      	b.n	1a08 <_sbrk+0x8>
    1a1a:	bf00      	nop
    1a1c:	2000076c 	.word	0x2000076c
    1a20:	20011838 	.word	0x20011838

00001a24 <_ac_init>:
 * \brief Initialize AC
 *
 * \param[in] hw The pointer to hardware instance
 */
static int32_t _ac_init(void *const hw)
{
    1a24:	b510      	push	{r4, lr}
    1a26:	4604      	mov	r4, r0
	ASSERT(hw == AC);
    1a28:	f44f 7281 	mov.w	r2, #258	; 0x102
    1a2c:	4915      	ldr	r1, [pc, #84]	; (1a84 <_ac_init+0x60>)
    1a2e:	4816      	ldr	r0, [pc, #88]	; (1a88 <_ac_init+0x64>)
    1a30:	4284      	cmp	r4, r0
    1a32:	bf14      	ite	ne
    1a34:	2000      	movne	r0, #0
    1a36:	2001      	moveq	r0, #1
    1a38:	4b14      	ldr	r3, [pc, #80]	; (1a8c <_ac_init+0x68>)
    1a3a:	4798      	blx	r3
typedef uint8_t  hri_ac_statusb_reg_t;
typedef uint8_t  hri_ac_winctrl_reg_t;

static inline void hri_ac_wait_for_sync(const void *const hw, hri_ac_syncbusy_reg_t reg)
{
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    1a3c:	6a23      	ldr	r3, [r4, #32]
    1a3e:	f013 0f01 	tst.w	r3, #1
    1a42:	d1fb      	bne.n	1a3c <_ac_init+0x18>
    1a44:	6a23      	ldr	r3, [r4, #32]
    1a46:	f013 0f03 	tst.w	r3, #3
    1a4a:	d1fb      	bne.n	1a44 <_ac_init+0x20>

static inline bool hri_ac_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_ac_wait_for_sync(hw, AC_SYNCBUSY_SWRST | AC_SYNCBUSY_ENABLE);
	tmp = ((Ac *)hw)->CTRLA.reg;
    1a4c:	7823      	ldrb	r3, [r4, #0]

	hri_ac_wait_for_sync(hw, AC_SYNCBUSY_SWRST);
	if (hri_ac_get_CTRLA_ENABLE_bit(hw)) {
    1a4e:	f013 0f02 	tst.w	r3, #2
    1a52:	d114      	bne.n	1a7e <_ac_init+0x5a>
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    1a54:	6a23      	ldr	r3, [r4, #32]
    1a56:	f013 0f01 	tst.w	r3, #1
    1a5a:	d1fb      	bne.n	1a54 <_ac_init+0x30>
	((Ac *)hw)->CTRLA.reg |= AC_CTRLA_SWRST;
    1a5c:	7823      	ldrb	r3, [r4, #0]
    1a5e:	f043 0301 	orr.w	r3, r3, #1
    1a62:	7023      	strb	r3, [r4, #0]
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    1a64:	6a23      	ldr	r3, [r4, #32]
    1a66:	f013 0f01 	tst.w	r3, #1
    1a6a:	d1fb      	bne.n	1a64 <_ac_init+0x40>
}

static inline void hri_ac_write_COMPCTRL_reg(const void *const hw, uint8_t index, hri_ac_compctrl_reg_t data)
{
	AC_CRITICAL_SECTION_ENTER();
	((Ac *)hw)->COMPCTRL[index].reg = data;
    1a6c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
    1a70:	6123      	str	r3, [r4, #16]
	((Ac *)hw)->SCALER[index].reg = data;
    1a72:	2000      	movs	r0, #0
    1a74:	7320      	strb	r0, [r4, #12]
	((Ac *)hw)->COMPCTRL[index].reg = data;
    1a76:	6163      	str	r3, [r4, #20]
	((Ac *)hw)->SCALER[index].reg = data;
    1a78:	7360      	strb	r0, [r4, #13]
	((Ac *)hw)->EVCTRL.reg = data;
    1a7a:	8060      	strh	r0, [r4, #2]
	hri_ac_write_SCALER_reg(hw, 0, _ac.comp_scaler0);
	hri_ac_write_COMPCTRL_reg(hw, 1, _ac.comp_ctrl1);
	hri_ac_write_SCALER_reg(hw, 1, _ac.comp_scaler1);
	hri_ac_write_EVCTRL_reg(hw, _ac.ev_ctrl);

	return ERR_NONE;
    1a7c:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    1a7e:	f06f 0010 	mvn.w	r0, #16
}
    1a82:	bd10      	pop	{r4, pc}
    1a84:	0000461c 	.word	0x0000461c
    1a88:	42002000 	.word	0x42002000
    1a8c:	0000187d 	.word	0x0000187d

00001a90 <_ac_sync_init>:
{
    1a90:	b538      	push	{r3, r4, r5, lr}
    1a92:	460c      	mov	r4, r1
	ASSERT(device);
    1a94:	4605      	mov	r5, r0
    1a96:	226c      	movs	r2, #108	; 0x6c
    1a98:	4905      	ldr	r1, [pc, #20]	; (1ab0 <_ac_sync_init+0x20>)
    1a9a:	3000      	adds	r0, #0
    1a9c:	bf18      	it	ne
    1a9e:	2001      	movne	r0, #1
    1aa0:	4b04      	ldr	r3, [pc, #16]	; (1ab4 <_ac_sync_init+0x24>)
    1aa2:	4798      	blx	r3
	device->hw = hw;
    1aa4:	602c      	str	r4, [r5, #0]
	return _ac_init(hw);
    1aa6:	4620      	mov	r0, r4
    1aa8:	4b03      	ldr	r3, [pc, #12]	; (1ab8 <_ac_sync_init+0x28>)
    1aaa:	4798      	blx	r3
}
    1aac:	bd38      	pop	{r3, r4, r5, pc}
    1aae:	bf00      	nop
    1ab0:	0000461c 	.word	0x0000461c
    1ab4:	0000187d 	.word	0x0000187d
    1ab8:	00001a25 	.word	0x00001a25

00001abc <_adc_init>:
typedef uint8_t  hri_adc_status_reg_t;
typedef uint8_t  hri_adc_swtrig_reg_t;

static inline void hri_adc_wait_for_sync(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    1abc:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1abe:	f013 0f01 	tst.w	r3, #1
    1ac2:	d1fb      	bne.n	1abc <_adc_init>
    1ac4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1ac6:	f013 0f03 	tst.w	r3, #3
    1aca:	d1fb      	bne.n	1ac4 <_adc_init+0x8>

static inline bool hri_adc_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    1acc:	8803      	ldrh	r3, [r0, #0]
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);
	if (hri_adc_get_CTRLA_ENABLE_bit(hw)) {
    1ace:	f013 0f02 	tst.w	r3, #2
    1ad2:	d12a      	bne.n	1b2a <_adc_init+0x6e>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    1ad4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1ad6:	f013 0f01 	tst.w	r3, #1
    1ada:	d1fb      	bne.n	1ad4 <_adc_init+0x18>
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_SWRST;
    1adc:	8803      	ldrh	r3, [r0, #0]
    1ade:	b29b      	uxth	r3, r3
    1ae0:	f043 0301 	orr.w	r3, r3, #1
    1ae4:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    1ae6:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1ae8:	f013 0f01 	tst.w	r3, #1
    1aec:	d1fb      	bne.n	1ae6 <_adc_init+0x2a>
		return ERR_DENIED;
	}
	hri_adc_set_CTRLA_SWRST_bit(hw);
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    1aee:	2216      	movs	r2, #22
    1af0:	4b0f      	ldr	r3, [pc, #60]	; (1b30 <_adc_init+0x74>)
    1af2:	fb02 3101 	mla	r1, r2, r1, r3
    1af6:	888b      	ldrh	r3, [r1, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    1af8:	80c3      	strh	r3, [r0, #6]
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    1afa:	798b      	ldrb	r3, [r1, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    1afc:	7203      	strb	r3, [r0, #8]
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    1afe:	79cb      	ldrb	r3, [r1, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    1b00:	7083      	strb	r3, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    1b02:	890b      	ldrh	r3, [r1, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    1b04:	8083      	strh	r3, [r0, #4]
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    1b06:	7a8b      	ldrb	r3, [r1, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    1b08:	7283      	strb	r3, [r0, #10]
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    1b0a:	7acb      	ldrb	r3, [r1, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    1b0c:	72c3      	strb	r3, [r0, #11]
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    1b0e:	898b      	ldrh	r3, [r1, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    1b10:	8183      	strh	r3, [r0, #12]
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    1b12:	89cb      	ldrh	r3, [r1, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    1b14:	81c3      	strh	r3, [r0, #14]
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    1b16:	8a0b      	ldrh	r3, [r1, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    1b18:	8203      	strh	r3, [r0, #16]
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    1b1a:	8a4b      	ldrh	r3, [r1, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    1b1c:	8243      	strh	r3, [r0, #18]
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    1b1e:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    1b20:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    1b22:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    1b24:	8003      	strh	r3, [r0, #0]

	return ERR_NONE;
    1b26:	2000      	movs	r0, #0
    1b28:	4770      	bx	lr
		return ERR_DENIED;
    1b2a:	f06f 0010 	mvn.w	r0, #16
}
    1b2e:	4770      	bx	lr
    1b30:	00004630 	.word	0x00004630

00001b34 <_adc_get_regs>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    1b34:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    1b38:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    1b3c:	f3c0 2087 	ubfx	r0, r0, #10, #8
		if (_adcs[i].number == n) {
    1b40:	b148      	cbz	r0, 1b56 <_adc_get_regs+0x22>
    1b42:	2801      	cmp	r0, #1
    1b44:	d009      	beq.n	1b5a <_adc_get_regs+0x26>
{
    1b46:	b508      	push	{r3, lr}
	ASSERT(false);
    1b48:	2291      	movs	r2, #145	; 0x91
    1b4a:	4905      	ldr	r1, [pc, #20]	; (1b60 <_adc_get_regs+0x2c>)
    1b4c:	2000      	movs	r0, #0
    1b4e:	4b05      	ldr	r3, [pc, #20]	; (1b64 <_adc_get_regs+0x30>)
    1b50:	4798      	blx	r3
	return 0;
    1b52:	2000      	movs	r0, #0
    1b54:	bd08      	pop	{r3, pc}
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    1b56:	2000      	movs	r0, #0
    1b58:	4770      	bx	lr
    1b5a:	2001      	movs	r0, #1
    1b5c:	4770      	bx	lr
    1b5e:	bf00      	nop
    1b60:	0000465c 	.word	0x0000465c
    1b64:	0000187d 	.word	0x0000187d

00001b68 <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
    1b68:	b538      	push	{r3, r4, r5, lr}
    1b6a:	460c      	mov	r4, r1
	ASSERT(device);
    1b6c:	4605      	mov	r5, r0
    1b6e:	22d5      	movs	r2, #213	; 0xd5
    1b70:	4907      	ldr	r1, [pc, #28]	; (1b90 <_adc_sync_init+0x28>)
    1b72:	3000      	adds	r0, #0
    1b74:	bf18      	it	ne
    1b76:	2001      	movne	r0, #1
    1b78:	4b06      	ldr	r3, [pc, #24]	; (1b94 <_adc_sync_init+0x2c>)
    1b7a:	4798      	blx	r3

	device->hw = hw;
    1b7c:	602c      	str	r4, [r5, #0]

	return _adc_init(hw, _adc_get_regs((uint32_t)hw));
    1b7e:	4620      	mov	r0, r4
    1b80:	4b05      	ldr	r3, [pc, #20]	; (1b98 <_adc_sync_init+0x30>)
    1b82:	4798      	blx	r3
    1b84:	4601      	mov	r1, r0
    1b86:	4620      	mov	r0, r4
    1b88:	4b04      	ldr	r3, [pc, #16]	; (1b9c <_adc_sync_init+0x34>)
    1b8a:	4798      	blx	r3
}
    1b8c:	bd38      	pop	{r3, r4, r5, pc}
    1b8e:	bf00      	nop
    1b90:	0000465c 	.word	0x0000465c
    1b94:	0000187d 	.word	0x0000187d
    1b98:	00001b35 	.word	0x00001b35
    1b9c:	00001abd 	.word	0x00001abd

00001ba0 <_irq_set>:
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1ba0:	0943      	lsrs	r3, r0, #5
    1ba2:	f000 001f 	and.w	r0, r0, #31
    1ba6:	2201      	movs	r2, #1
    1ba8:	fa02 f000 	lsl.w	r0, r2, r0
    1bac:	3340      	adds	r3, #64	; 0x40
    1bae:	4a02      	ldr	r2, [pc, #8]	; (1bb8 <_irq_set+0x18>)
    1bb0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    1bb4:	4770      	bx	lr
    1bb6:	bf00      	nop
    1bb8:	e000e100 	.word	0xe000e100

00001bbc <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    1bbc:	f64b 3380 	movw	r3, #48000	; 0xbb80
    1bc0:	fb03 f000 	mul.w	r0, r3, r0
    1bc4:	4770      	bx	lr
	...

00001bc8 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    1bc8:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    1bca:	4a0c      	ldr	r2, [pc, #48]	; (1bfc <_init_chip+0x34>)
    1bcc:	8813      	ldrh	r3, [r2, #0]
    1bce:	b29b      	uxth	r3, r3
    1bd0:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    1bd2:	4b0b      	ldr	r3, [pc, #44]	; (1c00 <_init_chip+0x38>)
    1bd4:	4798      	blx	r3
	//_oscctrl_init_sources();
	_mclk_init();
    1bd6:	4b0b      	ldr	r3, [pc, #44]	; (1c04 <_init_chip+0x3c>)
    1bd8:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    1bda:	f44f 6000 	mov.w	r0, #2048	; 0x800
    1bde:	4c0a      	ldr	r4, [pc, #40]	; (1c08 <_init_chip+0x40>)
    1be0:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    1be2:	4b0a      	ldr	r3, [pc, #40]	; (1c0c <_init_chip+0x44>)
    1be4:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    1be6:	f240 70ff 	movw	r0, #2047	; 0x7ff
    1bea:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    1bec:	4a08      	ldr	r2, [pc, #32]	; (1c10 <_init_chip+0x48>)
    1bee:	6913      	ldr	r3, [r2, #16]
    1bf0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    1bf4:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    1bf6:	4b07      	ldr	r3, [pc, #28]	; (1c14 <_init_chip+0x4c>)
    1bf8:	4798      	blx	r3
    1bfa:	bd10      	pop	{r4, pc}
    1bfc:	41004000 	.word	0x41004000
    1c00:	00002099 	.word	0x00002099
    1c04:	00001fc1 	.word	0x00001fc1
    1c08:	00001f19 	.word	0x00001f19
    1c0c:	000020bd 	.word	0x000020bd
    1c10:	40000800 	.word	0x40000800
    1c14:	00001d21 	.word	0x00001d21

00001c18 <_dac_init>:
 * \param[in] hw The pointer to DAC hardware instance
 *
 * \return The status of initialization
 */
static int32_t _dac_init(void *const hw)
{
    1c18:	b510      	push	{r4, lr}
    1c1a:	4604      	mov	r4, r0
	ASSERT(hw == DAC);
    1c1c:	22f3      	movs	r2, #243	; 0xf3
    1c1e:	4915      	ldr	r1, [pc, #84]	; (1c74 <_dac_init+0x5c>)
    1c20:	4815      	ldr	r0, [pc, #84]	; (1c78 <_dac_init+0x60>)
    1c22:	4284      	cmp	r4, r0
    1c24:	bf14      	ite	ne
    1c26:	2000      	movne	r0, #0
    1c28:	2001      	moveq	r0, #1
    1c2a:	4b14      	ldr	r3, [pc, #80]	; (1c7c <_dac_init+0x64>)
    1c2c:	4798      	blx	r3
typedef uint8_t  hri_dac_intflag_reg_t;
typedef uint8_t  hri_dac_status_reg_t;

static inline void hri_dac_wait_for_sync(const void *const hw, hri_dac_syncbusy_reg_t reg)
{
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    1c2e:	68a3      	ldr	r3, [r4, #8]
    1c30:	f013 0f01 	tst.w	r3, #1
    1c34:	d1fb      	bne.n	1c2e <_dac_init+0x16>
    1c36:	68a3      	ldr	r3, [r4, #8]
    1c38:	f013 0f03 	tst.w	r3, #3
    1c3c:	d1fb      	bne.n	1c36 <_dac_init+0x1e>

static inline bool hri_dac_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_dac_wait_for_sync(hw, DAC_SYNCBUSY_SWRST | DAC_SYNCBUSY_ENABLE);
	tmp = ((Dac *)hw)->CTRLA.reg;
    1c3e:	7823      	ldrb	r3, [r4, #0]

	hri_dac_wait_for_sync(hw, DAC_SYNCBUSY_SWRST);
	if (hri_dac_get_CTRLA_ENABLE_bit(hw)) {
    1c40:	f013 0f02 	tst.w	r3, #2
    1c44:	d113      	bne.n	1c6e <_dac_init+0x56>
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    1c46:	68a3      	ldr	r3, [r4, #8]
    1c48:	f013 0f01 	tst.w	r3, #1
    1c4c:	d1fb      	bne.n	1c46 <_dac_init+0x2e>
	((Dac *)hw)->CTRLA.reg |= DAC_CTRLA_SWRST;
    1c4e:	7823      	ldrb	r3, [r4, #0]
    1c50:	f043 0301 	orr.w	r3, r3, #1
    1c54:	7023      	strb	r3, [r4, #0]
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    1c56:	68a3      	ldr	r3, [r4, #8]
    1c58:	f013 0f01 	tst.w	r3, #1
    1c5c:	d1fb      	bne.n	1c56 <_dac_init+0x3e>
}

static inline void hri_dac_write_CTRLB_reg(const void *const hw, hri_dac_ctrlb_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->CTRLB.reg = data;
    1c5e:	2000      	movs	r0, #0
    1c60:	7060      	strb	r0, [r4, #1]
}

static inline void hri_dac_write_EVCTRL_reg(const void *const hw, hri_dac_evctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->EVCTRL.reg = data;
    1c62:	70a0      	strb	r0, [r4, #2]
}

static inline void hri_dac_write_DACCTRL_reg(const void *const hw, uint8_t index, hri_dac_dacctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->DACCTRL[index].reg = data;
    1c64:	81a0      	strh	r0, [r4, #12]
    1c66:	81e0      	strh	r0, [r4, #14]
}

static inline void hri_dac_write_DBGCTRL_reg(const void *const hw, hri_dac_dbgctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->DBGCTRL.reg = data;
    1c68:	2301      	movs	r3, #1
    1c6a:	7623      	strb	r3, [r4, #24]
	hri_dac_write_EVCTRL_reg(hw, _dac.ev_ctrl);
	hri_dac_write_DACCTRL_reg(hw, 0, _dac.dac_ctrl0);
	hri_dac_write_DACCTRL_reg(hw, 1, _dac.dac_ctrl1);
	hri_dac_write_DBGCTRL_reg(hw, _dac.dbg_ctrl);

	return ERR_NONE;
    1c6c:	bd10      	pop	{r4, pc}
		return ERR_BUSY;
    1c6e:	f06f 0003 	mvn.w	r0, #3
}
    1c72:	bd10      	pop	{r4, pc}
    1c74:	00004674 	.word	0x00004674
    1c78:	43002400 	.word	0x43002400
    1c7c:	0000187d 	.word	0x0000187d

00001c80 <_dac_sync_init>:
{
    1c80:	b538      	push	{r3, r4, r5, lr}
    1c82:	460c      	mov	r4, r1
	ASSERT(device);
    1c84:	4605      	mov	r5, r0
    1c86:	2261      	movs	r2, #97	; 0x61
    1c88:	4905      	ldr	r1, [pc, #20]	; (1ca0 <_dac_sync_init+0x20>)
    1c8a:	3000      	adds	r0, #0
    1c8c:	bf18      	it	ne
    1c8e:	2001      	movne	r0, #1
    1c90:	4b04      	ldr	r3, [pc, #16]	; (1ca4 <_dac_sync_init+0x24>)
    1c92:	4798      	blx	r3
	device->hw = hw;
    1c94:	602c      	str	r4, [r5, #0]
	return _dac_init(device->hw);
    1c96:	4620      	mov	r0, r4
    1c98:	4b03      	ldr	r3, [pc, #12]	; (1ca8 <_dac_sync_init+0x28>)
    1c9a:	4798      	blx	r3
}
    1c9c:	bd38      	pop	{r3, r4, r5, pc}
    1c9e:	bf00      	nop
    1ca0:	00004674 	.word	0x00004674
    1ca4:	0000187d 	.word	0x0000187d
    1ca8:	00001c19 	.word	0x00001c19

00001cac <_dmac_handler>:

/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    1cac:	b508      	push	{r3, lr}
}

static inline hri_dmac_intpend_reg_t hri_dmac_get_INTPEND_reg(const void *const hw, hri_dmac_intpend_reg_t mask)
{
	uint16_t tmp;
	tmp = ((Dmac *)hw)->INTPEND.reg;
    1cae:	4a1a      	ldr	r2, [pc, #104]	; (1d18 <_dmac_handler+0x6c>)
    1cb0:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    1cb2:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    1cb6:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    1cba:	4818      	ldr	r0, [pc, #96]	; (1d1c <_dmac_handler+0x70>)
    1cbc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = mask;
}

static inline bool hri_dmac_get_CHINTFLAG_TERR_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    1cc0:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    1cc4:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    1cc8:	f012 0f01 	tst.w	r2, #1
    1ccc:	d10a      	bne.n	1ce4 <_dmac_handler+0x38>
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
}

static inline bool hri_dmac_get_CHINTFLAG_TCMPL_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    1cce:	011a      	lsls	r2, r3, #4
    1cd0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    1cd4:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    1cd8:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    1cdc:	f012 0f02 	tst.w	r2, #2
    1ce0:	d10b      	bne.n	1cfa <_dmac_handler+0x4e>
    1ce2:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    1ce4:	011a      	lsls	r2, r3, #4
    1ce6:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    1cea:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    1cee:	2101      	movs	r1, #1
    1cf0:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    1cf4:	6843      	ldr	r3, [r0, #4]
    1cf6:	4798      	blx	r3
    1cf8:	bd08      	pop	{r3, pc}
}

static inline void hri_dmac_clear_CHINTFLAG_TCMPL_bit(const void *const hw, uint8_t submodule_index)
{
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    1cfa:	011a      	lsls	r2, r3, #4
    1cfc:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    1d00:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    1d04:	2102      	movs	r1, #2
    1d06:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    1d0a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1d0e:	4a03      	ldr	r2, [pc, #12]	; (1d1c <_dmac_handler+0x70>)
    1d10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    1d14:	4798      	blx	r3
	}
}
    1d16:	e7e4      	b.n	1ce2 <_dmac_handler+0x36>
    1d18:	4100a000 	.word	0x4100a000
    1d1c:	20000770 	.word	0x20000770

00001d20 <_dma_init>:
{
    1d20:	b430      	push	{r4, r5}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    1d22:	4a33      	ldr	r2, [pc, #204]	; (1df0 <_dma_init+0xd0>)
    1d24:	8813      	ldrh	r3, [r2, #0]
    1d26:	f023 0302 	bic.w	r3, r3, #2
    1d2a:	041b      	lsls	r3, r3, #16
    1d2c:	0c1b      	lsrs	r3, r3, #16
    1d2e:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    1d30:	8853      	ldrh	r3, [r2, #2]
    1d32:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    1d36:	041b      	lsls	r3, r3, #16
    1d38:	0c1b      	lsrs	r3, r3, #16
    1d3a:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    1d3c:	8813      	ldrh	r3, [r2, #0]
    1d3e:	b29b      	uxth	r3, r3
    1d40:	f043 0301 	orr.w	r3, r3, #1
    1d44:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    1d46:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    1d48:	f013 0f01 	tst.w	r3, #1
    1d4c:	d1fb      	bne.n	1d46 <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    1d4e:	4b28      	ldr	r3, [pc, #160]	; (1df0 <_dma_init+0xd0>)
    1d50:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    1d54:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    1d56:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    1d58:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    1d5c:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    1d5e:	2000      	movs	r0, #0
    1d60:	6158      	str	r0, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    1d62:	4a24      	ldr	r2, [pc, #144]	; (1df4 <_dma_init+0xd4>)
    1d64:	f502 71c0 	add.w	r1, r2, #384	; 0x180
	((Dmac *)hw)->BASEADDR.reg = data;
    1d68:	6359      	str	r1, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    1d6a:	f502 7260 	add.w	r2, r2, #896	; 0x380
	((Dmac *)hw)->WRBADDR.reg = data;
    1d6e:	639a      	str	r2, [r3, #56]	; 0x38
    1d70:	4b21      	ldr	r3, [pc, #132]	; (1df8 <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    1d72:	f5a1 75c0 	sub.w	r5, r1, #384	; 0x180
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    1d76:	681c      	ldr	r4, [r3, #0]
    1d78:	0101      	lsls	r1, r0, #4
    1d7a:	f101 4282 	add.w	r2, r1, #1090519040	; 0x41000000
    1d7e:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    1d82:	6414      	str	r4, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    1d84:	791c      	ldrb	r4, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    1d86:	f882 4045 	strb.w	r4, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    1d8a:	795c      	ldrb	r4, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    1d8c:	f882 4046 	strb.w	r4, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    1d90:	88da      	ldrh	r2, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    1d92:	4429      	add	r1, r5
    1d94:	f8a1 2180 	strh.w	r2, [r1, #384]	; 0x180
    1d98:	3001      	adds	r0, #1
    1d9a:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    1d9c:	2820      	cmp	r0, #32
    1d9e:	d1ea      	bne.n	1d76 <_dma_init+0x56>
    1da0:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1da2:	2001      	movs	r0, #1
    1da4:	4915      	ldr	r1, [pc, #84]	; (1dfc <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    1da6:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    1da8:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    1dac:	d00b      	beq.n	1dc6 <_dma_init+0xa6>
    1dae:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    1db0:	2b24      	cmp	r3, #36	; 0x24
    1db2:	d1f8      	bne.n	1da6 <_dma_init+0x86>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    1db4:	4a0e      	ldr	r2, [pc, #56]	; (1df0 <_dma_init+0xd0>)
    1db6:	8813      	ldrh	r3, [r2, #0]
    1db8:	b29b      	uxth	r3, r3
    1dba:	f043 0302 	orr.w	r3, r3, #2
    1dbe:	8013      	strh	r3, [r2, #0]
}
    1dc0:	2000      	movs	r0, #0
    1dc2:	bc30      	pop	{r4, r5}
    1dc4:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1dc6:	095c      	lsrs	r4, r3, #5
    1dc8:	f002 021f 	and.w	r2, r2, #31
    1dcc:	fa00 f202 	lsl.w	r2, r0, r2
    1dd0:	f104 0520 	add.w	r5, r4, #32
    1dd4:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    1dd8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1ddc:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1de0:	f104 0560 	add.w	r5, r4, #96	; 0x60
    1de4:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1de8:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    1dec:	e7df      	b.n	1dae <_dma_init+0x8e>
    1dee:	bf00      	nop
    1df0:	4100a000 	.word	0x4100a000
    1df4:	20000770 	.word	0x20000770
    1df8:	0000468c 	.word	0x0000468c
    1dfc:	e000e100 	.word	0xe000e100

00001e00 <DMAC_0_Handler>:
/**
* \brief DMAC interrupt handler
*/
void DMAC_0_Handler(void)
{
    1e00:	b508      	push	{r3, lr}
	_dmac_handler();
    1e02:	4b01      	ldr	r3, [pc, #4]	; (1e08 <DMAC_0_Handler+0x8>)
    1e04:	4798      	blx	r3
    1e06:	bd08      	pop	{r3, pc}
    1e08:	00001cad 	.word	0x00001cad

00001e0c <DMAC_1_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_1_Handler(void)
{
    1e0c:	b508      	push	{r3, lr}
	_dmac_handler();
    1e0e:	4b01      	ldr	r3, [pc, #4]	; (1e14 <DMAC_1_Handler+0x8>)
    1e10:	4798      	blx	r3
    1e12:	bd08      	pop	{r3, pc}
    1e14:	00001cad 	.word	0x00001cad

00001e18 <DMAC_2_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_2_Handler(void)
{
    1e18:	b508      	push	{r3, lr}
	_dmac_handler();
    1e1a:	4b01      	ldr	r3, [pc, #4]	; (1e20 <DMAC_2_Handler+0x8>)
    1e1c:	4798      	blx	r3
    1e1e:	bd08      	pop	{r3, pc}
    1e20:	00001cad 	.word	0x00001cad

00001e24 <DMAC_3_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_3_Handler(void)
{
    1e24:	b508      	push	{r3, lr}
	_dmac_handler();
    1e26:	4b01      	ldr	r3, [pc, #4]	; (1e2c <DMAC_3_Handler+0x8>)
    1e28:	4798      	blx	r3
    1e2a:	bd08      	pop	{r3, pc}
    1e2c:	00001cad 	.word	0x00001cad

00001e30 <DMAC_4_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_4_Handler(void)
{
    1e30:	b508      	push	{r3, lr}
	_dmac_handler();
    1e32:	4b01      	ldr	r3, [pc, #4]	; (1e38 <DMAC_4_Handler+0x8>)
    1e34:	4798      	blx	r3
    1e36:	bd08      	pop	{r3, pc}
    1e38:	00001cad 	.word	0x00001cad

00001e3c <_ext_irq_init>:
typedef uint8_t  hri_eic_ctrla_reg_t;
typedef uint8_t  hri_eic_nmictrl_reg_t;

static inline void hri_eic_wait_for_sync(const void *const hw, hri_eic_syncbusy_reg_t reg)
{
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    1e3c:	4a1e      	ldr	r2, [pc, #120]	; (1eb8 <_ext_irq_init+0x7c>)
    1e3e:	6853      	ldr	r3, [r2, #4]
    1e40:	f013 0f01 	tst.w	r3, #1
    1e44:	d1fb      	bne.n	1e3e <_ext_irq_init+0x2>
    1e46:	4a1c      	ldr	r2, [pc, #112]	; (1eb8 <_ext_irq_init+0x7c>)
    1e48:	6853      	ldr	r3, [r2, #4]
    1e4a:	f013 0f03 	tst.w	r3, #3
    1e4e:	d1fb      	bne.n	1e48 <_ext_irq_init+0xc>

static inline bool hri_eic_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_SWRST | EIC_SYNCBUSY_ENABLE);
	tmp = ((Eic *)hw)->CTRLA.reg;
    1e50:	4b19      	ldr	r3, [pc, #100]	; (1eb8 <_ext_irq_init+0x7c>)
    1e52:	781b      	ldrb	r3, [r3, #0]
 * \brief Initialize external interrupt module
 */
int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
	hri_eic_wait_for_sync(EIC, EIC_SYNCBUSY_SWRST);
	if (hri_eic_get_CTRLA_ENABLE_bit(EIC)) {
    1e54:	f013 0f02 	tst.w	r3, #2
    1e58:	d12b      	bne.n	1eb2 <_ext_irq_init+0x76>
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    1e5a:	4a17      	ldr	r2, [pc, #92]	; (1eb8 <_ext_irq_init+0x7c>)
    1e5c:	6853      	ldr	r3, [r2, #4]
    1e5e:	f013 0f01 	tst.w	r3, #1
    1e62:	d1fb      	bne.n	1e5c <_ext_irq_init+0x20>
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_SWRST;
    1e64:	4a14      	ldr	r2, [pc, #80]	; (1eb8 <_ext_irq_init+0x7c>)
    1e66:	7813      	ldrb	r3, [r2, #0]
    1e68:	f043 0301 	orr.w	r3, r3, #1
    1e6c:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    1e6e:	6853      	ldr	r3, [r2, #4]
    1e70:	f013 0f01 	tst.w	r3, #1
    1e74:	d1fb      	bne.n	1e6e <_ext_irq_init+0x32>
    1e76:	4a10      	ldr	r2, [pc, #64]	; (1eb8 <_ext_irq_init+0x7c>)
    1e78:	6853      	ldr	r3, [r2, #4]
    1e7a:	f013 0f03 	tst.w	r3, #3
    1e7e:	d1fb      	bne.n	1e78 <_ext_irq_init+0x3c>
static inline void hri_eic_write_CTRLA_CKSEL_bit(const void *const hw, bool value)
{
	uint8_t tmp;
	EIC_CRITICAL_SECTION_ENTER();
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
	tmp = ((Eic *)hw)->CTRLA.reg;
    1e80:	4b0d      	ldr	r3, [pc, #52]	; (1eb8 <_ext_irq_init+0x7c>)
    1e82:	781a      	ldrb	r2, [r3, #0]
	tmp &= ~EIC_CTRLA_CKSEL;
    1e84:	f002 02ef 	and.w	r2, r2, #239	; 0xef
	tmp |= value << EIC_CTRLA_CKSEL_Pos;
	((Eic *)hw)->CTRLA.reg = tmp;
    1e88:	701a      	strb	r2, [r3, #0]
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
    1e8a:	2200      	movs	r2, #0
    1e8c:	705a      	strb	r2, [r3, #1]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
    1e8e:	609a      	str	r2, [r3, #8]
}

static inline void hri_eic_write_ASYNCH_reg(const void *const hw, hri_eic_asynch_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->ASYNCH.reg = data;
    1e90:	619a      	str	r2, [r3, #24]
}

static inline void hri_eic_write_DEBOUNCEN_reg(const void *const hw, hri_eic_debouncen_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DEBOUNCEN.reg = data;
    1e92:	631a      	str	r2, [r3, #48]	; 0x30
}

static inline void hri_eic_write_DPRESCALER_reg(const void *const hw, hri_eic_dprescaler_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DPRESCALER.reg = data;
    1e94:	635a      	str	r2, [r3, #52]	; 0x34
	((Eic *)hw)->CONFIG[index].reg = data;
    1e96:	61da      	str	r2, [r3, #28]
    1e98:	621a      	str	r2, [r3, #32]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    1e9a:	461a      	mov	r2, r3
    1e9c:	6853      	ldr	r3, [r2, #4]
    1e9e:	f013 0f03 	tst.w	r3, #3
    1ea2:	d1fb      	bne.n	1e9c <_ext_irq_init+0x60>
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_ENABLE;
    1ea4:	4a04      	ldr	r2, [pc, #16]	; (1eb8 <_ext_irq_init+0x7c>)
    1ea6:	7813      	ldrb	r3, [r2, #0]
    1ea8:	f043 0302 	orr.w	r3, r3, #2
    1eac:	7013      	strb	r3, [r2, #0]

	hri_eic_set_CTRLA_ENABLE_bit(EIC);

	callback = cb;

	return ERR_NONE;
    1eae:	2000      	movs	r0, #0
    1eb0:	4770      	bx	lr
		return ERR_DENIED;
    1eb2:	f06f 0010 	mvn.w	r0, #16
}
    1eb6:	4770      	bx	lr
    1eb8:	40002800 	.word	0x40002800

00001ebc <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    1ebc:	b430      	push	{r4, r5}
    1ebe:	4814      	ldr	r0, [pc, #80]	; (1f10 <_event_system_init+0x54>)
    1ec0:	f100 0543 	add.w	r5, r0, #67	; 0x43
    1ec4:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    1ec6:	4c13      	ldr	r4, [pc, #76]	; (1f14 <_event_system_init+0x58>)
    1ec8:	1a1a      	subs	r2, r3, r0
	uint8_t i;

	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    1eca:	f813 1b01 	ldrb.w	r1, [r3], #1
    1ece:	3248      	adds	r2, #72	; 0x48
    1ed0:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    1ed4:	42ab      	cmp	r3, r5
    1ed6:	d1f7      	bne.n	1ec8 <_event_system_init+0xc>
    1ed8:	480d      	ldr	r0, [pc, #52]	; (1f10 <_event_system_init+0x54>)
    1eda:	f100 0442 	add.w	r4, r0, #66	; 0x42
    1ede:	3080      	adds	r0, #128	; 0x80
    1ee0:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    1ee2:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    1ee6:	00ca      	lsls	r2, r1, #3
    1ee8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    1eec:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    1ef0:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    1ef2:	f850 3f04 	ldr.w	r3, [r0, #4]!
    1ef6:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    1ef8:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    1efc:	43db      	mvns	r3, r3
    1efe:	b2db      	uxtb	r3, r3
    1f00:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    1f04:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    1f06:	2920      	cmp	r1, #32
    1f08:	d1eb      	bne.n	1ee2 <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    1f0a:	2000      	movs	r0, #0
    1f0c:	bc30      	pop	{r4, r5}
    1f0e:	4770      	bx	lr
    1f10:	0000478c 	.word	0x0000478c
    1f14:	4100e000 	.word	0x4100e000

00001f18 <_gclk_init_generators_by_fref>:
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
#if CONF_GCLK_GEN_0_GENEN == 1
	if (bm & (1ul << 0)) {
    1f18:	f010 0f01 	tst.w	r0, #1
    1f1c:	d002      	beq.n	1f24 <_gclk_init_generators_by_fref+0xc>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    1f1e:	4a23      	ldr	r2, [pc, #140]	; (1fac <_gclk_init_generators_by_fref+0x94>)
    1f20:	4b23      	ldr	r3, [pc, #140]	; (1fb0 <_gclk_init_generators_by_fref+0x98>)
    1f22:	621a      	str	r2, [r3, #32]
		                               | (CONF_GCLK_GEN_0_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_0_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_1_GENEN == 1
	if (bm & (1ul << 1)) {
    1f24:	f010 0f02 	tst.w	r0, #2
    1f28:	d002      	beq.n	1f30 <_gclk_init_generators_by_fref+0x18>
    1f2a:	4a22      	ldr	r2, [pc, #136]	; (1fb4 <_gclk_init_generators_by_fref+0x9c>)
    1f2c:	4b20      	ldr	r3, [pc, #128]	; (1fb0 <_gclk_init_generators_by_fref+0x98>)
    1f2e:	625a      	str	r2, [r3, #36]	; 0x24
		                               | (CONF_GCLK_GEN_1_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_1_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_2_GENEN == 1
	if (bm & (1ul << 2)) {
    1f30:	f010 0f04 	tst.w	r0, #4
    1f34:	d002      	beq.n	1f3c <_gclk_init_generators_by_fref+0x24>
    1f36:	4a1d      	ldr	r2, [pc, #116]	; (1fac <_gclk_init_generators_by_fref+0x94>)
    1f38:	4b1d      	ldr	r3, [pc, #116]	; (1fb0 <_gclk_init_generators_by_fref+0x98>)
    1f3a:	629a      	str	r2, [r3, #40]	; 0x28
		                               | (CONF_GCLK_GEN_2_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_2_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_3_GENEN == 1
	if (bm & (1ul << 3)) {
    1f3c:	f010 0f08 	tst.w	r0, #8
    1f40:	d002      	beq.n	1f48 <_gclk_init_generators_by_fref+0x30>
    1f42:	4a1a      	ldr	r2, [pc, #104]	; (1fac <_gclk_init_generators_by_fref+0x94>)
    1f44:	4b1a      	ldr	r3, [pc, #104]	; (1fb0 <_gclk_init_generators_by_fref+0x98>)
    1f46:	62da      	str	r2, [r3, #44]	; 0x2c
		                               | (CONF_GCLK_GEN_3_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_3_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_4_GENEN == 1
	if (bm & (1ul << 4)) {
    1f48:	f010 0f10 	tst.w	r0, #16
    1f4c:	d002      	beq.n	1f54 <_gclk_init_generators_by_fref+0x3c>
    1f4e:	4a17      	ldr	r2, [pc, #92]	; (1fac <_gclk_init_generators_by_fref+0x94>)
    1f50:	4b17      	ldr	r3, [pc, #92]	; (1fb0 <_gclk_init_generators_by_fref+0x98>)
    1f52:	631a      	str	r2, [r3, #48]	; 0x30
		                               | (CONF_GCLK_GEN_4_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_4_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_5_GENEN == 1
	if (bm & (1ul << 5)) {
    1f54:	f010 0f20 	tst.w	r0, #32
    1f58:	d002      	beq.n	1f60 <_gclk_init_generators_by_fref+0x48>
    1f5a:	4a14      	ldr	r2, [pc, #80]	; (1fac <_gclk_init_generators_by_fref+0x94>)
    1f5c:	4b14      	ldr	r3, [pc, #80]	; (1fb0 <_gclk_init_generators_by_fref+0x98>)
    1f5e:	635a      	str	r2, [r3, #52]	; 0x34
		                               | (CONF_GCLK_GEN_5_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_5_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_6_GENEN == 1
	if (bm & (1ul << 6)) {
    1f60:	f010 0f40 	tst.w	r0, #64	; 0x40
    1f64:	d002      	beq.n	1f6c <_gclk_init_generators_by_fref+0x54>
    1f66:	4a11      	ldr	r2, [pc, #68]	; (1fac <_gclk_init_generators_by_fref+0x94>)
    1f68:	4b11      	ldr	r3, [pc, #68]	; (1fb0 <_gclk_init_generators_by_fref+0x98>)
    1f6a:	639a      	str	r2, [r3, #56]	; 0x38
		                               | (CONF_GCLK_GEN_6_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_6_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_7_GENEN == 1
	if (bm & (1ul << 7)) {
    1f6c:	f010 0f80 	tst.w	r0, #128	; 0x80
    1f70:	d002      	beq.n	1f78 <_gclk_init_generators_by_fref+0x60>
    1f72:	4a0e      	ldr	r2, [pc, #56]	; (1fac <_gclk_init_generators_by_fref+0x94>)
    1f74:	4b0e      	ldr	r3, [pc, #56]	; (1fb0 <_gclk_init_generators_by_fref+0x98>)
    1f76:	63da      	str	r2, [r3, #60]	; 0x3c
		                               | (CONF_GCLK_GEN_7_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_7_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_8_GENEN == 1
	if (bm & (1ul << 8)) {
    1f78:	f410 7f80 	tst.w	r0, #256	; 0x100
    1f7c:	d002      	beq.n	1f84 <_gclk_init_generators_by_fref+0x6c>
    1f7e:	4a0b      	ldr	r2, [pc, #44]	; (1fac <_gclk_init_generators_by_fref+0x94>)
    1f80:	4b0b      	ldr	r3, [pc, #44]	; (1fb0 <_gclk_init_generators_by_fref+0x98>)
    1f82:	641a      	str	r2, [r3, #64]	; 0x40
		                               | (CONF_GCLK_GEN_8_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_8_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_9_GENEN == 1
	if (bm & (1ul << 9)) {
    1f84:	f410 7f00 	tst.w	r0, #512	; 0x200
    1f88:	d002      	beq.n	1f90 <_gclk_init_generators_by_fref+0x78>
    1f8a:	4a08      	ldr	r2, [pc, #32]	; (1fac <_gclk_init_generators_by_fref+0x94>)
    1f8c:	4b08      	ldr	r3, [pc, #32]	; (1fb0 <_gclk_init_generators_by_fref+0x98>)
    1f8e:	645a      	str	r2, [r3, #68]	; 0x44
		                               | (CONF_GCLK_GEN_9_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_9_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_10_GENEN == 1
	if (bm & (1ul << 10)) {
    1f90:	f410 6f80 	tst.w	r0, #1024	; 0x400
    1f94:	d002      	beq.n	1f9c <_gclk_init_generators_by_fref+0x84>
    1f96:	4a08      	ldr	r2, [pc, #32]	; (1fb8 <_gclk_init_generators_by_fref+0xa0>)
    1f98:	4b05      	ldr	r3, [pc, #20]	; (1fb0 <_gclk_init_generators_by_fref+0x98>)
    1f9a:	649a      	str	r2, [r3, #72]	; 0x48
		                               | (CONF_GCLK_GEN_10_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_10_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_11_GENEN == 1
	if (bm & (1ul << 11)) {
    1f9c:	f410 6f00 	tst.w	r0, #2048	; 0x800
    1fa0:	d002      	beq.n	1fa8 <_gclk_init_generators_by_fref+0x90>
    1fa2:	4a06      	ldr	r2, [pc, #24]	; (1fbc <_gclk_init_generators_by_fref+0xa4>)
    1fa4:	4b02      	ldr	r3, [pc, #8]	; (1fb0 <_gclk_init_generators_by_fref+0x98>)
    1fa6:	64da      	str	r2, [r3, #76]	; 0x4c
    1fa8:	4770      	bx	lr
    1faa:	bf00      	nop
    1fac:	00012b06 	.word	0x00012b06
    1fb0:	40001c00 	.word	0x40001c00
    1fb4:	00012306 	.word	0x00012306
    1fb8:	00012b05 	.word	0x00012b05
    1fbc:	00013b05 	.word	0x00013b05

00001fc0 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    1fc0:	2201      	movs	r2, #1
    1fc2:	4b01      	ldr	r3, [pc, #4]	; (1fc8 <_mclk_init+0x8>)
    1fc4:	715a      	strb	r2, [r3, #5]
    1fc6:	4770      	bx	lr
    1fc8:	40000800 	.word	0x40000800

00001fcc <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    1fcc:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    1fce:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    1fd0:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    1fd2:	f012 0f01 	tst.w	r2, #1
    1fd6:	d005      	beq.n	1fe4 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    1fd8:	2201      	movs	r2, #1
    1fda:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    1fdc:	6803      	ldr	r3, [r0, #0]
    1fde:	b153      	cbz	r3, 1ff6 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    1fe0:	4798      	blx	r3
    1fe2:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    1fe4:	8a1a      	ldrh	r2, [r3, #16]
    1fe6:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    1fe8:	b12a      	cbz	r2, 1ff6 <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    1fea:	f240 225e 	movw	r2, #606	; 0x25e
    1fee:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    1ff0:	6843      	ldr	r3, [r0, #4]
    1ff2:	b103      	cbz	r3, 1ff6 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    1ff4:	4798      	blx	r3
    1ff6:	bd08      	pop	{r3, pc}

00001ff8 <_flash_init>:
{
    1ff8:	b538      	push	{r3, r4, r5, lr}
    1ffa:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    1ffc:	4605      	mov	r5, r0
    1ffe:	b350      	cbz	r0, 2056 <_flash_init+0x5e>
    2000:	4816      	ldr	r0, [pc, #88]	; (205c <_flash_init+0x64>)
    2002:	4281      	cmp	r1, r0
    2004:	bf14      	ite	ne
    2006:	2000      	movne	r0, #0
    2008:	2001      	moveq	r0, #1
    200a:	2256      	movs	r2, #86	; 0x56
    200c:	4914      	ldr	r1, [pc, #80]	; (2060 <_flash_init+0x68>)
    200e:	4b15      	ldr	r3, [pc, #84]	; (2064 <_flash_init+0x6c>)
    2010:	4798      	blx	r3
	device->hw = hw;
    2012:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    2014:	8823      	ldrh	r3, [r4, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    2016:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    201a:	049b      	lsls	r3, r3, #18
    201c:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    201e:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    2020:	4b11      	ldr	r3, [pc, #68]	; (2068 <_flash_init+0x70>)
    2022:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2024:	4b11      	ldr	r3, [pc, #68]	; (206c <_flash_init+0x74>)
    2026:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    202a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    202e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2032:	f3bf 8f6f 	isb	sy
    2036:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    203a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    203e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2042:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2046:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    204a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    204e:	6019      	str	r1, [r3, #0]
    2050:	601a      	str	r2, [r3, #0]
}
    2052:	2000      	movs	r0, #0
    2054:	bd38      	pop	{r3, r4, r5, pc}
    2056:	2000      	movs	r0, #0
    2058:	e7d7      	b.n	200a <_flash_init+0x12>
    205a:	bf00      	nop
    205c:	41004000 	.word	0x41004000
    2060:	00004890 	.word	0x00004890
    2064:	0000187d 	.word	0x0000187d
    2068:	20000cf0 	.word	0x20000cf0
    206c:	e000e100 	.word	0xe000e100

00002070 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    2070:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    2072:	4b02      	ldr	r3, [pc, #8]	; (207c <NVMCTRL_0_Handler+0xc>)
    2074:	6818      	ldr	r0, [r3, #0]
    2076:	4b02      	ldr	r3, [pc, #8]	; (2080 <NVMCTRL_0_Handler+0x10>)
    2078:	4798      	blx	r3
    207a:	bd08      	pop	{r3, pc}
    207c:	20000cf0 	.word	0x20000cf0
    2080:	00001fcd 	.word	0x00001fcd

00002084 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    2084:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    2086:	4b02      	ldr	r3, [pc, #8]	; (2090 <NVMCTRL_1_Handler+0xc>)
    2088:	6818      	ldr	r0, [r3, #0]
    208a:	4b02      	ldr	r3, [pc, #8]	; (2094 <NVMCTRL_1_Handler+0x10>)
    208c:	4798      	blx	r3
    208e:	bd08      	pop	{r3, pc}
    2090:	20000cf0 	.word	0x20000cf0
    2094:	00001fcd 	.word	0x00001fcd

00002098 <_osc32kctrl_init_sources>:
}

static inline void hri_osc32kctrl_write_XOSC32K_reg(const void *const hw, hri_osc32kctrl_xosc32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->XOSC32K.reg = data;
    2098:	4b07      	ldr	r3, [pc, #28]	; (20b8 <_osc32kctrl_init_sources+0x20>)
    209a:	f242 024e 	movw	r2, #8270	; 0x204e
    209e:	829a      	strh	r2, [r3, #20]
}

static inline void hri_osc32kctrl_write_CFDCTRL_reg(const void *const hw, hri_osc32kctrl_cfdctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->CFDCTRL.reg = data;
    20a0:	2201      	movs	r2, #1
    20a2:	759a      	strb	r2, [r3, #22]
}

static inline void hri_osc32kctrl_write_EVCTRL_reg(const void *const hw, hri_osc32kctrl_evctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->EVCTRL.reg = data;
    20a4:	75da      	strb	r2, [r3, #23]
	return ((Osc32kctrl *)hw)->OSCULP32K.reg;
}

static inline bool hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(const void *const hw)
{
	return (((Osc32kctrl *)hw)->STATUS.reg & OSC32KCTRL_STATUS_XOSC32KRDY) >> OSC32KCTRL_STATUS_XOSC32KRDY_Pos;
    20a6:	461a      	mov	r2, r3
    20a8:	68d3      	ldr	r3, [r2, #12]
	                                       );
#endif

#if CONF_XOSC32K_CONFIG
#if CONF_XOSC32K_ENABLE == 1 && CONF_XOSC32K_ONDEMAND == 0
	while (!hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(hw))
    20aa:	f013 0f01 	tst.w	r3, #1
    20ae:	d0fb      	beq.n	20a8 <_osc32kctrl_init_sources+0x10>
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    20b0:	2205      	movs	r2, #5
    20b2:	4b01      	ldr	r3, [pc, #4]	; (20b8 <_osc32kctrl_init_sources+0x20>)
    20b4:	741a      	strb	r2, [r3, #16]
    20b6:	4770      	bx	lr
    20b8:	40001400 	.word	0x40001400

000020bc <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    20bc:	4a2b      	ldr	r2, [pc, #172]	; (216c <_oscctrl_init_referenced_generators+0xb0>)
    20be:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    20c0:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    20c4:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    20c8:	6213      	str	r3, [r2, #32]
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    20ca:	4b29      	ldr	r3, [pc, #164]	; (2170 <_oscctrl_init_referenced_generators+0xb4>)
    20cc:	2200      	movs	r2, #0
    20ce:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    20d0:	4a28      	ldr	r2, [pc, #160]	; (2174 <_oscctrl_init_referenced_generators+0xb8>)
    20d2:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    20d4:	461a      	mov	r2, r3
    20d6:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    20da:	f013 0f10 	tst.w	r3, #16
    20de:	d1fa      	bne.n	20d6 <_oscctrl_init_referenced_generators+0x1a>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    20e0:	2200      	movs	r2, #0
    20e2:	4b23      	ldr	r3, [pc, #140]	; (2170 <_oscctrl_init_referenced_generators+0xb4>)
    20e4:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    20e8:	461a      	mov	r2, r3
    20ea:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    20ee:	f013 0f04 	tst.w	r3, #4
    20f2:	d1fa      	bne.n	20ea <_oscctrl_init_referenced_generators+0x2e>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    20f4:	2242      	movs	r2, #66	; 0x42
    20f6:	4b1e      	ldr	r3, [pc, #120]	; (2170 <_oscctrl_init_referenced_generators+0xb4>)
    20f8:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    20fa:	461a      	mov	r2, r3
    20fc:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    2100:	f013 0f02 	tst.w	r3, #2
    2104:	d1fa      	bne.n	20fc <_oscctrl_init_referenced_generators+0x40>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    2106:	4b1a      	ldr	r3, [pc, #104]	; (2170 <_oscctrl_init_referenced_generators+0xb4>)
    2108:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    210a:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    210c:	461a      	mov	r2, r3
    210e:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    2112:	f013 0f08 	tst.w	r3, #8
    2116:	d1fa      	bne.n	210e <_oscctrl_init_referenced_generators+0x52>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2118:	2282      	movs	r2, #130	; 0x82
    211a:	4b15      	ldr	r3, [pc, #84]	; (2170 <_oscctrl_init_referenced_generators+0xb4>)
    211c:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2120:	461a      	mov	r2, r3
    2122:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    2126:	f013 0f04 	tst.w	r3, #4
    212a:	d1fa      	bne.n	2122 <_oscctrl_init_referenced_generators+0x66>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    212c:	4b10      	ldr	r3, [pc, #64]	; (2170 <_oscctrl_init_referenced_generators+0xb4>)
    212e:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    2132:	f013 0f01 	tst.w	r3, #1
    2136:	d012      	beq.n	215e <_oscctrl_init_referenced_generators+0xa2>
}

static inline hri_oscctrl_status_reg_t hri_oscctrl_get_STATUS_reg(const void *const hw, hri_oscctrl_status_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    2138:	4a0d      	ldr	r2, [pc, #52]	; (2170 <_oscctrl_init_referenced_generators+0xb4>)
    213a:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    213c:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    2140:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    2144:	d1f9      	bne.n	213a <_oscctrl_init_referenced_generators+0x7e>
	return tmp;
}

static inline hri_gclk_syncbusy_reg_t hri_gclk_read_SYNCBUSY_reg(const void *const hw)
{
	return ((Gclk *)hw)->SYNCBUSY.reg;
    2146:	4a09      	ldr	r2, [pc, #36]	; (216c <_oscctrl_init_referenced_generators+0xb0>)
    2148:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    214a:	2b00      	cmp	r3, #0
    214c:	d1fc      	bne.n	2148 <_oscctrl_init_referenced_generators+0x8c>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    214e:	4a07      	ldr	r2, [pc, #28]	; (216c <_oscctrl_init_referenced_generators+0xb0>)
    2150:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    2152:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    2156:	f043 0306 	orr.w	r3, r3, #6
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    215a:	6213      	str	r3, [r2, #32]
    215c:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    215e:	4a04      	ldr	r2, [pc, #16]	; (2170 <_oscctrl_init_referenced_generators+0xb4>)
    2160:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    2162:	f413 7f80 	tst.w	r3, #256	; 0x100
    2166:	d0fb      	beq.n	2160 <_oscctrl_init_referenced_generators+0xa4>
    2168:	e7ed      	b.n	2146 <_oscctrl_init_referenced_generators+0x8a>
    216a:	bf00      	nop
    216c:	40001c00 	.word	0x40001c00
    2170:	40001000 	.word	0x40001000
    2174:	04010000 	.word	0x04010000

00002178 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    2178:	b500      	push	{lr}
    217a:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    217c:	4b0d      	ldr	r3, [pc, #52]	; (21b4 <RAMECC_Handler+0x3c>)
    217e:	789b      	ldrb	r3, [r3, #2]
    2180:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    2182:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    2184:	9b01      	ldr	r3, [sp, #4]
    2186:	f013 0f02 	tst.w	r3, #2
    218a:	d006      	beq.n	219a <RAMECC_Handler+0x22>
    218c:	4b0a      	ldr	r3, [pc, #40]	; (21b8 <RAMECC_Handler+0x40>)
    218e:	681b      	ldr	r3, [r3, #0]
    2190:	b11b      	cbz	r3, 219a <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    2192:	4a08      	ldr	r2, [pc, #32]	; (21b4 <RAMECC_Handler+0x3c>)
    2194:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2196:	4798      	blx	r3
    2198:	e009      	b.n	21ae <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    219a:	9b01      	ldr	r3, [sp, #4]
    219c:	f013 0f01 	tst.w	r3, #1
    21a0:	d005      	beq.n	21ae <RAMECC_Handler+0x36>
    21a2:	4b05      	ldr	r3, [pc, #20]	; (21b8 <RAMECC_Handler+0x40>)
    21a4:	685b      	ldr	r3, [r3, #4]
    21a6:	b113      	cbz	r3, 21ae <RAMECC_Handler+0x36>
    21a8:	4a02      	ldr	r2, [pc, #8]	; (21b4 <RAMECC_Handler+0x3c>)
    21aa:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    21ac:	4798      	blx	r3
	} else {
		return;
	}
}
    21ae:	b003      	add	sp, #12
    21b0:	f85d fb04 	ldr.w	pc, [sp], #4
    21b4:	41020000 	.word	0x41020000
    21b8:	20001820 	.word	0x20001820

000021bc <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    21bc:	b470      	push	{r4, r5, r6}
    21be:	b087      	sub	sp, #28
    21c0:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    21c2:	466c      	mov	r4, sp
    21c4:	4d0c      	ldr	r5, [pc, #48]	; (21f8 <_sercom_get_hardware_index+0x3c>)
    21c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    21c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    21ca:	e895 0003 	ldmia.w	r5, {r0, r1}
    21ce:	e884 0003 	stmia.w	r4, {r0, r1}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    21d2:	9b00      	ldr	r3, [sp, #0]
    21d4:	42b3      	cmp	r3, r6
    21d6:	d00c      	beq.n	21f2 <_sercom_get_hardware_index+0x36>
    21d8:	4632      	mov	r2, r6
    21da:	2001      	movs	r0, #1
    21dc:	f85d 3020 	ldr.w	r3, [sp, r0, lsl #2]
    21e0:	4293      	cmp	r3, r2
    21e2:	d007      	beq.n	21f4 <_sercom_get_hardware_index+0x38>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    21e4:	3001      	adds	r0, #1
    21e6:	2806      	cmp	r0, #6
    21e8:	d1f8      	bne.n	21dc <_sercom_get_hardware_index+0x20>
			return i;
		}
	}
	return 0;
    21ea:	2000      	movs	r0, #0
}
    21ec:	b007      	add	sp, #28
    21ee:	bc70      	pop	{r4, r5, r6}
    21f0:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    21f2:	2000      	movs	r0, #0
			return i;
    21f4:	b2c0      	uxtb	r0, r0
    21f6:	e7f9      	b.n	21ec <_sercom_get_hardware_index+0x30>
    21f8:	000048b0 	.word	0x000048b0

000021fc <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    21fc:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    21fe:	4b03      	ldr	r3, [pc, #12]	; (220c <_sercom_get_irq_num+0x10>)
    2200:	4798      	blx	r3
    2202:	0080      	lsls	r0, r0, #2
    2204:	302e      	adds	r0, #46	; 0x2e
}
    2206:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    220a:	bd08      	pop	{r3, pc}
    220c:	000021bd 	.word	0x000021bd

00002210 <_usart_init>:
{
    2210:	b538      	push	{r3, r4, r5, lr}
    2212:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    2214:	4b33      	ldr	r3, [pc, #204]	; (22e4 <_usart_init+0xd4>)
    2216:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    2218:	2803      	cmp	r0, #3
    221a:	d056      	beq.n	22ca <_usart_init+0xba>
    221c:	2804      	cmp	r0, #4
    221e:	d052      	beq.n	22c6 <_usart_init+0xb6>
    2220:	2805      	cmp	r0, #5
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    2222:	bf08      	it	eq
    2224:	2202      	moveq	r2, #2
		if (_usarts[i].number == sercom_offset) {
    2226:	d006      	beq.n	2236 <_usart_init+0x26>
	ASSERT(false);
    2228:	f240 2262 	movw	r2, #610	; 0x262
    222c:	492e      	ldr	r1, [pc, #184]	; (22e8 <_usart_init+0xd8>)
    222e:	2000      	movs	r0, #0
    2230:	4b2e      	ldr	r3, [pc, #184]	; (22ec <_usart_init+0xdc>)
    2232:	4798      	blx	r3
	return 0;
    2234:	2200      	movs	r2, #0
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2236:	69e3      	ldr	r3, [r4, #28]
    2238:	f013 0f01 	tst.w	r3, #1
    223c:	d1fb      	bne.n	2236 <_usart_init+0x26>
    223e:	69e3      	ldr	r3, [r4, #28]
    2240:	f013 0f03 	tst.w	r3, #3
    2244:	d1fb      	bne.n	223e <_usart_init+0x2e>

static inline bool hri_sercomusart_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    2246:	6823      	ldr	r3, [r4, #0]
	if (hri_sercomusart_get_CTRLA_ENABLE_bit(hw)) {
    2248:	f013 0f02 	tst.w	r3, #2
    224c:	d147      	bne.n	22de <_usart_init+0xce>
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    224e:	69e3      	ldr	r3, [r4, #28]
    2250:	f013 0f01 	tst.w	r3, #1
    2254:	d1fb      	bne.n	224e <_usart_init+0x3e>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_SWRST;
    2256:	6823      	ldr	r3, [r4, #0]
    2258:	f043 0301 	orr.w	r3, r3, #1
    225c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    225e:	69e3      	ldr	r3, [r4, #28]
    2260:	f013 0f01 	tst.w	r3, #1
    2264:	d1fb      	bne.n	225e <_usart_init+0x4e>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    2266:	4610      	mov	r0, r2
    2268:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    226c:	4920      	ldr	r1, [pc, #128]	; (22f0 <_usart_init+0xe0>)
    226e:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    2272:	69d9      	ldr	r1, [r3, #28]
}

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    2274:	6021      	str	r1, [r4, #0]
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    2276:	6a1d      	ldr	r5, [r3, #32]
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    2278:	6065      	str	r5, [r4, #4]
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    227a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}

static inline void hri_sercomusart_write_CTRLC_reg(const void *const hw, hri_sercomusart_ctrlc_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLC.reg = data;
    227c:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    227e:	f411 4fc0 	tst.w	r1, #24576	; 0x6000
    2282:	d024      	beq.n	22ce <_usart_init+0xbe>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    2284:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    2288:	4b19      	ldr	r3, [pc, #100]	; (22f0 <_usart_init+0xe0>)
    228a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    228e:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    2290:	89a3      	ldrh	r3, [r4, #12]
    2292:	f361 030c 	bfi	r3, r1, #0, #13
    2296:	81a3      	strh	r3, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    2298:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
    229c:	89a3      	ldrh	r3, [r4, #12]
    229e:	f362 334f 	bfi	r3, r2, #13, #3
    22a2:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    22a4:	4b12      	ldr	r3, [pc, #72]	; (22f0 <_usart_init+0xe0>)
    22a6:	0042      	lsls	r2, r0, #1
    22a8:	1811      	adds	r1, r2, r0
    22aa:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    22ae:	f891 102b 	ldrb.w	r1, [r1, #43]	; 0x2b
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    22b2:	73a1      	strb	r1, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    22b4:	4402      	add	r2, r0
    22b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    22ba:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    22be:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ERR_NONE;
    22c2:	2000      	movs	r0, #0
    22c4:	bd38      	pop	{r3, r4, r5, pc}
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    22c6:	2201      	movs	r2, #1
    22c8:	e7b5      	b.n	2236 <_usart_init+0x26>
    22ca:	2200      	movs	r2, #0
    22cc:	e7b3      	b.n	2236 <_usart_init+0x26>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    22ce:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    22d2:	4b07      	ldr	r3, [pc, #28]	; (22f0 <_usart_init+0xe0>)
    22d4:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    22d8:	8d13      	ldrh	r3, [r2, #40]	; 0x28
	((Sercom *)hw)->USART.BAUD.reg = data;
    22da:	81a3      	strh	r3, [r4, #12]
    22dc:	e7e2      	b.n	22a4 <_usart_init+0x94>
		return ERR_DENIED;
    22de:	f06f 0010 	mvn.w	r0, #16
}
    22e2:	bd38      	pop	{r3, r4, r5, pc}
    22e4:	000021bd 	.word	0x000021bd
    22e8:	0000493c 	.word	0x0000493c
    22ec:	0000187d 	.word	0x0000187d
    22f0:	000048b0 	.word	0x000048b0

000022f4 <_usart_async_init>:
{
    22f4:	b570      	push	{r4, r5, r6, lr}
    22f6:	460d      	mov	r5, r1
	ASSERT(device);
    22f8:	4606      	mov	r6, r0
    22fa:	22da      	movs	r2, #218	; 0xda
    22fc:	4912      	ldr	r1, [pc, #72]	; (2348 <_usart_async_init+0x54>)
    22fe:	3000      	adds	r0, #0
    2300:	bf18      	it	ne
    2302:	2001      	movne	r0, #1
    2304:	4b11      	ldr	r3, [pc, #68]	; (234c <_usart_async_init+0x58>)
    2306:	4798      	blx	r3
	init_status = _usart_init(hw);
    2308:	4628      	mov	r0, r5
    230a:	4b11      	ldr	r3, [pc, #68]	; (2350 <_usart_async_init+0x5c>)
    230c:	4798      	blx	r3
	if (init_status) {
    230e:	4604      	mov	r4, r0
    2310:	b9c0      	cbnz	r0, 2344 <_usart_async_init+0x50>
	device->hw = hw;
    2312:	61b5      	str	r5, [r6, #24]
	uint8_t irq = _sercom_get_irq_num(hw);
    2314:	4628      	mov	r0, r5
    2316:	4b0f      	ldr	r3, [pc, #60]	; (2354 <_usart_async_init+0x60>)
    2318:	4798      	blx	r3
		irq = irq +2;
    231a:	3002      	adds	r0, #2
    231c:	b2c0      	uxtb	r0, r0
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    231e:	f000 031f 	and.w	r3, r0, #31
    2322:	2201      	movs	r2, #1
    2324:	409a      	lsls	r2, r3
    2326:	0943      	lsrs	r3, r0, #5
    2328:	009b      	lsls	r3, r3, #2
    232a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    232e:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    2332:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2336:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    233a:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    233e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2342:	601a      	str	r2, [r3, #0]
}
    2344:	4620      	mov	r0, r4
    2346:	bd70      	pop	{r4, r5, r6, pc}
    2348:	0000493c 	.word	0x0000493c
    234c:	0000187d 	.word	0x0000187d
    2350:	00002211 	.word	0x00002211
    2354:	000021fd 	.word	0x000021fd

00002358 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    2358:	6982      	ldr	r2, [r0, #24]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    235a:	69d3      	ldr	r3, [r2, #28]
    235c:	f013 0f03 	tst.w	r3, #3
    2360:	d1fb      	bne.n	235a <_usart_async_enable+0x2>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2362:	6813      	ldr	r3, [r2, #0]
    2364:	f043 0302 	orr.w	r3, r3, #2
    2368:	6013      	str	r3, [r2, #0]
    236a:	4770      	bx	lr

0000236c <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    236c:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.DATA.reg = data;
    236e:	6299      	str	r1, [r3, #40]	; 0x28
    2370:	4770      	bx	lr

00002372 <_usart_async_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    2372:	6983      	ldr	r3, [r0, #24]
	return ((Sercom *)hw)->USART.DATA.reg;
    2374:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    2376:	b2c0      	uxtb	r0, r0
    2378:	4770      	bx	lr

0000237a <_usart_async_is_byte_sent>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    237a:	6983      	ldr	r3, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    237c:	7e18      	ldrb	r0, [r3, #24]
}
    237e:	f000 0001 	and.w	r0, r0, #1
    2382:	4770      	bx	lr

00002384 <_usart_async_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    2384:	6983      	ldr	r3, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    2386:	7e18      	ldrb	r0, [r3, #24]
}
    2388:	f3c0 0080 	ubfx	r0, r0, #2, #1
    238c:	4770      	bx	lr
	...

00002390 <_usart_async_set_irq_state>:
{
    2390:	b570      	push	{r4, r5, r6, lr}
    2392:	460c      	mov	r4, r1
    2394:	4616      	mov	r6, r2
	ASSERT(device);
    2396:	4605      	mov	r5, r0
    2398:	f44f 7211 	mov.w	r2, #580	; 0x244
    239c:	4915      	ldr	r1, [pc, #84]	; (23f4 <_usart_async_set_irq_state+0x64>)
    239e:	3000      	adds	r0, #0
    23a0:	bf18      	it	ne
    23a2:	2001      	movne	r0, #1
    23a4:	4b14      	ldr	r3, [pc, #80]	; (23f8 <_usart_async_set_irq_state+0x68>)
    23a6:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    23a8:	f014 0ffd 	tst.w	r4, #253	; 0xfd
    23ac:	d10d      	bne.n	23ca <_usart_async_set_irq_state+0x3a>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    23ae:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    23b0:	b92e      	cbnz	r6, 23be <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    23b2:	2201      	movs	r2, #1
    23b4:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    23b6:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    23b8:	2202      	movs	r2, #2
    23ba:	751a      	strb	r2, [r3, #20]
    23bc:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    23be:	2201      	movs	r2, #1
    23c0:	759a      	strb	r2, [r3, #22]
    23c2:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    23c4:	2202      	movs	r2, #2
    23c6:	759a      	strb	r2, [r3, #22]
    23c8:	bd70      	pop	{r4, r5, r6, pc}
	} else if (USART_ASYNC_RX_DONE == type) {
    23ca:	2c01      	cmp	r4, #1
    23cc:	d002      	beq.n	23d4 <_usart_async_set_irq_state+0x44>
	} else if (USART_ASYNC_ERROR == type) {
    23ce:	2c03      	cmp	r4, #3
    23d0:	d008      	beq.n	23e4 <_usart_async_set_irq_state+0x54>
    23d2:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    23d4:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    23d6:	b916      	cbnz	r6, 23de <_usart_async_set_irq_state+0x4e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    23d8:	2204      	movs	r2, #4
    23da:	751a      	strb	r2, [r3, #20]
    23dc:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    23de:	2204      	movs	r2, #4
    23e0:	759a      	strb	r2, [r3, #22]
    23e2:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    23e4:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    23e6:	b116      	cbz	r6, 23ee <_usart_async_set_irq_state+0x5e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    23e8:	2280      	movs	r2, #128	; 0x80
    23ea:	759a      	strb	r2, [r3, #22]
}
    23ec:	e7f1      	b.n	23d2 <_usart_async_set_irq_state+0x42>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    23ee:	2280      	movs	r2, #128	; 0x80
    23f0:	751a      	strb	r2, [r3, #20]
    23f2:	bd70      	pop	{r4, r5, r6, pc}
    23f4:	0000493c 	.word	0x0000493c
    23f8:	0000187d 	.word	0x0000187d

000023fc <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    23fc:	4b03      	ldr	r3, [pc, #12]	; (240c <_delay_init+0x10>)
    23fe:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    2402:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    2404:	2205      	movs	r2, #5
    2406:	601a      	str	r2, [r3, #0]
    2408:	4770      	bx	lr
    240a:	bf00      	nop
    240c:	e000e010 	.word	0xe000e010

00002410 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    2410:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    2412:	b303      	cbz	r3, 2456 <_delay_cycles+0x46>
{
    2414:	b430      	push	{r4, r5}
    2416:	1e5d      	subs	r5, r3, #1
    2418:	b2ed      	uxtb	r5, r5
	while (n--) {
    241a:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    241c:	4a12      	ldr	r2, [pc, #72]	; (2468 <_delay_cycles+0x58>)
    241e:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    2422:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    2424:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    2426:	6813      	ldr	r3, [r2, #0]
    2428:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    242c:	d0fb      	beq.n	2426 <_delay_cycles+0x16>
	while (n--) {
    242e:	3801      	subs	r0, #1
    2430:	b2c0      	uxtb	r0, r0
    2432:	28ff      	cmp	r0, #255	; 0xff
    2434:	d1f5      	bne.n	2422 <_delay_cycles+0x12>
    2436:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    243a:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    243e:	3101      	adds	r1, #1
    2440:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    2442:	4b09      	ldr	r3, [pc, #36]	; (2468 <_delay_cycles+0x58>)
    2444:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    2446:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    2448:	461a      	mov	r2, r3
    244a:	6813      	ldr	r3, [r2, #0]
    244c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2450:	d0fb      	beq.n	244a <_delay_cycles+0x3a>
		;
}
    2452:	bc30      	pop	{r4, r5}
    2454:	4770      	bx	lr
	SysTick->LOAD = buf;
    2456:	4b04      	ldr	r3, [pc, #16]	; (2468 <_delay_cycles+0x58>)
    2458:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    245a:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    245c:	461a      	mov	r2, r3
    245e:	6813      	ldr	r3, [r2, #0]
    2460:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2464:	d0fb      	beq.n	245e <_delay_cycles+0x4e>
    2466:	4770      	bx	lr
    2468:	e000e010 	.word	0xe000e010

0000246c <_get_irq_num>:
static uint8_t _get_irq_num(const void *const hw);
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _get_irq_num(const void *const hw)
{
    246c:	b470      	push	{r4, r5, r6}
    246e:	b087      	sub	sp, #28
    2470:	4606      	mov	r6, r0
}

static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tcc *const tcc_modules[TCC_INST_NUM] = TCC_INSTS;
    2472:	ac01      	add	r4, sp, #4
    2474:	4d14      	ldr	r5, [pc, #80]	; (24c8 <_get_irq_num+0x5c>)
    2476:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2478:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    247a:	682b      	ldr	r3, [r5, #0]
    247c:	6023      	str	r3, [r4, #0]

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tcc_modules[i]) {
    247e:	42b0      	cmp	r0, r6
    2480:	d017      	beq.n	24b2 <_get_irq_num+0x46>
    2482:	4631      	mov	r1, r6
    2484:	2301      	movs	r3, #1
    2486:	a801      	add	r0, sp, #4
    2488:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
    248c:	428a      	cmp	r2, r1
    248e:	d006      	beq.n	249e <_get_irq_num+0x32>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    2490:	3301      	adds	r3, #1
    2492:	2b05      	cmp	r3, #5
    2494:	d1f8      	bne.n	2488 <_get_irq_num+0x1c>
		return TCC0_0_IRQn;
    2496:	2055      	movs	r0, #85	; 0x55
}
    2498:	b007      	add	sp, #28
    249a:	bc70      	pop	{r4, r5, r6}
    249c:	4770      	bx	lr
	switch (_get_hardware_offset(hw)) {
    249e:	b2db      	uxtb	r3, r3
    24a0:	2b04      	cmp	r3, #4
    24a2:	d80c      	bhi.n	24be <_get_irq_num+0x52>
    24a4:	e8df f003 	tbb	[pc, r3]
    24a8:	070d0305 	.word	0x070d0305
    24ac:	09          	.byte	0x09
    24ad:	00          	.byte	0x00
		return TCC1_0_IRQn;
    24ae:	205c      	movs	r0, #92	; 0x5c
    24b0:	e7f2      	b.n	2498 <_get_irq_num+0x2c>
		return TCC0_0_IRQn;
    24b2:	2055      	movs	r0, #85	; 0x55
    24b4:	e7f0      	b.n	2498 <_get_irq_num+0x2c>
		return TCC3_0_IRQn;
    24b6:	2065      	movs	r0, #101	; 0x65
    24b8:	e7ee      	b.n	2498 <_get_irq_num+0x2c>
		return TCC4_0_IRQn;
    24ba:	2068      	movs	r0, #104	; 0x68
    24bc:	e7ec      	b.n	2498 <_get_irq_num+0x2c>
		return PERIPH_COUNT_IRQn;
    24be:	2089      	movs	r0, #137	; 0x89
    24c0:	e7ea      	b.n	2498 <_get_irq_num+0x2c>
		return TCC2_0_IRQn;
    24c2:	2061      	movs	r0, #97	; 0x61
    24c4:	e7e8      	b.n	2498 <_get_irq_num+0x2c>
    24c6:	bf00      	nop
    24c8:	00004958 	.word	0x00004958

000024cc <_tcc_timer_deinit>:
{
    24cc:	b510      	push	{r4, lr}
	void *const hw = device->hw;
    24ce:	68c4      	ldr	r4, [r0, #12]
	NVIC_DisableIRQ((IRQn_Type)_get_irq_num(hw));
    24d0:	4620      	mov	r0, r4
    24d2:	4b10      	ldr	r3, [pc, #64]	; (2514 <_tcc_timer_deinit+0x48>)
    24d4:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    24d6:	0943      	lsrs	r3, r0, #5
    24d8:	f000 001f 	and.w	r0, r0, #31
    24dc:	2201      	movs	r2, #1
    24de:	fa02 f000 	lsl.w	r0, r2, r0
    24e2:	3320      	adds	r3, #32
    24e4:	4a0c      	ldr	r2, [pc, #48]	; (2518 <_tcc_timer_deinit+0x4c>)
    24e6:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    24ea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    24ee:	f3bf 8f6f 	isb	sy
typedef uint8_t  hri_tcc_ctrlbset_reg_t;
typedef uint8_t  hri_tcc_dbgctrl_reg_t;

static inline void hri_tcc_wait_for_sync(const void *const hw, hri_tcc_syncbusy_reg_t reg)
{
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    24f2:	68a3      	ldr	r3, [r4, #8]
    24f4:	f013 0f03 	tst.w	r3, #3
    24f8:	d1fb      	bne.n	24f2 <_tcc_timer_deinit+0x26>

static inline void hri_tcc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TCC_CRITICAL_SECTION_ENTER();
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
    24fa:	6823      	ldr	r3, [r4, #0]
    24fc:	f023 0302 	bic.w	r3, r3, #2
    2500:	6023      	str	r3, [r4, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    2502:	68a3      	ldr	r3, [r4, #8]
    2504:	f013 0f01 	tst.w	r3, #1
    2508:	d1fb      	bne.n	2502 <_tcc_timer_deinit+0x36>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_SWRST;
    250a:	6823      	ldr	r3, [r4, #0]
    250c:	f043 0301 	orr.w	r3, r3, #1
    2510:	6023      	str	r3, [r4, #0]
    2512:	bd10      	pop	{r4, pc}
    2514:	0000246d 	.word	0x0000246d
    2518:	e000e100 	.word	0xe000e100

0000251c <_tcc_timer_start>:
	hri_tcc_set_CTRLA_ENABLE_bit(device->hw);
    251c:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    251e:	6893      	ldr	r3, [r2, #8]
    2520:	f013 0f03 	tst.w	r3, #3
    2524:	d1fb      	bne.n	251e <_tcc_timer_start+0x2>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_ENABLE;
    2526:	6813      	ldr	r3, [r2, #0]
    2528:	f043 0302 	orr.w	r3, r3, #2
    252c:	6013      	str	r3, [r2, #0]
    252e:	4770      	bx	lr

00002530 <_tcc_timer_stop>:
	hri_tcc_clear_CTRLA_ENABLE_bit(device->hw);
    2530:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    2532:	6893      	ldr	r3, [r2, #8]
    2534:	f013 0f03 	tst.w	r3, #3
    2538:	d1fb      	bne.n	2532 <_tcc_timer_stop+0x2>
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
    253a:	6813      	ldr	r3, [r2, #0]
    253c:	f023 0302 	bic.w	r3, r3, #2
    2540:	6013      	str	r3, [r2, #0]
    2542:	4770      	bx	lr

00002544 <_tcc_timer_set_period>:
	hri_tcc_write_PER_reg(device->hw, clock_cycles);
    2544:	68c3      	ldr	r3, [r0, #12]
	((Tcc *)hw)->PER.reg = data;
    2546:	6419      	str	r1, [r3, #64]	; 0x40
    2548:	4770      	bx	lr

0000254a <_tcc_timer_get_period>:
	return hri_tcc_read_PER_reg(device->hw);
    254a:	68c3      	ldr	r3, [r0, #12]
	return ((Tcc *)hw)->PER.reg;
    254c:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    254e:	4770      	bx	lr

00002550 <_tcc_timer_is_started>:
	return hri_tcc_get_CTRLA_ENABLE_bit(device->hw);
    2550:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    2552:	6893      	ldr	r3, [r2, #8]
    2554:	f013 0f03 	tst.w	r3, #3
    2558:	d1fb      	bne.n	2552 <_tcc_timer_is_started+0x2>
	tmp = ((Tcc *)hw)->CTRLA.reg;
    255a:	6810      	ldr	r0, [r2, #0]
}
    255c:	f3c0 0040 	ubfx	r0, r0, #1, #1
    2560:	4770      	bx	lr

00002562 <tcc_interrupt_handler>:
{
    2562:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    2564:	68c3      	ldr	r3, [r0, #12]
	return (((Tcc *)hw)->INTFLAG.reg & TCC_INTFLAG_OVF) >> TCC_INTFLAG_OVF_Pos;
    2566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	if (hri_tcc_get_interrupt_OVF_bit(hw)) {
    2568:	f012 0f01 	tst.w	r2, #1
    256c:	d100      	bne.n	2570 <tcc_interrupt_handler+0xe>
    256e:	bd08      	pop	{r3, pc}
	((Tcc *)hw)->INTFLAG.reg = TCC_INTFLAG_OVF;
    2570:	2201      	movs	r2, #1
    2572:	62da      	str	r2, [r3, #44]	; 0x2c
		device->timer_cb.period_expired(device);
    2574:	6803      	ldr	r3, [r0, #0]
    2576:	4798      	blx	r3
}
    2578:	e7f9      	b.n	256e <tcc_interrupt_handler+0xc>
	...

0000257c <_tcc_timer_init>:
{
    257c:	b5f0      	push	{r4, r5, r6, r7, lr}
    257e:	b087      	sub	sp, #28
    2580:	4605      	mov	r5, r0
    2582:	460c      	mov	r4, r1
	Tcc *const tcc_modules[TCC_INST_NUM] = TCC_INSTS;
    2584:	ae01      	add	r6, sp, #4
    2586:	4f4e      	ldr	r7, [pc, #312]	; (26c0 <_tcc_timer_init+0x144>)
    2588:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    258a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    258c:	683b      	ldr	r3, [r7, #0]
    258e:	6033      	str	r3, [r6, #0]
		if ((uint32_t)hw == (uint32_t)tcc_modules[i]) {
    2590:	42a0      	cmp	r0, r4
    2592:	d00c      	beq.n	25ae <_tcc_timer_init+0x32>
    2594:	4621      	mov	r1, r4
    2596:	2301      	movs	r3, #1
    2598:	a801      	add	r0, sp, #4
    259a:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
    259e:	428a      	cmp	r2, r1
    25a0:	d006      	beq.n	25b0 <_tcc_timer_init+0x34>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    25a2:	3301      	adds	r3, #1
    25a4:	2b05      	cmp	r3, #5
    25a6:	d1f8      	bne.n	259a <_tcc_timer_init+0x1e>
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    25a8:	2600      	movs	r6, #0
			return i;
    25aa:	b276      	sxtb	r6, r6
    25ac:	e015      	b.n	25da <_tcc_timer_init+0x5e>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    25ae:	2300      	movs	r3, #0
		if (_tccs[i].number == tcc_offset) {
    25b0:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    25b4:	d073      	beq.n	269e <_tcc_timer_init+0x122>
    25b6:	2b01      	cmp	r3, #1
    25b8:	d06b      	beq.n	2692 <_tcc_timer_init+0x116>
    25ba:	2b02      	cmp	r3, #2
    25bc:	d06b      	beq.n	2696 <_tcc_timer_init+0x11a>
    25be:	2b03      	cmp	r3, #3
    25c0:	d06b      	beq.n	269a <_tcc_timer_init+0x11e>
    25c2:	2b04      	cmp	r3, #4
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    25c4:	bf08      	it	eq
    25c6:	2604      	moveq	r6, #4
		if (_tccs[i].number == tcc_offset) {
    25c8:	d0ef      	beq.n	25aa <_tcc_timer_init+0x2e>
	ASSERT(false);
    25ca:	f240 128b 	movw	r2, #395	; 0x18b
    25ce:	493d      	ldr	r1, [pc, #244]	; (26c4 <_tcc_timer_init+0x148>)
    25d0:	2000      	movs	r0, #0
    25d2:	4b3d      	ldr	r3, [pc, #244]	; (26c8 <_tcc_timer_init+0x14c>)
    25d4:	4798      	blx	r3
	return -1;
    25d6:	f04f 36ff 	mov.w	r6, #4294967295
	device->hw = hw;
    25da:	60ec      	str	r4, [r5, #12]
	ASSERT(ARRAY_SIZE(_tccs));
    25dc:	22e4      	movs	r2, #228	; 0xe4
    25de:	4939      	ldr	r1, [pc, #228]	; (26c4 <_tcc_timer_init+0x148>)
    25e0:	2001      	movs	r0, #1
    25e2:	4b39      	ldr	r3, [pc, #228]	; (26c8 <_tcc_timer_init+0x14c>)
    25e4:	4798      	blx	r3
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    25e6:	68a3      	ldr	r3, [r4, #8]
    25e8:	f013 0f01 	tst.w	r3, #1
    25ec:	d1fb      	bne.n	25e6 <_tcc_timer_init+0x6a>
    25ee:	68a3      	ldr	r3, [r4, #8]
    25f0:	f013 0f03 	tst.w	r3, #3
    25f4:	d1fb      	bne.n	25ee <_tcc_timer_init+0x72>
	tmp = ((Tcc *)hw)->CTRLA.reg;
    25f6:	6823      	ldr	r3, [r4, #0]
	if (hri_tcc_get_CTRLA_ENABLE_bit(hw)) {
    25f8:	f013 0f02 	tst.w	r3, #2
    25fc:	d15d      	bne.n	26ba <_tcc_timer_init+0x13e>
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    25fe:	68a3      	ldr	r3, [r4, #8]
    2600:	f013 0f01 	tst.w	r3, #1
    2604:	d1fb      	bne.n	25fe <_tcc_timer_init+0x82>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_SWRST;
    2606:	6823      	ldr	r3, [r4, #0]
    2608:	f043 0301 	orr.w	r3, r3, #1
    260c:	6023      	str	r3, [r4, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    260e:	68a3      	ldr	r3, [r4, #8]
    2610:	f013 0f01 	tst.w	r3, #1
    2614:	d1fb      	bne.n	260e <_tcc_timer_init+0x92>
	hri_tcc_write_CTRLA_reg(hw, _tccs[i].ctrl_a);
    2616:	4a2a      	ldr	r2, [pc, #168]	; (26c0 <_tcc_timer_init+0x144>)
    2618:	00f1      	lsls	r1, r6, #3
    261a:	198b      	adds	r3, r1, r6
    261c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2620:	6998      	ldr	r0, [r3, #24]
}

static inline void hri_tcc_write_CTRLA_reg(const void *const hw, hri_tcc_ctrla_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->CTRLA.reg = data;
    2622:	6020      	str	r0, [r4, #0]
	hri_tcc_set_CTRLB_reg(hw, _tccs[i].ctrl_b);
    2624:	7f18      	ldrb	r0, [r3, #28]
	((Tcc *)hw)->CTRLBSET.reg = mask;
    2626:	7160      	strb	r0, [r4, #5]
	hri_tcc_write_DBGCTRL_reg(hw, _tccs[i].dbg_ctrl);
    2628:	7f58      	ldrb	r0, [r3, #29]
}

static inline void hri_tcc_write_DBGCTRL_reg(const void *const hw, hri_tcc_dbgctrl_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->DBGCTRL.reg = data;
    262a:	77a0      	strb	r0, [r4, #30]
	hri_tcc_write_EVCTRL_reg(hw, _tccs[i].event_ctrl);
    262c:	6a1b      	ldr	r3, [r3, #32]
}

static inline void hri_tcc_write_EVCTRL_reg(const void *const hw, hri_tcc_evctrl_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->EVCTRL.reg = data;
    262e:	6223      	str	r3, [r4, #32]
	hri_tcc_write_PER_reg(hw, _tccs[i].per);
    2630:	440e      	add	r6, r1
    2632:	eb02 0286 	add.w	r2, r2, r6, lsl #2
    2636:	6a53      	ldr	r3, [r2, #36]	; 0x24
	((Tcc *)hw)->PER.reg = data;
    2638:	6423      	str	r3, [r4, #64]	; 0x40
	((Tcc *)hw)->INTENSET.reg = TCC_INTENSET_OVF;
    263a:	2301      	movs	r3, #1
    263c:	62a3      	str	r3, [r4, #40]	; 0x28
	if (hw == TCC0) {
    263e:	4b23      	ldr	r3, [pc, #140]	; (26cc <_tcc_timer_init+0x150>)
    2640:	429c      	cmp	r4, r3
    2642:	d02e      	beq.n	26a2 <_tcc_timer_init+0x126>
	if (hw == TCC1) {
    2644:	4b22      	ldr	r3, [pc, #136]	; (26d0 <_tcc_timer_init+0x154>)
    2646:	429c      	cmp	r4, r3
    2648:	d02e      	beq.n	26a8 <_tcc_timer_init+0x12c>
	if (hw == TCC2) {
    264a:	4b22      	ldr	r3, [pc, #136]	; (26d4 <_tcc_timer_init+0x158>)
    264c:	429c      	cmp	r4, r3
    264e:	d02e      	beq.n	26ae <_tcc_timer_init+0x132>
	if (hw == TCC3) {
    2650:	4b21      	ldr	r3, [pc, #132]	; (26d8 <_tcc_timer_init+0x15c>)
    2652:	429c      	cmp	r4, r3
    2654:	d02e      	beq.n	26b4 <_tcc_timer_init+0x138>
	if (hw == TCC4) {
    2656:	4b21      	ldr	r3, [pc, #132]	; (26dc <_tcc_timer_init+0x160>)
    2658:	429c      	cmp	r4, r3
		_tcc4_dev = (struct _timer_device *)dev;
    265a:	bf04      	itt	eq
    265c:	4b20      	ldreq	r3, [pc, #128]	; (26e0 <_tcc_timer_init+0x164>)
    265e:	611d      	streq	r5, [r3, #16]
	NVIC_DisableIRQ((IRQn_Type)_get_irq_num(hw));
    2660:	4620      	mov	r0, r4
    2662:	4b20      	ldr	r3, [pc, #128]	; (26e4 <_tcc_timer_init+0x168>)
    2664:	4798      	blx	r3
    2666:	f000 031f 	and.w	r3, r0, #31
    266a:	2201      	movs	r2, #1
    266c:	409a      	lsls	r2, r3
    266e:	0943      	lsrs	r3, r0, #5
    2670:	009b      	lsls	r3, r3, #2
    2672:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2676:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    267a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    267e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2682:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2686:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    268a:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
    268c:	2000      	movs	r0, #0
}
    268e:	b007      	add	sp, #28
    2690:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    2692:	2601      	movs	r6, #1
    2694:	e789      	b.n	25aa <_tcc_timer_init+0x2e>
    2696:	2602      	movs	r6, #2
    2698:	e787      	b.n	25aa <_tcc_timer_init+0x2e>
    269a:	2603      	movs	r6, #3
    269c:	e785      	b.n	25aa <_tcc_timer_init+0x2e>
    269e:	2600      	movs	r6, #0
    26a0:	e783      	b.n	25aa <_tcc_timer_init+0x2e>
		_tcc0_dev = (struct _timer_device *)dev;
    26a2:	4b0f      	ldr	r3, [pc, #60]	; (26e0 <_tcc_timer_init+0x164>)
    26a4:	601d      	str	r5, [r3, #0]
    26a6:	e7d3      	b.n	2650 <_tcc_timer_init+0xd4>
		_tcc1_dev = (struct _timer_device *)dev;
    26a8:	4b0d      	ldr	r3, [pc, #52]	; (26e0 <_tcc_timer_init+0x164>)
    26aa:	605d      	str	r5, [r3, #4]
    26ac:	e7d3      	b.n	2656 <_tcc_timer_init+0xda>
		_tcc2_dev = (struct _timer_device *)dev;
    26ae:	4b0c      	ldr	r3, [pc, #48]	; (26e0 <_tcc_timer_init+0x164>)
    26b0:	609d      	str	r5, [r3, #8]
    26b2:	e7d5      	b.n	2660 <_tcc_timer_init+0xe4>
		_tcc3_dev = (struct _timer_device *)dev;
    26b4:	4b0a      	ldr	r3, [pc, #40]	; (26e0 <_tcc_timer_init+0x164>)
    26b6:	60dd      	str	r5, [r3, #12]
    26b8:	e7d2      	b.n	2660 <_tcc_timer_init+0xe4>
		return ERR_DENIED;
    26ba:	f06f 0010 	mvn.w	r0, #16
    26be:	e7e6      	b.n	268e <_tcc_timer_init+0x112>
    26c0:	00004958 	.word	0x00004958
    26c4:	00004a20 	.word	0x00004a20
    26c8:	0000187d 	.word	0x0000187d
    26cc:	41016000 	.word	0x41016000
    26d0:	41018000 	.word	0x41018000
    26d4:	42000c00 	.word	0x42000c00
    26d8:	42001000 	.word	0x42001000
    26dc:	43001000 	.word	0x43001000
    26e0:	20000cf4 	.word	0x20000cf4
    26e4:	0000246d 	.word	0x0000246d

000026e8 <_tcc_timer_set_irq>:
{
    26e8:	b508      	push	{r3, lr}
	_irq_set((IRQn_Type)_get_irq_num(device->hw));
    26ea:	68c0      	ldr	r0, [r0, #12]
    26ec:	4b02      	ldr	r3, [pc, #8]	; (26f8 <_tcc_timer_set_irq+0x10>)
    26ee:	4798      	blx	r3
    26f0:	4b02      	ldr	r3, [pc, #8]	; (26fc <_tcc_timer_set_irq+0x14>)
    26f2:	4798      	blx	r3
    26f4:	bd08      	pop	{r3, pc}
    26f6:	bf00      	nop
    26f8:	0000246d 	.word	0x0000246d
    26fc:	00001ba1 	.word	0x00001ba1

00002700 <_tcc_get_timer>:
}
    2700:	4800      	ldr	r0, [pc, #0]	; (2704 <_tcc_get_timer+0x4>)
    2702:	4770      	bx	lr
    2704:	20000060 	.word	0x20000060

00002708 <TCC0_0_Handler>:
{
    2708:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc0_dev);
    270a:	4b02      	ldr	r3, [pc, #8]	; (2714 <TCC0_0_Handler+0xc>)
    270c:	6818      	ldr	r0, [r3, #0]
    270e:	4b02      	ldr	r3, [pc, #8]	; (2718 <TCC0_0_Handler+0x10>)
    2710:	4798      	blx	r3
    2712:	bd08      	pop	{r3, pc}
    2714:	20000cf4 	.word	0x20000cf4
    2718:	00002563 	.word	0x00002563

0000271c <TCC1_0_Handler>:
{
    271c:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc1_dev);
    271e:	4b02      	ldr	r3, [pc, #8]	; (2728 <TCC1_0_Handler+0xc>)
    2720:	6858      	ldr	r0, [r3, #4]
    2722:	4b02      	ldr	r3, [pc, #8]	; (272c <TCC1_0_Handler+0x10>)
    2724:	4798      	blx	r3
    2726:	bd08      	pop	{r3, pc}
    2728:	20000cf4 	.word	0x20000cf4
    272c:	00002563 	.word	0x00002563

00002730 <TCC2_0_Handler>:
{
    2730:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc2_dev);
    2732:	4b02      	ldr	r3, [pc, #8]	; (273c <TCC2_0_Handler+0xc>)
    2734:	6898      	ldr	r0, [r3, #8]
    2736:	4b02      	ldr	r3, [pc, #8]	; (2740 <TCC2_0_Handler+0x10>)
    2738:	4798      	blx	r3
    273a:	bd08      	pop	{r3, pc}
    273c:	20000cf4 	.word	0x20000cf4
    2740:	00002563 	.word	0x00002563

00002744 <TCC3_0_Handler>:
{
    2744:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc3_dev);
    2746:	4b02      	ldr	r3, [pc, #8]	; (2750 <TCC3_0_Handler+0xc>)
    2748:	68d8      	ldr	r0, [r3, #12]
    274a:	4b02      	ldr	r3, [pc, #8]	; (2754 <TCC3_0_Handler+0x10>)
    274c:	4798      	blx	r3
    274e:	bd08      	pop	{r3, pc}
    2750:	20000cf4 	.word	0x20000cf4
    2754:	00002563 	.word	0x00002563

00002758 <TCC4_0_Handler>:
{
    2758:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc4_dev);
    275a:	4b02      	ldr	r3, [pc, #8]	; (2764 <TCC4_0_Handler+0xc>)
    275c:	6918      	ldr	r0, [r3, #16]
    275e:	4b02      	ldr	r3, [pc, #8]	; (2768 <TCC4_0_Handler+0x10>)
    2760:	4798      	blx	r3
    2762:	bd08      	pop	{r3, pc}
    2764:	20000cf4 	.word	0x20000cf4
    2768:	00002563 	.word	0x00002563

0000276c <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    276c:	68c2      	ldr	r2, [r0, #12]
typedef uint8_t  hri_tc_status_reg_t;
typedef uint8_t  hri_tc_wave_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    276e:	6913      	ldr	r3, [r2, #16]
    2770:	f013 0f03 	tst.w	r3, #3
    2774:	d1fb      	bne.n	276e <_tc_timer_start+0x2>

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_ENABLE;
    2776:	6813      	ldr	r3, [r2, #0]
    2778:	f043 0302 	orr.w	r3, r3, #2
    277c:	6013      	str	r3, [r2, #0]
    277e:	4770      	bx	lr

00002780 <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    2780:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2782:	6913      	ldr	r3, [r2, #16]
    2784:	f013 0f03 	tst.w	r3, #3
    2788:	d1fb      	bne.n	2782 <_tc_timer_stop+0x2>

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	((Tc *)hw)->COUNT8.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    278a:	6813      	ldr	r3, [r2, #0]
    278c:	f023 0302 	bic.w	r3, r3, #2
    2790:	6013      	str	r3, [r2, #0]
    2792:	4770      	bx	lr

00002794 <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    2794:	68c2      	ldr	r2, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    2796:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    2798:	f3c3 0381 	ubfx	r3, r3, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    279c:	2b02      	cmp	r3, #2
    279e:	d00b      	beq.n	27b8 <_tc_timer_set_period+0x24>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    27a0:	6813      	ldr	r3, [r2, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    27a2:	f013 0f0c 	tst.w	r3, #12
    27a6:	d009      	beq.n	27bc <_tc_timer_set_period+0x28>
    27a8:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    27aa:	f3c3 0381 	ubfx	r3, r3, #2, #2
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    27ae:	2b01      	cmp	r3, #1

		hri_tc_write_PER_reg(hw, (hri_tc_per_reg_t)clock_cycles);
    27b0:	bf04      	itt	eq
    27b2:	b2c9      	uxtbeq	r1, r1
}

static inline void hri_tc_write_PER_reg(const void *const hw, hri_tc_per_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.PER.reg = data;
    27b4:	76d1      	strbeq	r1, [r2, #27]
    27b6:	4770      	bx	lr
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    27b8:	61d1      	str	r1, [r2, #28]
    27ba:	4770      	bx	lr
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    27bc:	b289      	uxth	r1, r1
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    27be:	8391      	strh	r1, [r2, #28]
    27c0:	4770      	bx	lr

000027c2 <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    27c2:	68c2      	ldr	r2, [r0, #12]
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    27c4:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    27c6:	f3c3 0381 	ubfx	r3, r3, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    27ca:	2b02      	cmp	r3, #2
    27cc:	d00c      	beq.n	27e8 <_tc_timer_get_period+0x26>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    27ce:	6813      	ldr	r3, [r2, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    27d0:	f013 0f0c 	tst.w	r3, #12
    27d4:	d00a      	beq.n	27ec <_tc_timer_get_period+0x2a>
    27d6:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    27d8:	f3c3 0381 	ubfx	r3, r3, #2, #2
		return hri_tccount16_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    27dc:	2b01      	cmp	r3, #1
	TC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tc_per_reg_t hri_tc_read_PER_reg(const void *const hw)
{
	return ((Tc *)hw)->COUNT8.PER.reg;
    27de:	bf06      	itte	eq
    27e0:	7ed0      	ldrbeq	r0, [r2, #27]
    27e2:	b2c0      	uxtbeq	r0, r0

		return hri_tc_read_PER_reg(hw);
	}

	return 0;
    27e4:	2000      	movne	r0, #0
}
    27e6:	4770      	bx	lr
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    27e8:	69d0      	ldr	r0, [r2, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    27ea:	4770      	bx	lr
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    27ec:	8b90      	ldrh	r0, [r2, #28]
    27ee:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    27f0:	4770      	bx	lr

000027f2 <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    27f2:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    27f4:	6913      	ldr	r3, [r2, #16]
    27f6:	f013 0f03 	tst.w	r3, #3
    27fa:	d1fb      	bne.n	27f4 <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    27fc:	6810      	ldr	r0, [r2, #0]
}
    27fe:	f3c0 0040 	ubfx	r0, r0, #1, #1
    2802:	4770      	bx	lr

00002804 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    2804:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    2806:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT8.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    2808:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    280a:	f012 0f01 	tst.w	r2, #1
    280e:	d100      	bne.n	2812 <tc_interrupt_handler+0xe>
    2810:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    2812:	2201      	movs	r2, #1
    2814:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    2816:	6803      	ldr	r3, [r0, #0]
    2818:	4798      	blx	r3
	}
}
    281a:	e7f9      	b.n	2810 <tc_interrupt_handler+0xc>

0000281c <tc_pwm_interrupt_handler>:
 * \internal TC interrupt handler for PWM
 *
 * \param[in] instance TC instance number
 */
static void tc_pwm_interrupt_handler(struct _pwm_device *device)
{
    281c:	b538      	push	{r3, r4, r5, lr}
    281e:	4605      	mov	r5, r0
	void *const hw = device->hw;
    2820:	6904      	ldr	r4, [r0, #16]
	return (((Tc *)hw)->COUNT8.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    2822:	7aa3      	ldrb	r3, [r4, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    2824:	f013 0f01 	tst.w	r3, #1
    2828:	d004      	beq.n	2834 <tc_pwm_interrupt_handler+0x18>
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    282a:	2301      	movs	r3, #1
    282c:	72a3      	strb	r3, [r4, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		if (NULL != device->callback.pwm_period_cb) {
    282e:	6803      	ldr	r3, [r0, #0]
    2830:	b103      	cbz	r3, 2834 <tc_pwm_interrupt_handler+0x18>
			device->callback.pwm_period_cb(device);
    2832:	4798      	blx	r3
	return (((Tc *)hw)->COUNT8.INTENSET.reg & TC_INTENSET_ERR) >> TC_INTENSET_ERR_Pos;
    2834:	7a63      	ldrb	r3, [r4, #9]
		}
	}
	if (hri_tc_get_INTEN_ERR_bit(hw)) {
    2836:	f013 0f02 	tst.w	r3, #2
    283a:	d005      	beq.n	2848 <tc_pwm_interrupt_handler+0x2c>
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    283c:	2302      	movs	r3, #2
    283e:	72a3      	strb	r3, [r4, #10]
		hri_tc_clear_interrupt_ERR_bit(hw);
		if (NULL != device->callback.pwm_error_cb) {
    2840:	686b      	ldr	r3, [r5, #4]
    2842:	b10b      	cbz	r3, 2848 <tc_pwm_interrupt_handler+0x2c>
			device->callback.pwm_error_cb(device);
    2844:	4628      	mov	r0, r5
    2846:	4798      	blx	r3
    2848:	bd38      	pop	{r3, r4, r5, pc}
	...

0000284c <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
    284c:	4b11      	ldr	r3, [pc, #68]	; (2894 <_tc_init_irq_param+0x48>)
    284e:	4298      	cmp	r0, r3
    2850:	d011      	beq.n	2876 <_tc_init_irq_param+0x2a>
		_tc0_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC1) {
    2852:	4b11      	ldr	r3, [pc, #68]	; (2898 <_tc_init_irq_param+0x4c>)
    2854:	4298      	cmp	r0, r3
    2856:	d011      	beq.n	287c <_tc_init_irq_param+0x30>
		_tc1_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC2) {
    2858:	4b10      	ldr	r3, [pc, #64]	; (289c <_tc_init_irq_param+0x50>)
    285a:	4298      	cmp	r0, r3
    285c:	d011      	beq.n	2882 <_tc_init_irq_param+0x36>
		_tc2_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC3) {
    285e:	4b10      	ldr	r3, [pc, #64]	; (28a0 <_tc_init_irq_param+0x54>)
    2860:	4298      	cmp	r0, r3
    2862:	d011      	beq.n	2888 <_tc_init_irq_param+0x3c>
		_tc3_dev = (struct _timer_device *)dev;
	}
	if (hw == TC4) {
    2864:	4b0f      	ldr	r3, [pc, #60]	; (28a4 <_tc_init_irq_param+0x58>)
    2866:	4298      	cmp	r0, r3
    2868:	d011      	beq.n	288e <_tc_init_irq_param+0x42>
		_tc4_dev = (struct _timer_device *)dev;
	}
	if (hw == TC5) {
    286a:	4b0f      	ldr	r3, [pc, #60]	; (28a8 <_tc_init_irq_param+0x5c>)
    286c:	4298      	cmp	r0, r3
		_tc5_dev = (struct _timer_device *)dev;
    286e:	bf04      	itt	eq
    2870:	4b0e      	ldreq	r3, [pc, #56]	; (28ac <_tc_init_irq_param+0x60>)
    2872:	6159      	streq	r1, [r3, #20]
    2874:	4770      	bx	lr
		_tc0_dev = (struct _pwm_device *)dev;
    2876:	4b0d      	ldr	r3, [pc, #52]	; (28ac <_tc_init_irq_param+0x60>)
    2878:	6019      	str	r1, [r3, #0]
    287a:	e7f0      	b.n	285e <_tc_init_irq_param+0x12>
		_tc1_dev = (struct _pwm_device *)dev;
    287c:	4b0b      	ldr	r3, [pc, #44]	; (28ac <_tc_init_irq_param+0x60>)
    287e:	6059      	str	r1, [r3, #4]
    2880:	e7f0      	b.n	2864 <_tc_init_irq_param+0x18>
		_tc2_dev = (struct _pwm_device *)dev;
    2882:	4b0a      	ldr	r3, [pc, #40]	; (28ac <_tc_init_irq_param+0x60>)
    2884:	6099      	str	r1, [r3, #8]
    2886:	e7f0      	b.n	286a <_tc_init_irq_param+0x1e>
		_tc3_dev = (struct _timer_device *)dev;
    2888:	4b08      	ldr	r3, [pc, #32]	; (28ac <_tc_init_irq_param+0x60>)
    288a:	60d9      	str	r1, [r3, #12]
    288c:	4770      	bx	lr
		_tc4_dev = (struct _timer_device *)dev;
    288e:	4b07      	ldr	r3, [pc, #28]	; (28ac <_tc_init_irq_param+0x60>)
    2890:	6119      	str	r1, [r3, #16]
    2892:	4770      	bx	lr
    2894:	40003800 	.word	0x40003800
    2898:	40003c00 	.word	0x40003c00
    289c:	4101a000 	.word	0x4101a000
    28a0:	4101c000 	.word	0x4101c000
    28a4:	42001400 	.word	0x42001400
    28a8:	42001800 	.word	0x42001800
    28ac:	20000d08 	.word	0x20000d08

000028b0 <get_tc_index>:
{
    28b0:	b570      	push	{r4, r5, r6, lr}
    28b2:	b086      	sub	sp, #24
    28b4:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    28b6:	466c      	mov	r4, sp
    28b8:	4d18      	ldr	r5, [pc, #96]	; (291c <get_tc_index+0x6c>)
    28ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    28bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    28be:	e895 0003 	ldmia.w	r5, {r0, r1}
    28c2:	e884 0003 	stmia.w	r4, {r0, r1}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    28c6:	9b00      	ldr	r3, [sp, #0]
    28c8:	42b3      	cmp	r3, r6
    28ca:	d021      	beq.n	2910 <get_tc_index+0x60>
    28cc:	4631      	mov	r1, r6
    28ce:	2301      	movs	r3, #1
    28d0:	f85d 2023 	ldr.w	r2, [sp, r3, lsl #2]
    28d4:	428a      	cmp	r2, r1
    28d6:	d01c      	beq.n	2912 <get_tc_index+0x62>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    28d8:	3301      	adds	r3, #1
    28da:	2b06      	cmp	r3, #6
    28dc:	d1f8      	bne.n	28d0 <get_tc_index+0x20>
			return i;
		}
	}
	return 0;
    28de:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    28e0:	4a0f      	ldr	r2, [pc, #60]	; (2920 <get_tc_index+0x70>)
    28e2:	7812      	ldrb	r2, [r2, #0]
    28e4:	429a      	cmp	r2, r3
    28e6:	d016      	beq.n	2916 <get_tc_index+0x66>
    28e8:	4a0d      	ldr	r2, [pc, #52]	; (2920 <get_tc_index+0x70>)
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    28ea:	2001      	movs	r0, #1
		if (_tcs[i].number == index) {
    28ec:	7d11      	ldrb	r1, [r2, #20]
    28ee:	4299      	cmp	r1, r3
    28f0:	d012      	beq.n	2918 <get_tc_index+0x68>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    28f2:	3001      	adds	r0, #1
    28f4:	b2c0      	uxtb	r0, r0
    28f6:	3214      	adds	r2, #20
    28f8:	2806      	cmp	r0, #6
    28fa:	d1f7      	bne.n	28ec <get_tc_index+0x3c>
	ASSERT(false);
    28fc:	f240 2227 	movw	r2, #551	; 0x227
    2900:	4908      	ldr	r1, [pc, #32]	; (2924 <get_tc_index+0x74>)
    2902:	2000      	movs	r0, #0
    2904:	4b08      	ldr	r3, [pc, #32]	; (2928 <get_tc_index+0x78>)
    2906:	4798      	blx	r3
	return -1;
    2908:	f04f 30ff 	mov.w	r0, #4294967295
}
    290c:	b006      	add	sp, #24
    290e:	bd70      	pop	{r4, r5, r6, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2910:	2300      	movs	r3, #0
			return i;
    2912:	b2db      	uxtb	r3, r3
    2914:	e7e4      	b.n	28e0 <get_tc_index+0x30>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    2916:	2000      	movs	r0, #0
			return i;
    2918:	b240      	sxtb	r0, r0
    291a:	e7f7      	b.n	290c <get_tc_index+0x5c>
    291c:	00004a38 	.word	0x00004a38
    2920:	20000080 	.word	0x20000080
    2924:	00004a50 	.word	0x00004a50
    2928:	0000187d 	.word	0x0000187d

0000292c <_tc_timer_init>:
{
    292c:	b570      	push	{r4, r5, r6, lr}
    292e:	4606      	mov	r6, r0
    2930:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    2932:	4608      	mov	r0, r1
    2934:	4b48      	ldr	r3, [pc, #288]	; (2a58 <_tc_timer_init+0x12c>)
    2936:	4798      	blx	r3
    2938:	4605      	mov	r5, r0
	device->hw = hw;
    293a:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    293c:	22af      	movs	r2, #175	; 0xaf
    293e:	4947      	ldr	r1, [pc, #284]	; (2a5c <_tc_timer_init+0x130>)
    2940:	2001      	movs	r0, #1
    2942:	4b47      	ldr	r3, [pc, #284]	; (2a60 <_tc_timer_init+0x134>)
    2944:	4798      	blx	r3
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2946:	6923      	ldr	r3, [r4, #16]
    2948:	f013 0f01 	tst.w	r3, #1
    294c:	d1fb      	bne.n	2946 <_tc_timer_init+0x1a>
    294e:	6923      	ldr	r3, [r4, #16]
    2950:	f013 0f03 	tst.w	r3, #3
    2954:	d1fb      	bne.n	294e <_tc_timer_init+0x22>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    2956:	6823      	ldr	r3, [r4, #0]
	if (hri_tc_get_CTRLA_ENABLE_bit(hw)) {
    2958:	f013 0f02 	tst.w	r3, #2
    295c:	d175      	bne.n	2a4a <_tc_timer_init+0x11e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    295e:	6923      	ldr	r3, [r4, #16]
    2960:	f013 0f01 	tst.w	r3, #1
    2964:	d1fb      	bne.n	295e <_tc_timer_init+0x32>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    2966:	6823      	ldr	r3, [r4, #0]
    2968:	f043 0301 	orr.w	r3, r3, #1
    296c:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    296e:	6923      	ldr	r3, [r4, #16]
    2970:	f013 0f01 	tst.w	r3, #1
    2974:	d1fb      	bne.n	296e <_tc_timer_init+0x42>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    2976:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    297a:	4a3a      	ldr	r2, [pc, #232]	; (2a64 <_tc_timer_init+0x138>)
    297c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2980:	685a      	ldr	r2, [r3, #4]
	((Tc *)hw)->COUNT8.CTRLA.reg = data;
    2982:	6022      	str	r2, [r4, #0]
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    2984:	7a9a      	ldrb	r2, [r3, #10]
	((Tc *)hw)->COUNT8.DBGCTRL.reg = data;
    2986:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    2988:	891a      	ldrh	r2, [r3, #8]
	((Tc *)hw)->COUNT8.EVCTRL.reg = data;
    298a:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT8.WAVE.reg = data;
    298c:	2201      	movs	r2, #1
    298e:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    2990:	685b      	ldr	r3, [r3, #4]
    2992:	f003 030c 	and.w	r3, r3, #12
    2996:	2b08      	cmp	r3, #8
    2998:	d03f      	beq.n	2a1a <_tc_timer_init+0xee>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    299a:	2b00      	cmp	r3, #0
    299c:	d147      	bne.n	2a2e <_tc_timer_init+0x102>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    299e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    29a2:	4a30      	ldr	r2, [pc, #192]	; (2a64 <_tc_timer_init+0x138>)
    29a4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    29a8:	899a      	ldrh	r2, [r3, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    29aa:	83a2      	strh	r2, [r4, #28]
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    29ac:	8a1b      	ldrh	r3, [r3, #16]
    29ae:	83e3      	strh	r3, [r4, #30]
	((Tc *)hw)->COUNT8.INTENSET.reg = TC_INTENSET_OVF;
    29b0:	2301      	movs	r3, #1
    29b2:	7263      	strb	r3, [r4, #9]
	_tc_init_irq_param(hw, (void *)device);
    29b4:	4631      	mov	r1, r6
    29b6:	4620      	mov	r0, r4
    29b8:	4b2b      	ldr	r3, [pc, #172]	; (2a68 <_tc_timer_init+0x13c>)
    29ba:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    29bc:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    29c0:	4a28      	ldr	r2, [pc, #160]	; (2a64 <_tc_timer_init+0x138>)
    29c2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    29c6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    29ca:	2b00      	cmp	r3, #0
    29cc:	db40      	blt.n	2a50 <_tc_timer_init+0x124>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    29ce:	095a      	lsrs	r2, r3, #5
    29d0:	f003 031f 	and.w	r3, r3, #31
    29d4:	2101      	movs	r1, #1
    29d6:	fa01 f303 	lsl.w	r3, r1, r3
    29da:	3220      	adds	r2, #32
    29dc:	4923      	ldr	r1, [pc, #140]	; (2a6c <_tc_timer_init+0x140>)
    29de:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    29e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    29e6:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    29ea:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    29ee:	4b1d      	ldr	r3, [pc, #116]	; (2a64 <_tc_timer_init+0x138>)
    29f0:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    29f4:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    29f8:	2b00      	cmp	r3, #0
    29fa:	db2b      	blt.n	2a54 <_tc_timer_init+0x128>
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    29fc:	0959      	lsrs	r1, r3, #5
    29fe:	f003 031f 	and.w	r3, r3, #31
    2a02:	2201      	movs	r2, #1
    2a04:	fa02 f303 	lsl.w	r3, r2, r3
    2a08:	4a18      	ldr	r2, [pc, #96]	; (2a6c <_tc_timer_init+0x140>)
    2a0a:	f101 0060 	add.w	r0, r1, #96	; 0x60
    2a0e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2a12:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	return ERR_NONE;
    2a16:	2000      	movs	r0, #0
    2a18:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    2a1a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2a1e:	4a11      	ldr	r2, [pc, #68]	; (2a64 <_tc_timer_init+0x138>)
    2a20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2a24:	68da      	ldr	r2, [r3, #12]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    2a26:	61e2      	str	r2, [r4, #28]
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    2a28:	691b      	ldr	r3, [r3, #16]
    2a2a:	6223      	str	r3, [r4, #32]
    2a2c:	e7c0      	b.n	29b0 <_tc_timer_init+0x84>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    2a2e:	2b04      	cmp	r3, #4
    2a30:	d1be      	bne.n	29b0 <_tc_timer_init+0x84>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    2a32:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2a36:	4a0b      	ldr	r2, [pc, #44]	; (2a64 <_tc_timer_init+0x138>)
    2a38:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2a3c:	7b1a      	ldrb	r2, [r3, #12]
}

static inline void hri_tccount8_write_CC_reg(const void *const hw, uint8_t index, hri_tc_cc8_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    2a3e:	7722      	strb	r2, [r4, #28]
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    2a40:	7c1a      	ldrb	r2, [r3, #16]
    2a42:	7762      	strb	r2, [r4, #29]
		hri_tc_write_PER_reg(hw, _tcs[i].per);
    2a44:	7adb      	ldrb	r3, [r3, #11]
	((Tc *)hw)->COUNT8.PER.reg = data;
    2a46:	76e3      	strb	r3, [r4, #27]
    2a48:	e7b2      	b.n	29b0 <_tc_timer_init+0x84>
		return ERR_DENIED;
    2a4a:	f06f 0010 	mvn.w	r0, #16
    2a4e:	bd70      	pop	{r4, r5, r6, pc}
	return ERR_NONE;
    2a50:	2000      	movs	r0, #0
    2a52:	bd70      	pop	{r4, r5, r6, pc}
    2a54:	2000      	movs	r0, #0
}
    2a56:	bd70      	pop	{r4, r5, r6, pc}
    2a58:	000028b1 	.word	0x000028b1
    2a5c:	00004a50 	.word	0x00004a50
    2a60:	0000187d 	.word	0x0000187d
    2a64:	20000080 	.word	0x20000080
    2a68:	0000284d 	.word	0x0000284d
    2a6c:	e000e100 	.word	0xe000e100

00002a70 <_tc_timer_deinit>:
{
    2a70:	b538      	push	{r3, r4, r5, lr}
	void *const hw = device->hw;
    2a72:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    2a74:	4620      	mov	r0, r4
    2a76:	4b18      	ldr	r3, [pc, #96]	; (2ad8 <_tc_timer_deinit+0x68>)
    2a78:	4798      	blx	r3
    2a7a:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
    2a7c:	f240 1201 	movw	r2, #257	; 0x101
    2a80:	4916      	ldr	r1, [pc, #88]	; (2adc <_tc_timer_deinit+0x6c>)
    2a82:	2001      	movs	r0, #1
    2a84:	4b16      	ldr	r3, [pc, #88]	; (2ae0 <_tc_timer_deinit+0x70>)
    2a86:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    2a88:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    2a8c:	4b15      	ldr	r3, [pc, #84]	; (2ae4 <_tc_timer_deinit+0x74>)
    2a8e:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    2a92:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    2a96:	2b00      	cmp	r3, #0
    2a98:	db0d      	blt.n	2ab6 <_tc_timer_deinit+0x46>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2a9a:	095a      	lsrs	r2, r3, #5
    2a9c:	f003 031f 	and.w	r3, r3, #31
    2aa0:	2101      	movs	r1, #1
    2aa2:	fa01 f303 	lsl.w	r3, r1, r3
    2aa6:	3220      	adds	r2, #32
    2aa8:	490f      	ldr	r1, [pc, #60]	; (2ae8 <_tc_timer_deinit+0x78>)
    2aaa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    2aae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2ab2:	f3bf 8f6f 	isb	sy
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2ab6:	6923      	ldr	r3, [r4, #16]
    2ab8:	f013 0f03 	tst.w	r3, #3
    2abc:	d1fb      	bne.n	2ab6 <_tc_timer_deinit+0x46>
	((Tc *)hw)->COUNT8.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    2abe:	6823      	ldr	r3, [r4, #0]
    2ac0:	f023 0302 	bic.w	r3, r3, #2
    2ac4:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2ac6:	6923      	ldr	r3, [r4, #16]
    2ac8:	f013 0f01 	tst.w	r3, #1
    2acc:	d1fb      	bne.n	2ac6 <_tc_timer_deinit+0x56>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    2ace:	6823      	ldr	r3, [r4, #0]
    2ad0:	f043 0301 	orr.w	r3, r3, #1
    2ad4:	6023      	str	r3, [r4, #0]
    2ad6:	bd38      	pop	{r3, r4, r5, pc}
    2ad8:	000028b1 	.word	0x000028b1
    2adc:	00004a50 	.word	0x00004a50
    2ae0:	0000187d 	.word	0x0000187d
    2ae4:	20000080 	.word	0x20000080
    2ae8:	e000e100 	.word	0xe000e100

00002aec <_tc_timer_set_irq>:
{
    2aec:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    2aee:	68c0      	ldr	r0, [r0, #12]
    2af0:	4b08      	ldr	r3, [pc, #32]	; (2b14 <_tc_timer_set_irq+0x28>)
    2af2:	4798      	blx	r3
    2af4:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    2af6:	f44f 72de 	mov.w	r2, #444	; 0x1bc
    2afa:	4907      	ldr	r1, [pc, #28]	; (2b18 <_tc_timer_set_irq+0x2c>)
    2afc:	2001      	movs	r0, #1
    2afe:	4b07      	ldr	r3, [pc, #28]	; (2b1c <_tc_timer_set_irq+0x30>)
    2b00:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    2b02:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    2b06:	4b06      	ldr	r3, [pc, #24]	; (2b20 <_tc_timer_set_irq+0x34>)
    2b08:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    2b0c:	78a0      	ldrb	r0, [r4, #2]
    2b0e:	4b05      	ldr	r3, [pc, #20]	; (2b24 <_tc_timer_set_irq+0x38>)
    2b10:	4798      	blx	r3
    2b12:	bd10      	pop	{r4, pc}
    2b14:	000028b1 	.word	0x000028b1
    2b18:	00004a50 	.word	0x00004a50
    2b1c:	0000187d 	.word	0x0000187d
    2b20:	20000080 	.word	0x20000080
    2b24:	00001ba1 	.word	0x00001ba1

00002b28 <_pwm_init>:
{
    2b28:	b570      	push	{r4, r5, r6, lr}
    2b2a:	4606      	mov	r6, r0
    2b2c:	460c      	mov	r4, r1
	int8_t i   = get_tc_index(hw);
    2b2e:	4608      	mov	r0, r1
    2b30:	4b3f      	ldr	r3, [pc, #252]	; (2c30 <_pwm_init+0x108>)
    2b32:	4798      	blx	r3
    2b34:	4605      	mov	r5, r0
	device->hw = hw;
    2b36:	6134      	str	r4, [r6, #16]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2b38:	6923      	ldr	r3, [r4, #16]
    2b3a:	f013 0f01 	tst.w	r3, #1
    2b3e:	d1fb      	bne.n	2b38 <_pwm_init+0x10>
    2b40:	6923      	ldr	r3, [r4, #16]
    2b42:	f013 0f03 	tst.w	r3, #3
    2b46:	d1fb      	bne.n	2b40 <_pwm_init+0x18>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    2b48:	6823      	ldr	r3, [r4, #0]
	if (hri_tc_get_CTRLA_ENABLE_bit(hw)) {
    2b4a:	f013 0f02 	tst.w	r3, #2
    2b4e:	d165      	bne.n	2c1c <_pwm_init+0xf4>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2b50:	6923      	ldr	r3, [r4, #16]
    2b52:	f013 0f01 	tst.w	r3, #1
    2b56:	d1fb      	bne.n	2b50 <_pwm_init+0x28>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    2b58:	6823      	ldr	r3, [r4, #0]
    2b5a:	f043 0301 	orr.w	r3, r3, #1
    2b5e:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2b60:	6923      	ldr	r3, [r4, #16]
    2b62:	f013 0f01 	tst.w	r3, #1
    2b66:	d1fb      	bne.n	2b60 <_pwm_init+0x38>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    2b68:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2b6c:	4a31      	ldr	r2, [pc, #196]	; (2c34 <_pwm_init+0x10c>)
    2b6e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2b72:	685a      	ldr	r2, [r3, #4]
	((Tc *)hw)->COUNT8.CTRLA.reg = data;
    2b74:	6022      	str	r2, [r4, #0]
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    2b76:	7a9a      	ldrb	r2, [r3, #10]
	((Tc *)hw)->COUNT8.DBGCTRL.reg = data;
    2b78:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    2b7a:	891a      	ldrh	r2, [r3, #8]
	((Tc *)hw)->COUNT8.EVCTRL.reg = data;
    2b7c:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT8.WAVE.reg = data;
    2b7e:	2203      	movs	r2, #3
    2b80:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    2b82:	685b      	ldr	r3, [r3, #4]
    2b84:	f003 030c 	and.w	r3, r3, #12
    2b88:	2b08      	cmp	r3, #8
    2b8a:	d03d      	beq.n	2c08 <_pwm_init+0xe0>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    2b8c:	2b00      	cmp	r3, #0
    2b8e:	d148      	bne.n	2c22 <_pwm_init+0xfa>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    2b90:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2b94:	4a27      	ldr	r2, [pc, #156]	; (2c34 <_pwm_init+0x10c>)
    2b96:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2b9a:	899a      	ldrh	r2, [r3, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    2b9c:	83a2      	strh	r2, [r4, #28]
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    2b9e:	8a1b      	ldrh	r3, [r3, #16]
    2ba0:	83e3      	strh	r3, [r4, #30]
	_tc_init_irq_param(hw, (void *)device);
    2ba2:	4631      	mov	r1, r6
    2ba4:	4620      	mov	r0, r4
    2ba6:	4b24      	ldr	r3, [pc, #144]	; (2c38 <_pwm_init+0x110>)
    2ba8:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    2baa:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2bae:	4a21      	ldr	r2, [pc, #132]	; (2c34 <_pwm_init+0x10c>)
    2bb0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2bb4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    2bb8:	2b00      	cmp	r3, #0
    2bba:	db35      	blt.n	2c28 <_pwm_init+0x100>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2bbc:	095a      	lsrs	r2, r3, #5
    2bbe:	f003 031f 	and.w	r3, r3, #31
    2bc2:	2101      	movs	r1, #1
    2bc4:	fa01 f303 	lsl.w	r3, r1, r3
    2bc8:	3220      	adds	r2, #32
    2bca:	491c      	ldr	r1, [pc, #112]	; (2c3c <_pwm_init+0x114>)
    2bcc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    2bd0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2bd4:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    2bd8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    2bdc:	4b15      	ldr	r3, [pc, #84]	; (2c34 <_pwm_init+0x10c>)
    2bde:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    2be2:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    2be6:	2b00      	cmp	r3, #0
    2be8:	db20      	blt.n	2c2c <_pwm_init+0x104>
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2bea:	0959      	lsrs	r1, r3, #5
    2bec:	f003 031f 	and.w	r3, r3, #31
    2bf0:	2201      	movs	r2, #1
    2bf2:	fa02 f303 	lsl.w	r3, r2, r3
    2bf6:	4a11      	ldr	r2, [pc, #68]	; (2c3c <_pwm_init+0x114>)
    2bf8:	f101 0060 	add.w	r0, r1, #96	; 0x60
    2bfc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2c00:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	return 0;
    2c04:	2000      	movs	r0, #0
    2c06:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    2c08:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2c0c:	4a09      	ldr	r2, [pc, #36]	; (2c34 <_pwm_init+0x10c>)
    2c0e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2c12:	68da      	ldr	r2, [r3, #12]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    2c14:	61e2      	str	r2, [r4, #28]
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    2c16:	691b      	ldr	r3, [r3, #16]
    2c18:	6223      	str	r3, [r4, #32]
    2c1a:	e7c2      	b.n	2ba2 <_pwm_init+0x7a>
		return ERR_DENIED;
    2c1c:	f06f 0010 	mvn.w	r0, #16
    2c20:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
    2c22:	f04f 30ff 	mov.w	r0, #4294967295
    2c26:	bd70      	pop	{r4, r5, r6, pc}
	return 0;
    2c28:	2000      	movs	r0, #0
    2c2a:	bd70      	pop	{r4, r5, r6, pc}
    2c2c:	2000      	movs	r0, #0
}
    2c2e:	bd70      	pop	{r4, r5, r6, pc}
    2c30:	000028b1 	.word	0x000028b1
    2c34:	20000080 	.word	0x20000080
    2c38:	0000284d 	.word	0x0000284d
    2c3c:	e000e100 	.word	0xe000e100

00002c40 <_tc_get_timer>:
}
    2c40:	4800      	ldr	r0, [pc, #0]	; (2c44 <_tc_get_timer+0x4>)
    2c42:	4770      	bx	lr
    2c44:	200000f8 	.word	0x200000f8

00002c48 <_tc_get_pwm>:
}
    2c48:	2000      	movs	r0, #0
    2c4a:	4770      	bx	lr

00002c4c <TC0_Handler>:
{
    2c4c:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc0_dev);
    2c4e:	4b02      	ldr	r3, [pc, #8]	; (2c58 <TC0_Handler+0xc>)
    2c50:	6818      	ldr	r0, [r3, #0]
    2c52:	4b02      	ldr	r3, [pc, #8]	; (2c5c <TC0_Handler+0x10>)
    2c54:	4798      	blx	r3
    2c56:	bd08      	pop	{r3, pc}
    2c58:	20000d08 	.word	0x20000d08
    2c5c:	0000281d 	.word	0x0000281d

00002c60 <TC1_Handler>:
{
    2c60:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc1_dev);
    2c62:	4b02      	ldr	r3, [pc, #8]	; (2c6c <TC1_Handler+0xc>)
    2c64:	6858      	ldr	r0, [r3, #4]
    2c66:	4b02      	ldr	r3, [pc, #8]	; (2c70 <TC1_Handler+0x10>)
    2c68:	4798      	blx	r3
    2c6a:	bd08      	pop	{r3, pc}
    2c6c:	20000d08 	.word	0x20000d08
    2c70:	0000281d 	.word	0x0000281d

00002c74 <TC2_Handler>:
{
    2c74:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc2_dev);
    2c76:	4b02      	ldr	r3, [pc, #8]	; (2c80 <TC2_Handler+0xc>)
    2c78:	6898      	ldr	r0, [r3, #8]
    2c7a:	4b02      	ldr	r3, [pc, #8]	; (2c84 <TC2_Handler+0x10>)
    2c7c:	4798      	blx	r3
    2c7e:	bd08      	pop	{r3, pc}
    2c80:	20000d08 	.word	0x20000d08
    2c84:	0000281d 	.word	0x0000281d

00002c88 <TC3_Handler>:
{
    2c88:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    2c8a:	4b02      	ldr	r3, [pc, #8]	; (2c94 <TC3_Handler+0xc>)
    2c8c:	68d8      	ldr	r0, [r3, #12]
    2c8e:	4b02      	ldr	r3, [pc, #8]	; (2c98 <TC3_Handler+0x10>)
    2c90:	4798      	blx	r3
    2c92:	bd08      	pop	{r3, pc}
    2c94:	20000d08 	.word	0x20000d08
    2c98:	00002805 	.word	0x00002805

00002c9c <TC4_Handler>:
{
    2c9c:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc4_dev);
    2c9e:	4b02      	ldr	r3, [pc, #8]	; (2ca8 <TC4_Handler+0xc>)
    2ca0:	6918      	ldr	r0, [r3, #16]
    2ca2:	4b02      	ldr	r3, [pc, #8]	; (2cac <TC4_Handler+0x10>)
    2ca4:	4798      	blx	r3
    2ca6:	bd08      	pop	{r3, pc}
    2ca8:	20000d08 	.word	0x20000d08
    2cac:	00002805 	.word	0x00002805

00002cb0 <TC5_Handler>:
{
    2cb0:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc5_dev);
    2cb2:	4b02      	ldr	r3, [pc, #8]	; (2cbc <TC5_Handler+0xc>)
    2cb4:	6958      	ldr	r0, [r3, #20]
    2cb6:	4b02      	ldr	r3, [pc, #8]	; (2cc0 <TC5_Handler+0x10>)
    2cb8:	4798      	blx	r3
    2cba:	bd08      	pop	{r3, pc}
    2cbc:	20000d08 	.word	0x20000d08
    2cc0:	00002805 	.word	0x00002805

00002cc4 <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    2cc4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    2cc6:	4604      	mov	r4, r0
    2cc8:	b330      	cbz	r0, 2d18 <_wdt_init+0x54>
    2cca:	6800      	ldr	r0, [r0, #0]
    2ccc:	3000      	adds	r0, #0
    2cce:	bf18      	it	ne
    2cd0:	2001      	movne	r0, #1
    2cd2:	225a      	movs	r2, #90	; 0x5a
    2cd4:	4914      	ldr	r1, [pc, #80]	; (2d28 <_wdt_init+0x64>)
    2cd6:	4b15      	ldr	r3, [pc, #84]	; (2d2c <_wdt_init+0x68>)
    2cd8:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    2cda:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    2cdc:	689a      	ldr	r2, [r3, #8]
    2cde:	f012 0f0e 	tst.w	r2, #14
    2ce2:	d1fb      	bne.n	2cdc <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    2ce4:	781a      	ldrb	r2, [r3, #0]
    2ce6:	09d2      	lsrs	r2, r2, #7
    2ce8:	d118      	bne.n	2d1c <_wdt_init+0x58>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    2cea:	689a      	ldr	r2, [r3, #8]
    2cec:	f012 0f0e 	tst.w	r2, #14
    2cf0:	d1fb      	bne.n	2cea <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    2cf2:	781a      	ldrb	r2, [r3, #0]
    2cf4:	f012 0f02 	tst.w	r2, #2
    2cf8:	d113      	bne.n	2d22 <_wdt_init+0x5e>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    2cfa:	689a      	ldr	r2, [r3, #8]
    2cfc:	f012 0f0e 	tst.w	r2, #14
    2d00:	d1fb      	bne.n	2cfa <_wdt_init+0x36>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    2d02:	781a      	ldrb	r2, [r3, #0]
    2d04:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    2d08:	701a      	strb	r2, [r3, #0]
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    2d0a:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    2d0c:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    2d0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
	((Wdt *)hw)->CONFIG.reg = tmp;
    2d12:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    2d14:	2000      	movs	r0, #0
    2d16:	bd10      	pop	{r4, pc}
    2d18:	2000      	movs	r0, #0
    2d1a:	e7da      	b.n	2cd2 <_wdt_init+0xe>
		return ERR_DENIED;
    2d1c:	f06f 0010 	mvn.w	r0, #16
    2d20:	bd10      	pop	{r4, pc}
    2d22:	f06f 0010 	mvn.w	r0, #16
}
    2d26:	bd10      	pop	{r4, pc}
    2d28:	00004a64 	.word	0x00004a64
    2d2c:	0000187d 	.word	0x0000187d

00002d30 <main>:

/* Mile Stone 1 */
/* Started working in Dev Branch */

int main(void)
{
    2d30:	b508      	push	{r3, lr}
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    2d32:	4b07      	ldr	r3, [pc, #28]	; (2d50 <main+0x20>)
    2d34:	4798      	blx	r3
	
	/* Reset the modem */
	//performModemReset();

	/* Initialize the HL7618RD modem power signals */
	modemPowerInit();
    2d36:	4b07      	ldr	r3, [pc, #28]	; (2d54 <main+0x24>)
    2d38:	4798      	blx	r3
	
	mdmParser_SetLastCmdProcessed(true);
    2d3a:	2001      	movs	r0, #1
    2d3c:	4b06      	ldr	r3, [pc, #24]	; (2d58 <main+0x28>)
    2d3e:	4798      	blx	r3

	mdmParam_InitiateConnection();
    2d40:	4b06      	ldr	r3, [pc, #24]	; (2d5c <main+0x2c>)
    2d42:	4798      	blx	r3

	DEBUG_PRINT("Completed the connection intialization");
    2d44:	4806      	ldr	r0, [pc, #24]	; (2d60 <main+0x30>)
    2d46:	4b07      	ldr	r3, [pc, #28]	; (2d64 <main+0x34>)
    2d48:	4798      	blx	r3

	while (1)
	{
		sendPacketToServer();
    2d4a:	4c07      	ldr	r4, [pc, #28]	; (2d68 <main+0x38>)
    2d4c:	47a0      	blx	r4
    2d4e:	e7fd      	b.n	2d4c <main+0x1c>
    2d50:	00000cf5 	.word	0x00000cf5
    2d54:	000008fd 	.word	0x000008fd
    2d58:	00000415 	.word	0x00000415
    2d5c:	0000076d 	.word	0x0000076d
    2d60:	00004a7c 	.word	0x00004a7c
    2d64:	00000c51 	.word	0x00000c51
    2d68:	00000899 	.word	0x00000899

00002d6c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd(List_t *const pxList, ListItem_t *const pxNewListItem)
{
	ListItem_t *const pxIndex = pxList->pxIndex;
    2d6c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY(pxNewListItem);

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext     = pxIndex;
    2d6e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    2d70:	689a      	ldr	r2, [r3, #8]
    2d72:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    2d74:	689a      	ldr	r2, [r3, #8]
    2d76:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious         = pxNewListItem;
    2d78:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = (void *)pxList;
    2d7a:	6108      	str	r0, [r1, #16]

	(pxList->uxNumberOfItems)++;
    2d7c:	6803      	ldr	r3, [r0, #0]
    2d7e:	3301      	adds	r3, #1
    2d80:	6003      	str	r3, [r0, #0]
    2d82:	4770      	bx	lr

00002d84 <uxListRemove>:

UBaseType_t uxListRemove(ListItem_t *const pxItemToRemove)
{
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	List_t *const pxList = (List_t *)pxItemToRemove->pvContainer;
    2d84:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    2d86:	6842      	ldr	r2, [r0, #4]
    2d88:	6881      	ldr	r1, [r0, #8]
    2d8a:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    2d8c:	6882      	ldr	r2, [r0, #8]
    2d8e:	6841      	ldr	r1, [r0, #4]
    2d90:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if (pxList->pxIndex == pxItemToRemove) {
    2d92:	685a      	ldr	r2, [r3, #4]
    2d94:	4290      	cmp	r0, r2
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    2d96:	bf04      	itt	eq
    2d98:	6882      	ldreq	r2, [r0, #8]
    2d9a:	605a      	streq	r2, [r3, #4]
	} else {
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    2d9c:	2200      	movs	r2, #0
    2d9e:	6102      	str	r2, [r0, #16]
	(pxList->uxNumberOfItems)--;
    2da0:	681a      	ldr	r2, [r3, #0]
    2da2:	3a01      	subs	r2, #1
    2da4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    2da6:	6818      	ldr	r0, [r3, #0]
}
    2da8:	4770      	bx	lr
    2daa:	0000      	movs	r0, r0
    2dac:	0000      	movs	r0, r0
	...

00002db0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler(void)
{
	__asm volatile("	ldr	r3, pxCurrentTCBConst2		\n" /* Restore the context. */
    2db0:	4b07      	ldr	r3, [pc, #28]	; (2dd0 <pxCurrentTCBConst2>)
    2db2:	6819      	ldr	r1, [r3, #0]
    2db4:	6808      	ldr	r0, [r1, #0]
    2db6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2dba:	f380 8809 	msr	PSP, r0
    2dbe:	f3bf 8f6f 	isb	sy
    2dc2:	f04f 0000 	mov.w	r0, #0
    2dc6:	f380 8811 	msr	BASEPRI, r0
    2dca:	4770      	bx	lr
    2dcc:	f3af 8000 	nop.w

00002dd0 <pxCurrentTCBConst2>:
    2dd0:	20000db8 	.word	0x20000db8
	...

00002de0 <PendSV_Handler>:

void xPortPendSVHandler(void)
{
	/* This is a naked function. */

	__asm volatile(
    2de0:	f3ef 8009 	mrs	r0, PSP
    2de4:	f3bf 8f6f 	isb	sy
    2de8:	4b15      	ldr	r3, [pc, #84]	; (2e40 <pxCurrentTCBConst>)
    2dea:	681a      	ldr	r2, [r3, #0]
    2dec:	f01e 0f10 	tst.w	lr, #16
    2df0:	bf08      	it	eq
    2df2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
    2df6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2dfa:	6010      	str	r0, [r2, #0]
    2dfc:	e92d 0009 	stmdb	sp!, {r0, r3}
    2e00:	f04f 0080 	mov.w	r0, #128	; 0x80
    2e04:	f380 8811 	msr	BASEPRI, r0
    2e08:	f3bf 8f4f 	dsb	sy
    2e0c:	f3bf 8f6f 	isb	sy
    2e10:	f000 f8da 	bl	2fc8 <vTaskSwitchContext>
    2e14:	f04f 0000 	mov.w	r0, #0
    2e18:	f380 8811 	msr	BASEPRI, r0
    2e1c:	bc09      	pop	{r0, r3}
    2e1e:	6819      	ldr	r1, [r3, #0]
    2e20:	6808      	ldr	r0, [r1, #0]
    2e22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2e26:	f01e 0f10 	tst.w	lr, #16
    2e2a:	bf08      	it	eq
    2e2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
    2e30:	f380 8809 	msr	PSP, r0
    2e34:	f3bf 8f6f 	isb	sy
    2e38:	4770      	bx	lr
    2e3a:	bf00      	nop
    2e3c:	f3af 8000 	nop.w

00002e40 <pxCurrentTCBConst>:
    2e40:	20000db8 	.word	0x20000db8

00002e44 <SysTick_Handler>:
	    "pxCurrentTCBConst: .word pxCurrentTCB	\n" ::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY));
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler(void)
{
    2e44:	b508      	push	{r3, lr}

portFORCE_INLINE static void vPortRaiseBASEPRI(void)
{
	uint32_t ulNewBASEPRI;

	__asm volatile("	mov %0, %1												\n"
    2e46:	f04f 0380 	mov.w	r3, #128	; 0x80
    2e4a:	f383 8811 	msr	BASEPRI, r3
    2e4e:	f3bf 8f6f 	isb	sy
    2e52:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if (xTaskIncrementTick() != pdFALSE) {
    2e56:	4b05      	ldr	r3, [pc, #20]	; (2e6c <SysTick_Handler+0x28>)
    2e58:	4798      	blx	r3
    2e5a:	b118      	cbz	r0, 2e64 <SysTick_Handler+0x20>
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
    2e5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    2e60:	4b03      	ldr	r3, [pc, #12]	; (2e70 <SysTick_Handler+0x2c>)
    2e62:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI(uint32_t ulNewMaskValue)
{
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    2e64:	2300      	movs	r3, #0
    2e66:	f383 8811 	msr	BASEPRI, r3
    2e6a:	bd08      	pop	{r3, pc}
    2e6c:	00002ea1 	.word	0x00002ea1
    2e70:	e000ed04 	.word	0xe000ed04

00002e74 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime(void)
{
	TCB_t *pxTCB;

	if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    2e74:	4b09      	ldr	r3, [pc, #36]	; (2e9c <prvResetNextTaskUnblockTime+0x28>)
    2e76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    2e7a:	681b      	ldr	r3, [r3, #0]
    2e7c:	b143      	cbz	r3, 2e90 <prvResetNextTaskUnblockTime+0x1c>
	} else {
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		(pxTCB)              = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY(pxDelayedTaskList);
    2e7e:	4b07      	ldr	r3, [pc, #28]	; (2e9c <prvResetNextTaskUnblockTime+0x28>)
    2e80:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    2e84:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE(&((pxTCB)->xStateListItem));
    2e86:	68d2      	ldr	r2, [r2, #12]
    2e88:	6852      	ldr	r2, [r2, #4]
    2e8a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    2e8e:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
    2e90:	f04f 32ff 	mov.w	r2, #4294967295
    2e94:	4b01      	ldr	r3, [pc, #4]	; (2e9c <prvResetNextTaskUnblockTime+0x28>)
    2e96:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    2e9a:	4770      	bx	lr
    2e9c:	20000d20 	.word	0x20000d20

00002ea0 <xTaskIncrementTick>:
{
    2ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    2ea4:	4b44      	ldr	r3, [pc, #272]	; (2fb8 <xTaskIncrementTick+0x118>)
    2ea6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    2eaa:	2b00      	cmp	r3, #0
    2eac:	d173      	bne.n	2f96 <xTaskIncrementTick+0xf6>
		const TickType_t xConstTickCount = xTickCount + (TickType_t)1;
    2eae:	4b42      	ldr	r3, [pc, #264]	; (2fb8 <xTaskIncrementTick+0x118>)
    2eb0:	f8d3 6094 	ldr.w	r6, [r3, #148]	; 0x94
    2eb4:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
    2eb6:	f8c3 6094 	str.w	r6, [r3, #148]	; 0x94
		if (xConstTickCount
    2eba:	b9e6      	cbnz	r6, 2ef6 <xTaskIncrementTick+0x56>
			taskSWITCH_DELAYED_LISTS();
    2ebc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    2ec0:	681b      	ldr	r3, [r3, #0]
    2ec2:	b143      	cbz	r3, 2ed6 <xTaskIncrementTick+0x36>
	__asm volatile("	mov %0, %1												\n"
    2ec4:	f04f 0380 	mov.w	r3, #128	; 0x80
    2ec8:	f383 8811 	msr	BASEPRI, r3
    2ecc:	f3bf 8f6f 	isb	sy
    2ed0:	f3bf 8f4f 	dsb	sy
    2ed4:	e7fe      	b.n	2ed4 <xTaskIncrementTick+0x34>
    2ed6:	4b38      	ldr	r3, [pc, #224]	; (2fb8 <xTaskIncrementTick+0x118>)
    2ed8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    2edc:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
    2ee0:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
    2ee4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    2ee8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    2eec:	3201      	adds	r2, #1
    2eee:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    2ef2:	4b32      	ldr	r3, [pc, #200]	; (2fbc <xTaskIncrementTick+0x11c>)
    2ef4:	4798      	blx	r3
		if (xConstTickCount >= xNextTaskUnblockTime) {
    2ef6:	4b30      	ldr	r3, [pc, #192]	; (2fb8 <xTaskIncrementTick+0x118>)
    2ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    2efc:	429e      	cmp	r6, r3
    2efe:	d20d      	bcs.n	2f1c <xTaskIncrementTick+0x7c>
	BaseType_t xSwitchRequired = pdFALSE;
    2f00:	2400      	movs	r4, #0
			if (listCURRENT_LIST_LENGTH(&(pxReadyTasksLists[pxCurrentTCB->uxPriority])) > (UBaseType_t)1) {
    2f02:	4b2d      	ldr	r3, [pc, #180]	; (2fb8 <xTaskIncrementTick+0x118>)
    2f04:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    2f08:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2f0a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    2f0e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    2f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
				xSwitchRequired = pdTRUE;
    2f14:	2b02      	cmp	r3, #2
    2f16:	bf28      	it	cs
    2f18:	2401      	movcs	r4, #1
    2f1a:	e043      	b.n	2fa4 <xTaskIncrementTick+0x104>
    2f1c:	2400      	movs	r4, #0
				if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    2f1e:	4d26      	ldr	r5, [pc, #152]	; (2fb8 <xTaskIncrementTick+0x118>)
					(void)uxListRemove(&(pxTCB->xStateListItem));
    2f20:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 2fc4 <xTaskIncrementTick+0x124>
					prvAddTaskToReadyList(pxTCB);
    2f24:	f105 0a28 	add.w	sl, r5, #40	; 0x28
    2f28:	e021      	b.n	2f6e <xTaskIncrementTick+0xce>
					    = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2f2a:	f04f 32ff 	mov.w	r2, #4294967295
    2f2e:	4b22      	ldr	r3, [pc, #136]	; (2fb8 <xTaskIncrementTick+0x118>)
    2f30:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
					break;
    2f34:	e7e5      	b.n	2f02 <xTaskIncrementTick+0x62>
						xNextTaskUnblockTime = xItemValue;
    2f36:	4a20      	ldr	r2, [pc, #128]	; (2fb8 <xTaskIncrementTick+0x118>)
    2f38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
						break;
    2f3c:	e7e1      	b.n	2f02 <xTaskIncrementTick+0x62>
						(void)uxListRemove(&(pxTCB->xEventListItem));
    2f3e:	f107 0018 	add.w	r0, r7, #24
    2f42:	47c0      	blx	r8
					prvAddTaskToReadyList(pxTCB);
    2f44:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    2f46:	f8d5 30d4 	ldr.w	r3, [r5, #212]	; 0xd4
    2f4a:	4298      	cmp	r0, r3
    2f4c:	bf88      	it	hi
    2f4e:	f8c5 00d4 	strhi.w	r0, [r5, #212]	; 0xd4
    2f52:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    2f56:	4649      	mov	r1, r9
    2f58:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
    2f5c:	4b18      	ldr	r3, [pc, #96]	; (2fc0 <xTaskIncrementTick+0x120>)
    2f5e:	4798      	blx	r3
						if (pxTCB->uxPriority >= pxCurrentTCB->uxPriority) {
    2f60:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
    2f64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    2f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
    2f68:	429a      	cmp	r2, r3
    2f6a:	bf28      	it	cs
    2f6c:	2401      	movcs	r4, #1
				if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    2f6e:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
    2f72:	681b      	ldr	r3, [r3, #0]
    2f74:	2b00      	cmp	r3, #0
    2f76:	d0d8      	beq.n	2f2a <xTaskIncrementTick+0x8a>
					pxTCB      = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY(pxDelayedTaskList);
    2f78:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
    2f7c:	68db      	ldr	r3, [r3, #12]
    2f7e:	68df      	ldr	r7, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE(&(pxTCB->xStateListItem));
    2f80:	687b      	ldr	r3, [r7, #4]
					if (xConstTickCount < xItemValue) {
    2f82:	429e      	cmp	r6, r3
    2f84:	d3d7      	bcc.n	2f36 <xTaskIncrementTick+0x96>
					(void)uxListRemove(&(pxTCB->xStateListItem));
    2f86:	f107 0904 	add.w	r9, r7, #4
    2f8a:	4648      	mov	r0, r9
    2f8c:	47c0      	blx	r8
					if (listLIST_ITEM_CONTAINER(&(pxTCB->xEventListItem)) != NULL) {
    2f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2f90:	2b00      	cmp	r3, #0
    2f92:	d1d4      	bne.n	2f3e <xTaskIncrementTick+0x9e>
    2f94:	e7d6      	b.n	2f44 <xTaskIncrementTick+0xa4>
		++uxPendedTicks;
    2f96:	4a08      	ldr	r2, [pc, #32]	; (2fb8 <xTaskIncrementTick+0x118>)
    2f98:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
    2f9c:	3301      	adds	r3, #1
    2f9e:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
	BaseType_t xSwitchRequired = pdFALSE;
    2fa2:	2400      	movs	r4, #0
		if (xYieldPending != pdFALSE) {
    2fa4:	4b04      	ldr	r3, [pc, #16]	; (2fb8 <xTaskIncrementTick+0x118>)
    2fa6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
			xSwitchRequired = pdTRUE;
    2faa:	2b00      	cmp	r3, #0
}
    2fac:	bf0c      	ite	eq
    2fae:	4620      	moveq	r0, r4
    2fb0:	2001      	movne	r0, #1
    2fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2fb6:	bf00      	nop
    2fb8:	20000d20 	.word	0x20000d20
    2fbc:	00002e75 	.word	0x00002e75
    2fc0:	00002d6d 	.word	0x00002d6d
    2fc4:	00002d85 	.word	0x00002d85

00002fc8 <vTaskSwitchContext>:
	if (uxSchedulerSuspended != (UBaseType_t)pdFALSE) {
    2fc8:	4b25      	ldr	r3, [pc, #148]	; (3060 <vTaskSwitchContext+0x98>)
    2fca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    2fce:	b9fb      	cbnz	r3, 3010 <vTaskSwitchContext+0x48>
		xYieldPending = pdFALSE;
    2fd0:	4a23      	ldr	r2, [pc, #140]	; (3060 <vTaskSwitchContext+0x98>)
    2fd2:	2300      	movs	r3, #0
    2fd4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
		taskSELECT_HIGHEST_PRIORITY_TASK();
    2fd8:	f8d2 30d4 	ldr.w	r3, [r2, #212]	; 0xd4
    2fdc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
    2fe0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    2fe4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2fe6:	b9c2      	cbnz	r2, 301a <vTaskSwitchContext+0x52>
    2fe8:	b14b      	cbz	r3, 2ffe <vTaskSwitchContext+0x36>
    2fea:	491d      	ldr	r1, [pc, #116]	; (3060 <vTaskSwitchContext+0x98>)
    2fec:	3b01      	subs	r3, #1
    2fee:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    2ff2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    2ff6:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2ff8:	b97a      	cbnz	r2, 301a <vTaskSwitchContext+0x52>
    2ffa:	2b00      	cmp	r3, #0
    2ffc:	d1f6      	bne.n	2fec <vTaskSwitchContext+0x24>
    2ffe:	f04f 0380 	mov.w	r3, #128	; 0x80
    3002:	f383 8811 	msr	BASEPRI, r3
    3006:	f3bf 8f6f 	isb	sy
    300a:	f3bf 8f4f 	dsb	sy
    300e:	e7fe      	b.n	300e <vTaskSwitchContext+0x46>
		xYieldPending = pdTRUE;
    3010:	2201      	movs	r2, #1
    3012:	4b13      	ldr	r3, [pc, #76]	; (3060 <vTaskSwitchContext+0x98>)
    3014:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    3018:	4770      	bx	lr
{
    301a:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK();
    301c:	4a10      	ldr	r2, [pc, #64]	; (3060 <vTaskSwitchContext+0x98>)
    301e:	0099      	lsls	r1, r3, #2
    3020:	18c8      	adds	r0, r1, r3
    3022:	eb02 0080 	add.w	r0, r2, r0, lsl #2
    3026:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    3028:	6864      	ldr	r4, [r4, #4]
    302a:	62c4      	str	r4, [r0, #44]	; 0x2c
    302c:	4419      	add	r1, r3
    302e:	4602      	mov	r2, r0
    3030:	3230      	adds	r2, #48	; 0x30
    3032:	4294      	cmp	r4, r2
    3034:	d00d      	beq.n	3052 <vTaskSwitchContext+0x8a>
    3036:	4a0a      	ldr	r2, [pc, #40]	; (3060 <vTaskSwitchContext+0x98>)
    3038:	eb03 0183 	add.w	r1, r3, r3, lsl #2
    303c:	eb02 0181 	add.w	r1, r2, r1, lsl #2
    3040:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    3042:	68c9      	ldr	r1, [r1, #12]
    3044:	f8c2 1098 	str.w	r1, [r2, #152]	; 0x98
    3048:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
}
    304c:	f85d 4b04 	ldr.w	r4, [sp], #4
    3050:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
    3052:	6860      	ldr	r0, [r4, #4]
    3054:	4a02      	ldr	r2, [pc, #8]	; (3060 <vTaskSwitchContext+0x98>)
    3056:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    305a:	62d0      	str	r0, [r2, #44]	; 0x2c
    305c:	e7eb      	b.n	3036 <vTaskSwitchContext+0x6e>
    305e:	bf00      	nop
    3060:	20000d20 	.word	0x20000d20

00003064 <__libc_init_array>:
    3064:	b570      	push	{r4, r5, r6, lr}
    3066:	4e0d      	ldr	r6, [pc, #52]	; (309c <__libc_init_array+0x38>)
    3068:	4c0d      	ldr	r4, [pc, #52]	; (30a0 <__libc_init_array+0x3c>)
    306a:	1ba4      	subs	r4, r4, r6
    306c:	10a4      	asrs	r4, r4, #2
    306e:	2500      	movs	r5, #0
    3070:	42a5      	cmp	r5, r4
    3072:	d109      	bne.n	3088 <__libc_init_array+0x24>
    3074:	4e0b      	ldr	r6, [pc, #44]	; (30a4 <__libc_init_array+0x40>)
    3076:	4c0c      	ldr	r4, [pc, #48]	; (30a8 <__libc_init_array+0x44>)
    3078:	f001 fd5e 	bl	4b38 <_init>
    307c:	1ba4      	subs	r4, r4, r6
    307e:	10a4      	asrs	r4, r4, #2
    3080:	2500      	movs	r5, #0
    3082:	42a5      	cmp	r5, r4
    3084:	d105      	bne.n	3092 <__libc_init_array+0x2e>
    3086:	bd70      	pop	{r4, r5, r6, pc}
    3088:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    308c:	4798      	blx	r3
    308e:	3501      	adds	r5, #1
    3090:	e7ee      	b.n	3070 <__libc_init_array+0xc>
    3092:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    3096:	4798      	blx	r3
    3098:	3501      	adds	r5, #1
    309a:	e7f2      	b.n	3082 <__libc_init_array+0x1e>
    309c:	00004b44 	.word	0x00004b44
    30a0:	00004b44 	.word	0x00004b44
    30a4:	00004b44 	.word	0x00004b44
    30a8:	00004b48 	.word	0x00004b48

000030ac <memcmp>:
    30ac:	b510      	push	{r4, lr}
    30ae:	3901      	subs	r1, #1
    30b0:	4402      	add	r2, r0
    30b2:	4290      	cmp	r0, r2
    30b4:	d101      	bne.n	30ba <memcmp+0xe>
    30b6:	2000      	movs	r0, #0
    30b8:	bd10      	pop	{r4, pc}
    30ba:	f810 3b01 	ldrb.w	r3, [r0], #1
    30be:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    30c2:	42a3      	cmp	r3, r4
    30c4:	d0f5      	beq.n	30b2 <memcmp+0x6>
    30c6:	1b18      	subs	r0, r3, r4
    30c8:	bd10      	pop	{r4, pc}

000030ca <memcpy>:
    30ca:	b510      	push	{r4, lr}
    30cc:	1e43      	subs	r3, r0, #1
    30ce:	440a      	add	r2, r1
    30d0:	4291      	cmp	r1, r2
    30d2:	d100      	bne.n	30d6 <memcpy+0xc>
    30d4:	bd10      	pop	{r4, pc}
    30d6:	f811 4b01 	ldrb.w	r4, [r1], #1
    30da:	f803 4f01 	strb.w	r4, [r3, #1]!
    30de:	e7f7      	b.n	30d0 <memcpy+0x6>

000030e0 <memmove>:
    30e0:	4288      	cmp	r0, r1
    30e2:	b510      	push	{r4, lr}
    30e4:	eb01 0302 	add.w	r3, r1, r2
    30e8:	d803      	bhi.n	30f2 <memmove+0x12>
    30ea:	1e42      	subs	r2, r0, #1
    30ec:	4299      	cmp	r1, r3
    30ee:	d10c      	bne.n	310a <memmove+0x2a>
    30f0:	bd10      	pop	{r4, pc}
    30f2:	4298      	cmp	r0, r3
    30f4:	d2f9      	bcs.n	30ea <memmove+0xa>
    30f6:	1881      	adds	r1, r0, r2
    30f8:	1ad2      	subs	r2, r2, r3
    30fa:	42d3      	cmn	r3, r2
    30fc:	d100      	bne.n	3100 <memmove+0x20>
    30fe:	bd10      	pop	{r4, pc}
    3100:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    3104:	f801 4d01 	strb.w	r4, [r1, #-1]!
    3108:	e7f7      	b.n	30fa <memmove+0x1a>
    310a:	f811 4b01 	ldrb.w	r4, [r1], #1
    310e:	f802 4f01 	strb.w	r4, [r2, #1]!
    3112:	e7eb      	b.n	30ec <memmove+0xc>

00003114 <memset>:
    3114:	4402      	add	r2, r0
    3116:	4603      	mov	r3, r0
    3118:	4293      	cmp	r3, r2
    311a:	d100      	bne.n	311e <memset+0xa>
    311c:	4770      	bx	lr
    311e:	f803 1b01 	strb.w	r1, [r3], #1
    3122:	e7f9      	b.n	3118 <memset+0x4>

00003124 <_free_r>:
    3124:	b538      	push	{r3, r4, r5, lr}
    3126:	4605      	mov	r5, r0
    3128:	2900      	cmp	r1, #0
    312a:	d045      	beq.n	31b8 <_free_r+0x94>
    312c:	f851 3c04 	ldr.w	r3, [r1, #-4]
    3130:	1f0c      	subs	r4, r1, #4
    3132:	2b00      	cmp	r3, #0
    3134:	bfb8      	it	lt
    3136:	18e4      	addlt	r4, r4, r3
    3138:	f000 f90b 	bl	3352 <__malloc_lock>
    313c:	4a1f      	ldr	r2, [pc, #124]	; (31bc <_free_r+0x98>)
    313e:	6813      	ldr	r3, [r2, #0]
    3140:	4610      	mov	r0, r2
    3142:	b933      	cbnz	r3, 3152 <_free_r+0x2e>
    3144:	6063      	str	r3, [r4, #4]
    3146:	6014      	str	r4, [r2, #0]
    3148:	4628      	mov	r0, r5
    314a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    314e:	f000 b901 	b.w	3354 <__malloc_unlock>
    3152:	42a3      	cmp	r3, r4
    3154:	d90c      	bls.n	3170 <_free_r+0x4c>
    3156:	6821      	ldr	r1, [r4, #0]
    3158:	1862      	adds	r2, r4, r1
    315a:	4293      	cmp	r3, r2
    315c:	bf04      	itt	eq
    315e:	681a      	ldreq	r2, [r3, #0]
    3160:	685b      	ldreq	r3, [r3, #4]
    3162:	6063      	str	r3, [r4, #4]
    3164:	bf04      	itt	eq
    3166:	1852      	addeq	r2, r2, r1
    3168:	6022      	streq	r2, [r4, #0]
    316a:	6004      	str	r4, [r0, #0]
    316c:	e7ec      	b.n	3148 <_free_r+0x24>
    316e:	4613      	mov	r3, r2
    3170:	685a      	ldr	r2, [r3, #4]
    3172:	b10a      	cbz	r2, 3178 <_free_r+0x54>
    3174:	42a2      	cmp	r2, r4
    3176:	d9fa      	bls.n	316e <_free_r+0x4a>
    3178:	6819      	ldr	r1, [r3, #0]
    317a:	1858      	adds	r0, r3, r1
    317c:	42a0      	cmp	r0, r4
    317e:	d10b      	bne.n	3198 <_free_r+0x74>
    3180:	6820      	ldr	r0, [r4, #0]
    3182:	4401      	add	r1, r0
    3184:	1858      	adds	r0, r3, r1
    3186:	4282      	cmp	r2, r0
    3188:	6019      	str	r1, [r3, #0]
    318a:	d1dd      	bne.n	3148 <_free_r+0x24>
    318c:	6810      	ldr	r0, [r2, #0]
    318e:	6852      	ldr	r2, [r2, #4]
    3190:	605a      	str	r2, [r3, #4]
    3192:	4401      	add	r1, r0
    3194:	6019      	str	r1, [r3, #0]
    3196:	e7d7      	b.n	3148 <_free_r+0x24>
    3198:	d902      	bls.n	31a0 <_free_r+0x7c>
    319a:	230c      	movs	r3, #12
    319c:	602b      	str	r3, [r5, #0]
    319e:	e7d3      	b.n	3148 <_free_r+0x24>
    31a0:	6820      	ldr	r0, [r4, #0]
    31a2:	1821      	adds	r1, r4, r0
    31a4:	428a      	cmp	r2, r1
    31a6:	bf04      	itt	eq
    31a8:	6811      	ldreq	r1, [r2, #0]
    31aa:	6852      	ldreq	r2, [r2, #4]
    31ac:	6062      	str	r2, [r4, #4]
    31ae:	bf04      	itt	eq
    31b0:	1809      	addeq	r1, r1, r0
    31b2:	6021      	streq	r1, [r4, #0]
    31b4:	605c      	str	r4, [r3, #4]
    31b6:	e7c7      	b.n	3148 <_free_r+0x24>
    31b8:	bd38      	pop	{r3, r4, r5, pc}
    31ba:	bf00      	nop
    31bc:	20000e0c 	.word	0x20000e0c

000031c0 <_malloc_r>:
    31c0:	b570      	push	{r4, r5, r6, lr}
    31c2:	1ccd      	adds	r5, r1, #3
    31c4:	f025 0503 	bic.w	r5, r5, #3
    31c8:	3508      	adds	r5, #8
    31ca:	2d0c      	cmp	r5, #12
    31cc:	bf38      	it	cc
    31ce:	250c      	movcc	r5, #12
    31d0:	2d00      	cmp	r5, #0
    31d2:	4606      	mov	r6, r0
    31d4:	db01      	blt.n	31da <_malloc_r+0x1a>
    31d6:	42a9      	cmp	r1, r5
    31d8:	d903      	bls.n	31e2 <_malloc_r+0x22>
    31da:	230c      	movs	r3, #12
    31dc:	6033      	str	r3, [r6, #0]
    31de:	2000      	movs	r0, #0
    31e0:	bd70      	pop	{r4, r5, r6, pc}
    31e2:	f000 f8b6 	bl	3352 <__malloc_lock>
    31e6:	4a23      	ldr	r2, [pc, #140]	; (3274 <_malloc_r+0xb4>)
    31e8:	6814      	ldr	r4, [r2, #0]
    31ea:	4621      	mov	r1, r4
    31ec:	b991      	cbnz	r1, 3214 <_malloc_r+0x54>
    31ee:	4c22      	ldr	r4, [pc, #136]	; (3278 <_malloc_r+0xb8>)
    31f0:	6823      	ldr	r3, [r4, #0]
    31f2:	b91b      	cbnz	r3, 31fc <_malloc_r+0x3c>
    31f4:	4630      	mov	r0, r6
    31f6:	f000 f841 	bl	327c <_sbrk_r>
    31fa:	6020      	str	r0, [r4, #0]
    31fc:	4629      	mov	r1, r5
    31fe:	4630      	mov	r0, r6
    3200:	f000 f83c 	bl	327c <_sbrk_r>
    3204:	1c43      	adds	r3, r0, #1
    3206:	d126      	bne.n	3256 <_malloc_r+0x96>
    3208:	230c      	movs	r3, #12
    320a:	6033      	str	r3, [r6, #0]
    320c:	4630      	mov	r0, r6
    320e:	f000 f8a1 	bl	3354 <__malloc_unlock>
    3212:	e7e4      	b.n	31de <_malloc_r+0x1e>
    3214:	680b      	ldr	r3, [r1, #0]
    3216:	1b5b      	subs	r3, r3, r5
    3218:	d41a      	bmi.n	3250 <_malloc_r+0x90>
    321a:	2b0b      	cmp	r3, #11
    321c:	d90f      	bls.n	323e <_malloc_r+0x7e>
    321e:	600b      	str	r3, [r1, #0]
    3220:	50cd      	str	r5, [r1, r3]
    3222:	18cc      	adds	r4, r1, r3
    3224:	4630      	mov	r0, r6
    3226:	f000 f895 	bl	3354 <__malloc_unlock>
    322a:	f104 000b 	add.w	r0, r4, #11
    322e:	1d23      	adds	r3, r4, #4
    3230:	f020 0007 	bic.w	r0, r0, #7
    3234:	1ac3      	subs	r3, r0, r3
    3236:	d01b      	beq.n	3270 <_malloc_r+0xb0>
    3238:	425a      	negs	r2, r3
    323a:	50e2      	str	r2, [r4, r3]
    323c:	bd70      	pop	{r4, r5, r6, pc}
    323e:	428c      	cmp	r4, r1
    3240:	bf0d      	iteet	eq
    3242:	6863      	ldreq	r3, [r4, #4]
    3244:	684b      	ldrne	r3, [r1, #4]
    3246:	6063      	strne	r3, [r4, #4]
    3248:	6013      	streq	r3, [r2, #0]
    324a:	bf18      	it	ne
    324c:	460c      	movne	r4, r1
    324e:	e7e9      	b.n	3224 <_malloc_r+0x64>
    3250:	460c      	mov	r4, r1
    3252:	6849      	ldr	r1, [r1, #4]
    3254:	e7ca      	b.n	31ec <_malloc_r+0x2c>
    3256:	1cc4      	adds	r4, r0, #3
    3258:	f024 0403 	bic.w	r4, r4, #3
    325c:	42a0      	cmp	r0, r4
    325e:	d005      	beq.n	326c <_malloc_r+0xac>
    3260:	1a21      	subs	r1, r4, r0
    3262:	4630      	mov	r0, r6
    3264:	f000 f80a 	bl	327c <_sbrk_r>
    3268:	3001      	adds	r0, #1
    326a:	d0cd      	beq.n	3208 <_malloc_r+0x48>
    326c:	6025      	str	r5, [r4, #0]
    326e:	e7d9      	b.n	3224 <_malloc_r+0x64>
    3270:	bd70      	pop	{r4, r5, r6, pc}
    3272:	bf00      	nop
    3274:	20000e0c 	.word	0x20000e0c
    3278:	20000e10 	.word	0x20000e10

0000327c <_sbrk_r>:
    327c:	b538      	push	{r3, r4, r5, lr}
    327e:	4c06      	ldr	r4, [pc, #24]	; (3298 <_sbrk_r+0x1c>)
    3280:	2300      	movs	r3, #0
    3282:	4605      	mov	r5, r0
    3284:	4608      	mov	r0, r1
    3286:	6023      	str	r3, [r4, #0]
    3288:	f7fe fbba 	bl	1a00 <_sbrk>
    328c:	1c43      	adds	r3, r0, #1
    328e:	d102      	bne.n	3296 <_sbrk_r+0x1a>
    3290:	6823      	ldr	r3, [r4, #0]
    3292:	b103      	cbz	r3, 3296 <_sbrk_r+0x1a>
    3294:	602b      	str	r3, [r5, #0]
    3296:	bd38      	pop	{r3, r4, r5, pc}
    3298:	20001830 	.word	0x20001830

0000329c <siprintf>:
    329c:	b40e      	push	{r1, r2, r3}
    329e:	b500      	push	{lr}
    32a0:	b09c      	sub	sp, #112	; 0x70
    32a2:	f44f 7102 	mov.w	r1, #520	; 0x208
    32a6:	ab1d      	add	r3, sp, #116	; 0x74
    32a8:	f8ad 1014 	strh.w	r1, [sp, #20]
    32ac:	9002      	str	r0, [sp, #8]
    32ae:	9006      	str	r0, [sp, #24]
    32b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    32b4:	480a      	ldr	r0, [pc, #40]	; (32e0 <siprintf+0x44>)
    32b6:	9104      	str	r1, [sp, #16]
    32b8:	9107      	str	r1, [sp, #28]
    32ba:	f64f 71ff 	movw	r1, #65535	; 0xffff
    32be:	f853 2b04 	ldr.w	r2, [r3], #4
    32c2:	f8ad 1016 	strh.w	r1, [sp, #22]
    32c6:	6800      	ldr	r0, [r0, #0]
    32c8:	9301      	str	r3, [sp, #4]
    32ca:	a902      	add	r1, sp, #8
    32cc:	f000 f89e 	bl	340c <_svfiprintf_r>
    32d0:	9b02      	ldr	r3, [sp, #8]
    32d2:	2200      	movs	r2, #0
    32d4:	701a      	strb	r2, [r3, #0]
    32d6:	b01c      	add	sp, #112	; 0x70
    32d8:	f85d eb04 	ldr.w	lr, [sp], #4
    32dc:	b003      	add	sp, #12
    32de:	4770      	bx	lr
    32e0:	20000118 	.word	0x20000118

000032e4 <strcpy>:
    32e4:	4603      	mov	r3, r0
    32e6:	f811 2b01 	ldrb.w	r2, [r1], #1
    32ea:	f803 2b01 	strb.w	r2, [r3], #1
    32ee:	2a00      	cmp	r2, #0
    32f0:	d1f9      	bne.n	32e6 <strcpy+0x2>
    32f2:	4770      	bx	lr

000032f4 <strlen>:
    32f4:	4603      	mov	r3, r0
    32f6:	f813 2b01 	ldrb.w	r2, [r3], #1
    32fa:	2a00      	cmp	r2, #0
    32fc:	d1fb      	bne.n	32f6 <strlen+0x2>
    32fe:	1a18      	subs	r0, r3, r0
    3300:	3801      	subs	r0, #1
    3302:	4770      	bx	lr

00003304 <strncmp>:
    3304:	b510      	push	{r4, lr}
    3306:	b16a      	cbz	r2, 3324 <strncmp+0x20>
    3308:	3901      	subs	r1, #1
    330a:	1884      	adds	r4, r0, r2
    330c:	f810 3b01 	ldrb.w	r3, [r0], #1
    3310:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    3314:	4293      	cmp	r3, r2
    3316:	d103      	bne.n	3320 <strncmp+0x1c>
    3318:	42a0      	cmp	r0, r4
    331a:	d001      	beq.n	3320 <strncmp+0x1c>
    331c:	2b00      	cmp	r3, #0
    331e:	d1f5      	bne.n	330c <strncmp+0x8>
    3320:	1a98      	subs	r0, r3, r2
    3322:	bd10      	pop	{r4, pc}
    3324:	4610      	mov	r0, r2
    3326:	bd10      	pop	{r4, pc}

00003328 <strncpy>:
    3328:	b570      	push	{r4, r5, r6, lr}
    332a:	4604      	mov	r4, r0
    332c:	b902      	cbnz	r2, 3330 <strncpy+0x8>
    332e:	bd70      	pop	{r4, r5, r6, pc}
    3330:	4623      	mov	r3, r4
    3332:	f811 5b01 	ldrb.w	r5, [r1], #1
    3336:	f803 5b01 	strb.w	r5, [r3], #1
    333a:	1e56      	subs	r6, r2, #1
    333c:	b91d      	cbnz	r5, 3346 <strncpy+0x1e>
    333e:	4414      	add	r4, r2
    3340:	42a3      	cmp	r3, r4
    3342:	d103      	bne.n	334c <strncpy+0x24>
    3344:	bd70      	pop	{r4, r5, r6, pc}
    3346:	461c      	mov	r4, r3
    3348:	4632      	mov	r2, r6
    334a:	e7ef      	b.n	332c <strncpy+0x4>
    334c:	f803 5b01 	strb.w	r5, [r3], #1
    3350:	e7f6      	b.n	3340 <strncpy+0x18>

00003352 <__malloc_lock>:
    3352:	4770      	bx	lr

00003354 <__malloc_unlock>:
    3354:	4770      	bx	lr

00003356 <__ssputs_r>:
    3356:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    335a:	688e      	ldr	r6, [r1, #8]
    335c:	429e      	cmp	r6, r3
    335e:	4682      	mov	sl, r0
    3360:	460c      	mov	r4, r1
    3362:	4691      	mov	r9, r2
    3364:	4698      	mov	r8, r3
    3366:	d835      	bhi.n	33d4 <__ssputs_r+0x7e>
    3368:	898a      	ldrh	r2, [r1, #12]
    336a:	f412 6f90 	tst.w	r2, #1152	; 0x480
    336e:	d031      	beq.n	33d4 <__ssputs_r+0x7e>
    3370:	6825      	ldr	r5, [r4, #0]
    3372:	6909      	ldr	r1, [r1, #16]
    3374:	1a6f      	subs	r7, r5, r1
    3376:	6965      	ldr	r5, [r4, #20]
    3378:	2302      	movs	r3, #2
    337a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    337e:	fb95 f5f3 	sdiv	r5, r5, r3
    3382:	f108 0301 	add.w	r3, r8, #1
    3386:	443b      	add	r3, r7
    3388:	429d      	cmp	r5, r3
    338a:	bf38      	it	cc
    338c:	461d      	movcc	r5, r3
    338e:	0553      	lsls	r3, r2, #21
    3390:	d531      	bpl.n	33f6 <__ssputs_r+0xa0>
    3392:	4629      	mov	r1, r5
    3394:	f7ff ff14 	bl	31c0 <_malloc_r>
    3398:	4606      	mov	r6, r0
    339a:	b950      	cbnz	r0, 33b2 <__ssputs_r+0x5c>
    339c:	230c      	movs	r3, #12
    339e:	f8ca 3000 	str.w	r3, [sl]
    33a2:	89a3      	ldrh	r3, [r4, #12]
    33a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    33a8:	81a3      	strh	r3, [r4, #12]
    33aa:	f04f 30ff 	mov.w	r0, #4294967295
    33ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    33b2:	463a      	mov	r2, r7
    33b4:	6921      	ldr	r1, [r4, #16]
    33b6:	f7ff fe88 	bl	30ca <memcpy>
    33ba:	89a3      	ldrh	r3, [r4, #12]
    33bc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    33c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    33c4:	81a3      	strh	r3, [r4, #12]
    33c6:	6126      	str	r6, [r4, #16]
    33c8:	6165      	str	r5, [r4, #20]
    33ca:	443e      	add	r6, r7
    33cc:	1bed      	subs	r5, r5, r7
    33ce:	6026      	str	r6, [r4, #0]
    33d0:	60a5      	str	r5, [r4, #8]
    33d2:	4646      	mov	r6, r8
    33d4:	4546      	cmp	r6, r8
    33d6:	bf28      	it	cs
    33d8:	4646      	movcs	r6, r8
    33da:	4632      	mov	r2, r6
    33dc:	4649      	mov	r1, r9
    33de:	6820      	ldr	r0, [r4, #0]
    33e0:	f7ff fe7e 	bl	30e0 <memmove>
    33e4:	68a3      	ldr	r3, [r4, #8]
    33e6:	1b9b      	subs	r3, r3, r6
    33e8:	60a3      	str	r3, [r4, #8]
    33ea:	6823      	ldr	r3, [r4, #0]
    33ec:	441e      	add	r6, r3
    33ee:	6026      	str	r6, [r4, #0]
    33f0:	2000      	movs	r0, #0
    33f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    33f6:	462a      	mov	r2, r5
    33f8:	f000 fae2 	bl	39c0 <_realloc_r>
    33fc:	4606      	mov	r6, r0
    33fe:	2800      	cmp	r0, #0
    3400:	d1e1      	bne.n	33c6 <__ssputs_r+0x70>
    3402:	6921      	ldr	r1, [r4, #16]
    3404:	4650      	mov	r0, sl
    3406:	f7ff fe8d 	bl	3124 <_free_r>
    340a:	e7c7      	b.n	339c <__ssputs_r+0x46>

0000340c <_svfiprintf_r>:
    340c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3410:	b09d      	sub	sp, #116	; 0x74
    3412:	4680      	mov	r8, r0
    3414:	9303      	str	r3, [sp, #12]
    3416:	898b      	ldrh	r3, [r1, #12]
    3418:	061c      	lsls	r4, r3, #24
    341a:	460d      	mov	r5, r1
    341c:	4616      	mov	r6, r2
    341e:	d50f      	bpl.n	3440 <_svfiprintf_r+0x34>
    3420:	690b      	ldr	r3, [r1, #16]
    3422:	b96b      	cbnz	r3, 3440 <_svfiprintf_r+0x34>
    3424:	2140      	movs	r1, #64	; 0x40
    3426:	f7ff fecb 	bl	31c0 <_malloc_r>
    342a:	6028      	str	r0, [r5, #0]
    342c:	6128      	str	r0, [r5, #16]
    342e:	b928      	cbnz	r0, 343c <_svfiprintf_r+0x30>
    3430:	230c      	movs	r3, #12
    3432:	f8c8 3000 	str.w	r3, [r8]
    3436:	f04f 30ff 	mov.w	r0, #4294967295
    343a:	e0c5      	b.n	35c8 <_svfiprintf_r+0x1bc>
    343c:	2340      	movs	r3, #64	; 0x40
    343e:	616b      	str	r3, [r5, #20]
    3440:	2300      	movs	r3, #0
    3442:	9309      	str	r3, [sp, #36]	; 0x24
    3444:	2320      	movs	r3, #32
    3446:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    344a:	2330      	movs	r3, #48	; 0x30
    344c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    3450:	f04f 0b01 	mov.w	fp, #1
    3454:	4637      	mov	r7, r6
    3456:	463c      	mov	r4, r7
    3458:	f814 3b01 	ldrb.w	r3, [r4], #1
    345c:	2b00      	cmp	r3, #0
    345e:	d13c      	bne.n	34da <_svfiprintf_r+0xce>
    3460:	ebb7 0a06 	subs.w	sl, r7, r6
    3464:	d00b      	beq.n	347e <_svfiprintf_r+0x72>
    3466:	4653      	mov	r3, sl
    3468:	4632      	mov	r2, r6
    346a:	4629      	mov	r1, r5
    346c:	4640      	mov	r0, r8
    346e:	f7ff ff72 	bl	3356 <__ssputs_r>
    3472:	3001      	adds	r0, #1
    3474:	f000 80a3 	beq.w	35be <_svfiprintf_r+0x1b2>
    3478:	9b09      	ldr	r3, [sp, #36]	; 0x24
    347a:	4453      	add	r3, sl
    347c:	9309      	str	r3, [sp, #36]	; 0x24
    347e:	783b      	ldrb	r3, [r7, #0]
    3480:	2b00      	cmp	r3, #0
    3482:	f000 809c 	beq.w	35be <_svfiprintf_r+0x1b2>
    3486:	2300      	movs	r3, #0
    3488:	f04f 32ff 	mov.w	r2, #4294967295
    348c:	9304      	str	r3, [sp, #16]
    348e:	9307      	str	r3, [sp, #28]
    3490:	9205      	str	r2, [sp, #20]
    3492:	9306      	str	r3, [sp, #24]
    3494:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    3498:	931a      	str	r3, [sp, #104]	; 0x68
    349a:	2205      	movs	r2, #5
    349c:	7821      	ldrb	r1, [r4, #0]
    349e:	4850      	ldr	r0, [pc, #320]	; (35e0 <_svfiprintf_r+0x1d4>)
    34a0:	f000 fa3e 	bl	3920 <memchr>
    34a4:	1c67      	adds	r7, r4, #1
    34a6:	9b04      	ldr	r3, [sp, #16]
    34a8:	b9d8      	cbnz	r0, 34e2 <_svfiprintf_r+0xd6>
    34aa:	06d9      	lsls	r1, r3, #27
    34ac:	bf44      	itt	mi
    34ae:	2220      	movmi	r2, #32
    34b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    34b4:	071a      	lsls	r2, r3, #28
    34b6:	bf44      	itt	mi
    34b8:	222b      	movmi	r2, #43	; 0x2b
    34ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    34be:	7822      	ldrb	r2, [r4, #0]
    34c0:	2a2a      	cmp	r2, #42	; 0x2a
    34c2:	d016      	beq.n	34f2 <_svfiprintf_r+0xe6>
    34c4:	9a07      	ldr	r2, [sp, #28]
    34c6:	2100      	movs	r1, #0
    34c8:	200a      	movs	r0, #10
    34ca:	4627      	mov	r7, r4
    34cc:	3401      	adds	r4, #1
    34ce:	783b      	ldrb	r3, [r7, #0]
    34d0:	3b30      	subs	r3, #48	; 0x30
    34d2:	2b09      	cmp	r3, #9
    34d4:	d951      	bls.n	357a <_svfiprintf_r+0x16e>
    34d6:	b1c9      	cbz	r1, 350c <_svfiprintf_r+0x100>
    34d8:	e011      	b.n	34fe <_svfiprintf_r+0xf2>
    34da:	2b25      	cmp	r3, #37	; 0x25
    34dc:	d0c0      	beq.n	3460 <_svfiprintf_r+0x54>
    34de:	4627      	mov	r7, r4
    34e0:	e7b9      	b.n	3456 <_svfiprintf_r+0x4a>
    34e2:	4a3f      	ldr	r2, [pc, #252]	; (35e0 <_svfiprintf_r+0x1d4>)
    34e4:	1a80      	subs	r0, r0, r2
    34e6:	fa0b f000 	lsl.w	r0, fp, r0
    34ea:	4318      	orrs	r0, r3
    34ec:	9004      	str	r0, [sp, #16]
    34ee:	463c      	mov	r4, r7
    34f0:	e7d3      	b.n	349a <_svfiprintf_r+0x8e>
    34f2:	9a03      	ldr	r2, [sp, #12]
    34f4:	1d11      	adds	r1, r2, #4
    34f6:	6812      	ldr	r2, [r2, #0]
    34f8:	9103      	str	r1, [sp, #12]
    34fa:	2a00      	cmp	r2, #0
    34fc:	db01      	blt.n	3502 <_svfiprintf_r+0xf6>
    34fe:	9207      	str	r2, [sp, #28]
    3500:	e004      	b.n	350c <_svfiprintf_r+0x100>
    3502:	4252      	negs	r2, r2
    3504:	f043 0302 	orr.w	r3, r3, #2
    3508:	9207      	str	r2, [sp, #28]
    350a:	9304      	str	r3, [sp, #16]
    350c:	783b      	ldrb	r3, [r7, #0]
    350e:	2b2e      	cmp	r3, #46	; 0x2e
    3510:	d10e      	bne.n	3530 <_svfiprintf_r+0x124>
    3512:	787b      	ldrb	r3, [r7, #1]
    3514:	2b2a      	cmp	r3, #42	; 0x2a
    3516:	f107 0101 	add.w	r1, r7, #1
    351a:	d132      	bne.n	3582 <_svfiprintf_r+0x176>
    351c:	9b03      	ldr	r3, [sp, #12]
    351e:	1d1a      	adds	r2, r3, #4
    3520:	681b      	ldr	r3, [r3, #0]
    3522:	9203      	str	r2, [sp, #12]
    3524:	2b00      	cmp	r3, #0
    3526:	bfb8      	it	lt
    3528:	f04f 33ff 	movlt.w	r3, #4294967295
    352c:	3702      	adds	r7, #2
    352e:	9305      	str	r3, [sp, #20]
    3530:	4c2c      	ldr	r4, [pc, #176]	; (35e4 <_svfiprintf_r+0x1d8>)
    3532:	7839      	ldrb	r1, [r7, #0]
    3534:	2203      	movs	r2, #3
    3536:	4620      	mov	r0, r4
    3538:	f000 f9f2 	bl	3920 <memchr>
    353c:	b138      	cbz	r0, 354e <_svfiprintf_r+0x142>
    353e:	2340      	movs	r3, #64	; 0x40
    3540:	1b00      	subs	r0, r0, r4
    3542:	fa03 f000 	lsl.w	r0, r3, r0
    3546:	9b04      	ldr	r3, [sp, #16]
    3548:	4303      	orrs	r3, r0
    354a:	9304      	str	r3, [sp, #16]
    354c:	3701      	adds	r7, #1
    354e:	7839      	ldrb	r1, [r7, #0]
    3550:	4825      	ldr	r0, [pc, #148]	; (35e8 <_svfiprintf_r+0x1dc>)
    3552:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    3556:	2206      	movs	r2, #6
    3558:	1c7e      	adds	r6, r7, #1
    355a:	f000 f9e1 	bl	3920 <memchr>
    355e:	2800      	cmp	r0, #0
    3560:	d035      	beq.n	35ce <_svfiprintf_r+0x1c2>
    3562:	4b22      	ldr	r3, [pc, #136]	; (35ec <_svfiprintf_r+0x1e0>)
    3564:	b9fb      	cbnz	r3, 35a6 <_svfiprintf_r+0x19a>
    3566:	9b03      	ldr	r3, [sp, #12]
    3568:	3307      	adds	r3, #7
    356a:	f023 0307 	bic.w	r3, r3, #7
    356e:	3308      	adds	r3, #8
    3570:	9303      	str	r3, [sp, #12]
    3572:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3574:	444b      	add	r3, r9
    3576:	9309      	str	r3, [sp, #36]	; 0x24
    3578:	e76c      	b.n	3454 <_svfiprintf_r+0x48>
    357a:	fb00 3202 	mla	r2, r0, r2, r3
    357e:	2101      	movs	r1, #1
    3580:	e7a3      	b.n	34ca <_svfiprintf_r+0xbe>
    3582:	2300      	movs	r3, #0
    3584:	9305      	str	r3, [sp, #20]
    3586:	4618      	mov	r0, r3
    3588:	240a      	movs	r4, #10
    358a:	460f      	mov	r7, r1
    358c:	3101      	adds	r1, #1
    358e:	783a      	ldrb	r2, [r7, #0]
    3590:	3a30      	subs	r2, #48	; 0x30
    3592:	2a09      	cmp	r2, #9
    3594:	d903      	bls.n	359e <_svfiprintf_r+0x192>
    3596:	2b00      	cmp	r3, #0
    3598:	d0ca      	beq.n	3530 <_svfiprintf_r+0x124>
    359a:	9005      	str	r0, [sp, #20]
    359c:	e7c8      	b.n	3530 <_svfiprintf_r+0x124>
    359e:	fb04 2000 	mla	r0, r4, r0, r2
    35a2:	2301      	movs	r3, #1
    35a4:	e7f1      	b.n	358a <_svfiprintf_r+0x17e>
    35a6:	ab03      	add	r3, sp, #12
    35a8:	9300      	str	r3, [sp, #0]
    35aa:	462a      	mov	r2, r5
    35ac:	4b10      	ldr	r3, [pc, #64]	; (35f0 <_svfiprintf_r+0x1e4>)
    35ae:	a904      	add	r1, sp, #16
    35b0:	4640      	mov	r0, r8
    35b2:	f3af 8000 	nop.w
    35b6:	f1b0 3fff 	cmp.w	r0, #4294967295
    35ba:	4681      	mov	r9, r0
    35bc:	d1d9      	bne.n	3572 <_svfiprintf_r+0x166>
    35be:	89ab      	ldrh	r3, [r5, #12]
    35c0:	065b      	lsls	r3, r3, #25
    35c2:	f53f af38 	bmi.w	3436 <_svfiprintf_r+0x2a>
    35c6:	9809      	ldr	r0, [sp, #36]	; 0x24
    35c8:	b01d      	add	sp, #116	; 0x74
    35ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    35ce:	ab03      	add	r3, sp, #12
    35d0:	9300      	str	r3, [sp, #0]
    35d2:	462a      	mov	r2, r5
    35d4:	4b06      	ldr	r3, [pc, #24]	; (35f0 <_svfiprintf_r+0x1e4>)
    35d6:	a904      	add	r1, sp, #16
    35d8:	4640      	mov	r0, r8
    35da:	f000 f881 	bl	36e0 <_printf_i>
    35de:	e7ea      	b.n	35b6 <_svfiprintf_r+0x1aa>
    35e0:	00004b04 	.word	0x00004b04
    35e4:	00004b0a 	.word	0x00004b0a
    35e8:	00004b0e 	.word	0x00004b0e
    35ec:	00000000 	.word	0x00000000
    35f0:	00003357 	.word	0x00003357

000035f4 <_printf_common>:
    35f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    35f8:	4691      	mov	r9, r2
    35fa:	461f      	mov	r7, r3
    35fc:	688a      	ldr	r2, [r1, #8]
    35fe:	690b      	ldr	r3, [r1, #16]
    3600:	f8dd 8020 	ldr.w	r8, [sp, #32]
    3604:	4293      	cmp	r3, r2
    3606:	bfb8      	it	lt
    3608:	4613      	movlt	r3, r2
    360a:	f8c9 3000 	str.w	r3, [r9]
    360e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    3612:	4606      	mov	r6, r0
    3614:	460c      	mov	r4, r1
    3616:	b112      	cbz	r2, 361e <_printf_common+0x2a>
    3618:	3301      	adds	r3, #1
    361a:	f8c9 3000 	str.w	r3, [r9]
    361e:	6823      	ldr	r3, [r4, #0]
    3620:	0699      	lsls	r1, r3, #26
    3622:	bf42      	ittt	mi
    3624:	f8d9 3000 	ldrmi.w	r3, [r9]
    3628:	3302      	addmi	r3, #2
    362a:	f8c9 3000 	strmi.w	r3, [r9]
    362e:	6825      	ldr	r5, [r4, #0]
    3630:	f015 0506 	ands.w	r5, r5, #6
    3634:	d107      	bne.n	3646 <_printf_common+0x52>
    3636:	f104 0a19 	add.w	sl, r4, #25
    363a:	68e3      	ldr	r3, [r4, #12]
    363c:	f8d9 2000 	ldr.w	r2, [r9]
    3640:	1a9b      	subs	r3, r3, r2
    3642:	429d      	cmp	r5, r3
    3644:	db29      	blt.n	369a <_printf_common+0xa6>
    3646:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    364a:	6822      	ldr	r2, [r4, #0]
    364c:	3300      	adds	r3, #0
    364e:	bf18      	it	ne
    3650:	2301      	movne	r3, #1
    3652:	0692      	lsls	r2, r2, #26
    3654:	d42e      	bmi.n	36b4 <_printf_common+0xc0>
    3656:	f104 0243 	add.w	r2, r4, #67	; 0x43
    365a:	4639      	mov	r1, r7
    365c:	4630      	mov	r0, r6
    365e:	47c0      	blx	r8
    3660:	3001      	adds	r0, #1
    3662:	d021      	beq.n	36a8 <_printf_common+0xb4>
    3664:	6823      	ldr	r3, [r4, #0]
    3666:	68e5      	ldr	r5, [r4, #12]
    3668:	f8d9 2000 	ldr.w	r2, [r9]
    366c:	f003 0306 	and.w	r3, r3, #6
    3670:	2b04      	cmp	r3, #4
    3672:	bf08      	it	eq
    3674:	1aad      	subeq	r5, r5, r2
    3676:	68a3      	ldr	r3, [r4, #8]
    3678:	6922      	ldr	r2, [r4, #16]
    367a:	bf0c      	ite	eq
    367c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    3680:	2500      	movne	r5, #0
    3682:	4293      	cmp	r3, r2
    3684:	bfc4      	itt	gt
    3686:	1a9b      	subgt	r3, r3, r2
    3688:	18ed      	addgt	r5, r5, r3
    368a:	f04f 0900 	mov.w	r9, #0
    368e:	341a      	adds	r4, #26
    3690:	454d      	cmp	r5, r9
    3692:	d11b      	bne.n	36cc <_printf_common+0xd8>
    3694:	2000      	movs	r0, #0
    3696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    369a:	2301      	movs	r3, #1
    369c:	4652      	mov	r2, sl
    369e:	4639      	mov	r1, r7
    36a0:	4630      	mov	r0, r6
    36a2:	47c0      	blx	r8
    36a4:	3001      	adds	r0, #1
    36a6:	d103      	bne.n	36b0 <_printf_common+0xbc>
    36a8:	f04f 30ff 	mov.w	r0, #4294967295
    36ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    36b0:	3501      	adds	r5, #1
    36b2:	e7c2      	b.n	363a <_printf_common+0x46>
    36b4:	18e1      	adds	r1, r4, r3
    36b6:	1c5a      	adds	r2, r3, #1
    36b8:	2030      	movs	r0, #48	; 0x30
    36ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    36be:	4422      	add	r2, r4
    36c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    36c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    36c8:	3302      	adds	r3, #2
    36ca:	e7c4      	b.n	3656 <_printf_common+0x62>
    36cc:	2301      	movs	r3, #1
    36ce:	4622      	mov	r2, r4
    36d0:	4639      	mov	r1, r7
    36d2:	4630      	mov	r0, r6
    36d4:	47c0      	blx	r8
    36d6:	3001      	adds	r0, #1
    36d8:	d0e6      	beq.n	36a8 <_printf_common+0xb4>
    36da:	f109 0901 	add.w	r9, r9, #1
    36de:	e7d7      	b.n	3690 <_printf_common+0x9c>

000036e0 <_printf_i>:
    36e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    36e4:	4617      	mov	r7, r2
    36e6:	7e0a      	ldrb	r2, [r1, #24]
    36e8:	b085      	sub	sp, #20
    36ea:	2a6e      	cmp	r2, #110	; 0x6e
    36ec:	4698      	mov	r8, r3
    36ee:	4606      	mov	r6, r0
    36f0:	460c      	mov	r4, r1
    36f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    36f4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    36f8:	f000 80bc 	beq.w	3874 <_printf_i+0x194>
    36fc:	d81a      	bhi.n	3734 <_printf_i+0x54>
    36fe:	2a63      	cmp	r2, #99	; 0x63
    3700:	d02e      	beq.n	3760 <_printf_i+0x80>
    3702:	d80a      	bhi.n	371a <_printf_i+0x3a>
    3704:	2a00      	cmp	r2, #0
    3706:	f000 80c8 	beq.w	389a <_printf_i+0x1ba>
    370a:	2a58      	cmp	r2, #88	; 0x58
    370c:	f000 808a 	beq.w	3824 <_printf_i+0x144>
    3710:	f104 0542 	add.w	r5, r4, #66	; 0x42
    3714:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    3718:	e02a      	b.n	3770 <_printf_i+0x90>
    371a:	2a64      	cmp	r2, #100	; 0x64
    371c:	d001      	beq.n	3722 <_printf_i+0x42>
    371e:	2a69      	cmp	r2, #105	; 0x69
    3720:	d1f6      	bne.n	3710 <_printf_i+0x30>
    3722:	6821      	ldr	r1, [r4, #0]
    3724:	681a      	ldr	r2, [r3, #0]
    3726:	f011 0f80 	tst.w	r1, #128	; 0x80
    372a:	d023      	beq.n	3774 <_printf_i+0x94>
    372c:	1d11      	adds	r1, r2, #4
    372e:	6019      	str	r1, [r3, #0]
    3730:	6813      	ldr	r3, [r2, #0]
    3732:	e027      	b.n	3784 <_printf_i+0xa4>
    3734:	2a73      	cmp	r2, #115	; 0x73
    3736:	f000 80b4 	beq.w	38a2 <_printf_i+0x1c2>
    373a:	d808      	bhi.n	374e <_printf_i+0x6e>
    373c:	2a6f      	cmp	r2, #111	; 0x6f
    373e:	d02a      	beq.n	3796 <_printf_i+0xb6>
    3740:	2a70      	cmp	r2, #112	; 0x70
    3742:	d1e5      	bne.n	3710 <_printf_i+0x30>
    3744:	680a      	ldr	r2, [r1, #0]
    3746:	f042 0220 	orr.w	r2, r2, #32
    374a:	600a      	str	r2, [r1, #0]
    374c:	e003      	b.n	3756 <_printf_i+0x76>
    374e:	2a75      	cmp	r2, #117	; 0x75
    3750:	d021      	beq.n	3796 <_printf_i+0xb6>
    3752:	2a78      	cmp	r2, #120	; 0x78
    3754:	d1dc      	bne.n	3710 <_printf_i+0x30>
    3756:	2278      	movs	r2, #120	; 0x78
    3758:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    375c:	496e      	ldr	r1, [pc, #440]	; (3918 <_printf_i+0x238>)
    375e:	e064      	b.n	382a <_printf_i+0x14a>
    3760:	681a      	ldr	r2, [r3, #0]
    3762:	f101 0542 	add.w	r5, r1, #66	; 0x42
    3766:	1d11      	adds	r1, r2, #4
    3768:	6019      	str	r1, [r3, #0]
    376a:	6813      	ldr	r3, [r2, #0]
    376c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    3770:	2301      	movs	r3, #1
    3772:	e0a3      	b.n	38bc <_printf_i+0x1dc>
    3774:	f011 0f40 	tst.w	r1, #64	; 0x40
    3778:	f102 0104 	add.w	r1, r2, #4
    377c:	6019      	str	r1, [r3, #0]
    377e:	d0d7      	beq.n	3730 <_printf_i+0x50>
    3780:	f9b2 3000 	ldrsh.w	r3, [r2]
    3784:	2b00      	cmp	r3, #0
    3786:	da03      	bge.n	3790 <_printf_i+0xb0>
    3788:	222d      	movs	r2, #45	; 0x2d
    378a:	425b      	negs	r3, r3
    378c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    3790:	4962      	ldr	r1, [pc, #392]	; (391c <_printf_i+0x23c>)
    3792:	220a      	movs	r2, #10
    3794:	e017      	b.n	37c6 <_printf_i+0xe6>
    3796:	6820      	ldr	r0, [r4, #0]
    3798:	6819      	ldr	r1, [r3, #0]
    379a:	f010 0f80 	tst.w	r0, #128	; 0x80
    379e:	d003      	beq.n	37a8 <_printf_i+0xc8>
    37a0:	1d08      	adds	r0, r1, #4
    37a2:	6018      	str	r0, [r3, #0]
    37a4:	680b      	ldr	r3, [r1, #0]
    37a6:	e006      	b.n	37b6 <_printf_i+0xd6>
    37a8:	f010 0f40 	tst.w	r0, #64	; 0x40
    37ac:	f101 0004 	add.w	r0, r1, #4
    37b0:	6018      	str	r0, [r3, #0]
    37b2:	d0f7      	beq.n	37a4 <_printf_i+0xc4>
    37b4:	880b      	ldrh	r3, [r1, #0]
    37b6:	4959      	ldr	r1, [pc, #356]	; (391c <_printf_i+0x23c>)
    37b8:	2a6f      	cmp	r2, #111	; 0x6f
    37ba:	bf14      	ite	ne
    37bc:	220a      	movne	r2, #10
    37be:	2208      	moveq	r2, #8
    37c0:	2000      	movs	r0, #0
    37c2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    37c6:	6865      	ldr	r5, [r4, #4]
    37c8:	60a5      	str	r5, [r4, #8]
    37ca:	2d00      	cmp	r5, #0
    37cc:	f2c0 809c 	blt.w	3908 <_printf_i+0x228>
    37d0:	6820      	ldr	r0, [r4, #0]
    37d2:	f020 0004 	bic.w	r0, r0, #4
    37d6:	6020      	str	r0, [r4, #0]
    37d8:	2b00      	cmp	r3, #0
    37da:	d13f      	bne.n	385c <_printf_i+0x17c>
    37dc:	2d00      	cmp	r5, #0
    37de:	f040 8095 	bne.w	390c <_printf_i+0x22c>
    37e2:	4675      	mov	r5, lr
    37e4:	2a08      	cmp	r2, #8
    37e6:	d10b      	bne.n	3800 <_printf_i+0x120>
    37e8:	6823      	ldr	r3, [r4, #0]
    37ea:	07da      	lsls	r2, r3, #31
    37ec:	d508      	bpl.n	3800 <_printf_i+0x120>
    37ee:	6923      	ldr	r3, [r4, #16]
    37f0:	6862      	ldr	r2, [r4, #4]
    37f2:	429a      	cmp	r2, r3
    37f4:	bfde      	ittt	le
    37f6:	2330      	movle	r3, #48	; 0x30
    37f8:	f805 3c01 	strble.w	r3, [r5, #-1]
    37fc:	f105 35ff 	addle.w	r5, r5, #4294967295
    3800:	ebae 0305 	sub.w	r3, lr, r5
    3804:	6123      	str	r3, [r4, #16]
    3806:	f8cd 8000 	str.w	r8, [sp]
    380a:	463b      	mov	r3, r7
    380c:	aa03      	add	r2, sp, #12
    380e:	4621      	mov	r1, r4
    3810:	4630      	mov	r0, r6
    3812:	f7ff feef 	bl	35f4 <_printf_common>
    3816:	3001      	adds	r0, #1
    3818:	d155      	bne.n	38c6 <_printf_i+0x1e6>
    381a:	f04f 30ff 	mov.w	r0, #4294967295
    381e:	b005      	add	sp, #20
    3820:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3824:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    3828:	493c      	ldr	r1, [pc, #240]	; (391c <_printf_i+0x23c>)
    382a:	6822      	ldr	r2, [r4, #0]
    382c:	6818      	ldr	r0, [r3, #0]
    382e:	f012 0f80 	tst.w	r2, #128	; 0x80
    3832:	f100 0504 	add.w	r5, r0, #4
    3836:	601d      	str	r5, [r3, #0]
    3838:	d001      	beq.n	383e <_printf_i+0x15e>
    383a:	6803      	ldr	r3, [r0, #0]
    383c:	e002      	b.n	3844 <_printf_i+0x164>
    383e:	0655      	lsls	r5, r2, #25
    3840:	d5fb      	bpl.n	383a <_printf_i+0x15a>
    3842:	8803      	ldrh	r3, [r0, #0]
    3844:	07d0      	lsls	r0, r2, #31
    3846:	bf44      	itt	mi
    3848:	f042 0220 	orrmi.w	r2, r2, #32
    384c:	6022      	strmi	r2, [r4, #0]
    384e:	b91b      	cbnz	r3, 3858 <_printf_i+0x178>
    3850:	6822      	ldr	r2, [r4, #0]
    3852:	f022 0220 	bic.w	r2, r2, #32
    3856:	6022      	str	r2, [r4, #0]
    3858:	2210      	movs	r2, #16
    385a:	e7b1      	b.n	37c0 <_printf_i+0xe0>
    385c:	4675      	mov	r5, lr
    385e:	fbb3 f0f2 	udiv	r0, r3, r2
    3862:	fb02 3310 	mls	r3, r2, r0, r3
    3866:	5ccb      	ldrb	r3, [r1, r3]
    3868:	f805 3d01 	strb.w	r3, [r5, #-1]!
    386c:	4603      	mov	r3, r0
    386e:	2800      	cmp	r0, #0
    3870:	d1f5      	bne.n	385e <_printf_i+0x17e>
    3872:	e7b7      	b.n	37e4 <_printf_i+0x104>
    3874:	6808      	ldr	r0, [r1, #0]
    3876:	681a      	ldr	r2, [r3, #0]
    3878:	6949      	ldr	r1, [r1, #20]
    387a:	f010 0f80 	tst.w	r0, #128	; 0x80
    387e:	d004      	beq.n	388a <_printf_i+0x1aa>
    3880:	1d10      	adds	r0, r2, #4
    3882:	6018      	str	r0, [r3, #0]
    3884:	6813      	ldr	r3, [r2, #0]
    3886:	6019      	str	r1, [r3, #0]
    3888:	e007      	b.n	389a <_printf_i+0x1ba>
    388a:	f010 0f40 	tst.w	r0, #64	; 0x40
    388e:	f102 0004 	add.w	r0, r2, #4
    3892:	6018      	str	r0, [r3, #0]
    3894:	6813      	ldr	r3, [r2, #0]
    3896:	d0f6      	beq.n	3886 <_printf_i+0x1a6>
    3898:	8019      	strh	r1, [r3, #0]
    389a:	2300      	movs	r3, #0
    389c:	6123      	str	r3, [r4, #16]
    389e:	4675      	mov	r5, lr
    38a0:	e7b1      	b.n	3806 <_printf_i+0x126>
    38a2:	681a      	ldr	r2, [r3, #0]
    38a4:	1d11      	adds	r1, r2, #4
    38a6:	6019      	str	r1, [r3, #0]
    38a8:	6815      	ldr	r5, [r2, #0]
    38aa:	6862      	ldr	r2, [r4, #4]
    38ac:	2100      	movs	r1, #0
    38ae:	4628      	mov	r0, r5
    38b0:	f000 f836 	bl	3920 <memchr>
    38b4:	b108      	cbz	r0, 38ba <_printf_i+0x1da>
    38b6:	1b40      	subs	r0, r0, r5
    38b8:	6060      	str	r0, [r4, #4]
    38ba:	6863      	ldr	r3, [r4, #4]
    38bc:	6123      	str	r3, [r4, #16]
    38be:	2300      	movs	r3, #0
    38c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    38c4:	e79f      	b.n	3806 <_printf_i+0x126>
    38c6:	6923      	ldr	r3, [r4, #16]
    38c8:	462a      	mov	r2, r5
    38ca:	4639      	mov	r1, r7
    38cc:	4630      	mov	r0, r6
    38ce:	47c0      	blx	r8
    38d0:	3001      	adds	r0, #1
    38d2:	d0a2      	beq.n	381a <_printf_i+0x13a>
    38d4:	6823      	ldr	r3, [r4, #0]
    38d6:	079b      	lsls	r3, r3, #30
    38d8:	d507      	bpl.n	38ea <_printf_i+0x20a>
    38da:	2500      	movs	r5, #0
    38dc:	f104 0919 	add.w	r9, r4, #25
    38e0:	68e3      	ldr	r3, [r4, #12]
    38e2:	9a03      	ldr	r2, [sp, #12]
    38e4:	1a9b      	subs	r3, r3, r2
    38e6:	429d      	cmp	r5, r3
    38e8:	db05      	blt.n	38f6 <_printf_i+0x216>
    38ea:	68e0      	ldr	r0, [r4, #12]
    38ec:	9b03      	ldr	r3, [sp, #12]
    38ee:	4298      	cmp	r0, r3
    38f0:	bfb8      	it	lt
    38f2:	4618      	movlt	r0, r3
    38f4:	e793      	b.n	381e <_printf_i+0x13e>
    38f6:	2301      	movs	r3, #1
    38f8:	464a      	mov	r2, r9
    38fa:	4639      	mov	r1, r7
    38fc:	4630      	mov	r0, r6
    38fe:	47c0      	blx	r8
    3900:	3001      	adds	r0, #1
    3902:	d08a      	beq.n	381a <_printf_i+0x13a>
    3904:	3501      	adds	r5, #1
    3906:	e7eb      	b.n	38e0 <_printf_i+0x200>
    3908:	2b00      	cmp	r3, #0
    390a:	d1a7      	bne.n	385c <_printf_i+0x17c>
    390c:	780b      	ldrb	r3, [r1, #0]
    390e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    3912:	f104 0542 	add.w	r5, r4, #66	; 0x42
    3916:	e765      	b.n	37e4 <_printf_i+0x104>
    3918:	00004b26 	.word	0x00004b26
    391c:	00004b15 	.word	0x00004b15

00003920 <memchr>:
    3920:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    3924:	2a10      	cmp	r2, #16
    3926:	db2b      	blt.n	3980 <memchr+0x60>
    3928:	f010 0f07 	tst.w	r0, #7
    392c:	d008      	beq.n	3940 <memchr+0x20>
    392e:	f810 3b01 	ldrb.w	r3, [r0], #1
    3932:	3a01      	subs	r2, #1
    3934:	428b      	cmp	r3, r1
    3936:	d02d      	beq.n	3994 <memchr+0x74>
    3938:	f010 0f07 	tst.w	r0, #7
    393c:	b342      	cbz	r2, 3990 <memchr+0x70>
    393e:	d1f6      	bne.n	392e <memchr+0xe>
    3940:	b4f0      	push	{r4, r5, r6, r7}
    3942:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    3946:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    394a:	f022 0407 	bic.w	r4, r2, #7
    394e:	f07f 0700 	mvns.w	r7, #0
    3952:	2300      	movs	r3, #0
    3954:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    3958:	3c08      	subs	r4, #8
    395a:	ea85 0501 	eor.w	r5, r5, r1
    395e:	ea86 0601 	eor.w	r6, r6, r1
    3962:	fa85 f547 	uadd8	r5, r5, r7
    3966:	faa3 f587 	sel	r5, r3, r7
    396a:	fa86 f647 	uadd8	r6, r6, r7
    396e:	faa5 f687 	sel	r6, r5, r7
    3972:	b98e      	cbnz	r6, 3998 <memchr+0x78>
    3974:	d1ee      	bne.n	3954 <memchr+0x34>
    3976:	bcf0      	pop	{r4, r5, r6, r7}
    3978:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    397c:	f002 0207 	and.w	r2, r2, #7
    3980:	b132      	cbz	r2, 3990 <memchr+0x70>
    3982:	f810 3b01 	ldrb.w	r3, [r0], #1
    3986:	3a01      	subs	r2, #1
    3988:	ea83 0301 	eor.w	r3, r3, r1
    398c:	b113      	cbz	r3, 3994 <memchr+0x74>
    398e:	d1f8      	bne.n	3982 <memchr+0x62>
    3990:	2000      	movs	r0, #0
    3992:	4770      	bx	lr
    3994:	3801      	subs	r0, #1
    3996:	4770      	bx	lr
    3998:	2d00      	cmp	r5, #0
    399a:	bf06      	itte	eq
    399c:	4635      	moveq	r5, r6
    399e:	3803      	subeq	r0, #3
    39a0:	3807      	subne	r0, #7
    39a2:	f015 0f01 	tst.w	r5, #1
    39a6:	d107      	bne.n	39b8 <memchr+0x98>
    39a8:	3001      	adds	r0, #1
    39aa:	f415 7f80 	tst.w	r5, #256	; 0x100
    39ae:	bf02      	ittt	eq
    39b0:	3001      	addeq	r0, #1
    39b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    39b6:	3001      	addeq	r0, #1
    39b8:	bcf0      	pop	{r4, r5, r6, r7}
    39ba:	3801      	subs	r0, #1
    39bc:	4770      	bx	lr
    39be:	bf00      	nop

000039c0 <_realloc_r>:
    39c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    39c2:	4607      	mov	r7, r0
    39c4:	4614      	mov	r4, r2
    39c6:	460e      	mov	r6, r1
    39c8:	b921      	cbnz	r1, 39d4 <_realloc_r+0x14>
    39ca:	4611      	mov	r1, r2
    39cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    39d0:	f7ff bbf6 	b.w	31c0 <_malloc_r>
    39d4:	b922      	cbnz	r2, 39e0 <_realloc_r+0x20>
    39d6:	f7ff fba5 	bl	3124 <_free_r>
    39da:	4625      	mov	r5, r4
    39dc:	4628      	mov	r0, r5
    39de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    39e0:	f000 f814 	bl	3a0c <_malloc_usable_size_r>
    39e4:	4284      	cmp	r4, r0
    39e6:	d90f      	bls.n	3a08 <_realloc_r+0x48>
    39e8:	4621      	mov	r1, r4
    39ea:	4638      	mov	r0, r7
    39ec:	f7ff fbe8 	bl	31c0 <_malloc_r>
    39f0:	4605      	mov	r5, r0
    39f2:	2800      	cmp	r0, #0
    39f4:	d0f2      	beq.n	39dc <_realloc_r+0x1c>
    39f6:	4631      	mov	r1, r6
    39f8:	4622      	mov	r2, r4
    39fa:	f7ff fb66 	bl	30ca <memcpy>
    39fe:	4631      	mov	r1, r6
    3a00:	4638      	mov	r0, r7
    3a02:	f7ff fb8f 	bl	3124 <_free_r>
    3a06:	e7e9      	b.n	39dc <_realloc_r+0x1c>
    3a08:	4635      	mov	r5, r6
    3a0a:	e7e7      	b.n	39dc <_realloc_r+0x1c>

00003a0c <_malloc_usable_size_r>:
    3a0c:	f851 0c04 	ldr.w	r0, [r1, #-4]
    3a10:	2800      	cmp	r0, #0
    3a12:	f1a0 0004 	sub.w	r0, r0, #4
    3a16:	bfbc      	itt	lt
    3a18:	580b      	ldrlt	r3, [r1, r0]
    3a1a:	18c0      	addlt	r0, r0, r3
    3a1c:	4770      	bx	lr
	...

00003a20 <ModemCmdData>:
    3a20:	0000 0000 4038 0000 0203 0000 098d 0000     ....8@..........
    3a30:	0009 0000 0001 0000 403c 0000 0f08 0000     ........<@......
    3a40:	09b5 0000 001b 0000 0002 0000 4048 0000     ............H@..
    3a50:	030c 0000 02d1 0000 0013 0000 0003 0000     ................
    3a60:	4058 0000 0c08 0000 02d1 0000 0018 0000     X@..............
    3a70:	0004 0000 4064 0000 0805 0000 02d1 0000     ....d@..........
    3a80:	0011 0000 0005 0000 4070 0000 0b0a 0000     ........p@......
    3a90:	02d1 0000 0019 0000 0006 0000 407c 0000     ............|@..
    3aa0:	150a 0000 02d1 0000 0023 0000 0007 0000     ........#.......
    3ab0:	4088 0000 0205 0000 02d1 0000 000b 0000     .@..............
    3ac0:	0008 0000 4090 0000 0c27 0000 0a8d 0000     .....@..'.......
    3ad0:	0037 0000 0009 0000 40b8 0000 0212 0000     7........@......
    3ae0:	09dd 0000 0018 0000 000a 0000 40cc 0000     .............@..
    3af0:	0212 0000 09dd 0000 0018 0000 000b 0000     ................
    3b00:	40e0 0000 0212 0000 09dd 0000 0018 0000     .@..............
    3b10:	000c 0000 40f4 0000 0212 0000 09dd 0000     .....@..........
    3b20:	0018 0000 000d 0000 4108 0000 0212 0000     .........A......
    3b30:	09dd 0000 0018 0000 000e 0000 411c 0000     .............A..
    3b40:	0212 0000 09dd 0000 0018 0000 000f 0000     ................
    3b50:	4130 0000 0212 0000 09dd 0000 0018 0000     0A..............
    3b60:	0010 0000 4144 0000 0212 0000 09dd 0000     ....DA..........
    3b70:	0018 0000 0011 0000 4158 0000 0212 0000     ........XA......
    3b80:	09dd 0000 0018 0000 0012 0000 416c 0000     ............lA..
    3b90:	0213 0000 09dd 0000 0019 0000 0013 0000     ................
    3ba0:	4180 0000 021f 0000 0a09 0000 0025 0000     .A..........%...
    3bb0:	0014 0000 41a0 0000 0223 0000 0a35 0000     .....A..#...5...
    3bc0:	0029 0000 0015 0000 41c4 0000 021a 0000     )........A......
    3bd0:	0a61 0000 0020 0000 0016 0000 0004 2000     a... .......... 
    3be0:	0711 0000 0ac9 0000 001c 0000 0017 0000     ................
    3bf0:	0714 2000 6c3a 0000 0b31 0000 00aa 0000     ... :l..1.......
    3c00:	0018 0000 430c 0000 0000 0000 02d1 0000     .....C..........
	...
    3ed0:	6146 6c69 6465 7420 206f 6576 6972 7966     Failed to verify
    3ee0:	7420 6568 6320 6d6f 616d 646e 7320 7274      the command str
    3ef0:	6e69 0d67 000a 0000 6552 6461 6620 6f72     ing.....Read fro
    3f00:	206d 6f6d 6564 206d 6f63 746e 6f72 6c6c     m modem controll
    3f10:	7265 6920 2073 6166 6c69 6465 0a0d 0000     er is failed....
    3f20:	7845 6570 7463 6465 6d20 646f 6d65 7220     Expected modem r
    3f30:	7365 6f70 736e 2065 7369 6e20 746f 7220     esponse is not r
    3f40:	6365 6965 6576 0064 6553 7373 6f69 206e     eceived.Session 
    3f50:	4449 2d20 3120 0000 6553 7373 6f69 206e     ID - 1..Session 
    3f60:	4449 2d20 3220 0000 6553 7373 6f69 206e     ID - 2..Session 
    3f70:	4449 2d20 3320 0000 6553 7373 6f69 206e     ID - 3..Session 
    3f80:	4449 2d20 3420 0000 6553 7373 6f69 206e     ID - 4..Session 
    3f90:	4449 2d20 3520 0000 6553 7373 6f69 206e     ID - 5..Session 
    3fa0:	4449 2d20 3620 0000 6553 7373 6f69 206e     ID - 6..Session 
    3fb0:	4449 2d20 3720 0000 6553 7373 6f69 206e     ID - 7..Session 
    3fc0:	4449 2d20 3820 0000 6553 7373 6f69 206e     ID - 8..Session 
    3fd0:	4449 7620 6c61 6575 6520 6378 6565 7364     ID value exceeds
    3fe0:	7420 6568 6d20 7861 7620 6c61 6575 0000      the max value..
    3ff0:	484b 5454 2050 4548 4441 5245 5320 7274     KHTTP HEADER Str
    4000:	6e69 2067 7369 0020 3f22 3d69 3533 3939     ing is ."?i=3599
    4010:	3839 3730 3230 3832 3637 2634 3d64 3141     98070228764&d=A1
    4020:	3559 5832 3241 3359 2636 3d62 3234 7326     Y52XA2Y36&b=42&s
    4030:	323d 0d22 0000 0000 5441 000d 5441 432b     =2".....AT..AT+C
    4040:	5347 0d4e 0000 0000 5441 572b 4143 5252     GSN.....AT+WCARR
    4050:	4549 0d52 0000 0000 5441 492b 5250 0d3f     IER.....AT+IPR?.
    4060:	0000 0000 5441 432b 4950 3f4e 000d 0000     ....AT+CPIN?....
    4070:	5441 432b 5247 4745 0d3f 0000 5441 4b2b     AT+CGREG?...AT+K
    4080:	5347 3d4e 0d33 0000 5441 3145 000d 0000     GSN=3...ATE1....
    4090:	5441 4b2b 5448 5054 4643 3d47 2c33 6922     AT+KHTTPCFG=3,"i
    40a0:	676e 7365 3174 722e 7365 6f70 736e 2e65     ngest1.response.
    40b0:	6c63 756f 2264 000d 5441 4b2b 5448 5054     cloud"..AT+KHTTP
    40c0:	4c43 534f 3d45 2c31 0d30 0000 5441 4b2b     CLOSE=1,0...AT+K
    40d0:	5448 5054 4c43 534f 3d45 2c32 0d30 0000     HTTPCLOSE=2,0...
    40e0:	5441 4b2b 5448 5054 4c43 534f 3d45 2c33     AT+KHTTPCLOSE=3,
    40f0:	0d30 0000 5441 4b2b 5448 5054 4c43 534f     0...AT+KHTTPCLOS
    4100:	3d45 2c34 0d30 0000 5441 4b2b 5448 5054     E=4,0...AT+KHTTP
    4110:	4c43 534f 3d45 2c35 0d30 0000 5441 4b2b     CLOSE=5,0...AT+K
    4120:	5448 5054 4c43 534f 3d45 2c36 0d30 0000     HTTPCLOSE=6,0...
    4130:	5441 4b2b 5448 5054 4c43 534f 3d45 2c37     AT+KHTTPCLOSE=7,
    4140:	0d30 0000 5441 4b2b 5448 5054 4c43 534f     0...AT+KHTTPCLOS
    4150:	3d45 2c38 0d30 0000 5441 4b2b 5448 5054     E=8,0...AT+KHTTP
    4160:	4c43 534f 3d45 2c39 0d30 0000 5441 4b2b     CLOSE=9,0...AT+K
    4170:	5448 5054 4c43 534f 3d45 3031 302c 000d     HTTPCLOSE=10,0..
    4180:	5441 4b2b 4150 5454 5245 3d4e 2d22 452d     AT+KPATTERN="--E
    4190:	464f 2d2d 6150 7474 7265 2d6e 222d 000d     OF--Pattern--"..
    41a0:	5441 4b2b 4e43 4358 4746 333d 202c 4722     AT+KCNXCFG=3, "G
    41b0:	5250 2253 222c 5a56 4957 544e 5245 454e     PRS","VZWINTERNE
    41c0:	2254 000d 5441 4b2b 4e43 5458 4d49 5245     T"..AT+KCNXTIMER
    41d0:	333d 362c 2c30 2c32 3037 362c 0d30 0000     =3,60,2,70,60...
    41e0:	4553 4352 4d4f 2033 6f6e 2074 6e69 7469     SERCOM3 not init
    41f0:	6169 696c 657a 0d64 000a 0000 4f4d 4544     ialized.....MODE
    4200:	204d 4144 4154 5520 5241 2054 5328 5245     M DATA UART (SER
    4210:	4f43 334d 2029 6e69 7469 6169 696c 657a     COM3) initialize
    4220:	0d64 000a 6f4d 6564 206d 6144 6174 5420     d...Modem Data T
    4230:	2078 6144 6174 5220 6765 4520 706d 7974     x Data Reg Empty
    4240:	4320 6c61 426c 6361 0d6b 000a 6f4d 6564      CallBack...Mode
    4250:	206d 6144 6174 5420 2078 7962 6574 4320     m Data Tx byte C
    4260:	6d6f 6c70 7465 2065 6143 6c6c 6162 6b63     omplete Callback
    4270:	0a0d 0000 4b4f 0000 6556 6972 6966 6465     ....OK..Verified
    4280:	7420 6568 5520 5241 2054 6f43 6d6d 6e75      the UART Commun
    4290:	6369 7461 6f69 206e 6977 6874 4d20 646f     ication with Mod
    42a0:	6d65 0d2e 000a 0000 6f4e 2074 6261 656c     em......Not able
    42b0:	7420 206f 6576 6972 7966 7420 6568 5520      to verify the U
    42c0:	5241 2054 6f43 6d6d 6e75 6369 7461 6f69     ART Communicatio
    42d0:	206e 6977 6874 4d20 646f 6d65 0d2e 000a     n with Modem....
    42e0:	4552 4441 0059 0000 6556 6972 6966 6465     READY...Verified
    42f0:	7420 6568 4e20 7465 6f77 6b72 5220 6765      the Network Reg
    4300:	7369 7274 7461 6f69 2e6e 0a0d 0000 0000     istration.......
    4310:	6f4e 2074 6261 656c 7420 206f 6576 6972     Not able to veri
    4320:	7966 7420 6568 4e20 7465 6f77 6b72 5220     fy the Network R
    4330:	6765 7369 7274 7461 6f69 2e6e 0a0d 0000     egistration.....
    4340:	6144 6174 7320 6e65 2074 6f74 7320 7265     Data sent to ser
    4350:	6576 0072 6144 6174 4e20 544f 7320 6e65     ver.Data NOT sen
    4360:	2074 6f74 7320 7265 6576 0072 6f50 6577     t to server.Powe
    4370:	2072 6e4f 5720 6961 2074 6954 656d 2072     r On Wait Timer 
    4380:	7845 6970 6572 0d64 000a 0000 6f4d 6564     Expired.....Mode
    4390:	206d 6f50 6577 2072 6e4f 6920 696e 6974     m Power On initi
    43a0:	6c61 7a69 7461 6f69 206e 6f43 706d 656c     alization Comple
    43b0:	6574 0d64 000a 0000 6f4d 6564 206d 6552     ted.....Modem Re
    43c0:	6573 2074 6f43 706d 656c 6574 0064 0000     set Completed...
    43d0:	6f50 6577 4f72 576e 6961 5474 6d69 7265     PowerOnWaitTimer
    43e0:	0000 0000 6f4d 6564 206d 7546 6c6c 2079     ....Modem Fully 
    43f0:	704f 7265 7461 6f69 616e 2e6c 0a0d 0000     Operational.....
    4400:	6e49 4120 2054 6168 646e 656c 0d72 000a     In AT handler...
    4410:	6e49 4320 5347 204e 6168 646e 656c 0d72     In CGSN handler.
    4420:	000a 0000 6e49 4b20 5448 5054 4320 4f4c     ....In KHTTP CLO
    4430:	4553 6820 6e61 6c64 7265 0000 6e49 4b20     SE handler..In K
    4440:	4150 5454 5245 204e 6168 646e 656c 0072     PATTERN handler.
    4450:	6e49 4b20 4e43 4358 4746 6820 6e61 6c64     In KCNXCFG handl
    4460:	7265 0000 6e49 4b20 4e43 5458 4d49 5245     er..In KCNXTIMER
    4470:	6820 6e61 6c64 7265 0000 0000 6e49 4b20      handler....In K
    4480:	5448 5054 4643 2047 6168 646e 656c 0072     HTTPCFG handler.
    4490:	6e49 4b20 5448 5054 4820 4145 4544 2052     In KHTTP HEADER 
    44a0:	6168 646e 656c 0072 4f43 4e4e 4345 0054     handler.CONNECT.
    44b0:	6548 6461 7265 5220 7365 6f70 736e 2065     Header Response 
    44c0:	6b4f 0000 6548 6461 7265 5220 7365 6f70     Ok..Header Respo
    44d0:	736e 2065 6f4e 2074 6b4f 0000 6e49 4b20     nse Not Ok..In K
    44e0:	5448 5054 4720 5445 6820 6e61 6c64 7265     HTTP GET handler
    44f0:	0000 0000 7854 7320 7265 6169 206c 6544     ....Tx serial De
    4500:	7562 2067 6f44 656e 0a0d 0000 7852 4420     bug Done....Rx D
    4510:	6e6f 0d65 000a 0000 7325 2520 0073 0000     one.....%s %s...
    4520:	2e2e 682f 6c61 692f 636e 756c 6564 682f     ../hal/include/h
    4530:	6c61 775f 7464 682e 0000 0000 2e2e 682f     al_wdt.h....../h
    4540:	6c61 732f 6372 682f 6c61 615f 5f63 7973     al/src/hal_ac_sy
    4550:	636e 632e 0000 0000 2e2e 682f 6c61 732f     nc.c....../hal/s
    4560:	6372 682f 6c61 615f 6364 735f 6e79 2e63     rc/hal_adc_sync.
    4570:	0063 0000 2e2e 682f 6c61 732f 6372 682f     c...../hal/src/h
    4580:	6c61 645f 6361 735f 6e79 2e63 0063 0000     al_dac_sync.c...
    4590:	2e2e 682f 6c61 732f 6372 682f 6c61 665f     ../hal/src/hal_f
    45a0:	616c 6873 632e 0000 2e2e 682f 6c61 732f     lash.c..../hal/s
    45b0:	6372 682f 6c61 705f 6d77 632e 0000 0000     rc/hal_pwm.c....
    45c0:	2e2e 682f 6c61 732f 6372 682f 6c61 745f     ../hal/src/hal_t
    45d0:	6d69 7265 632e 0000 2e2e 682f 6c61 752f     imer.c..../hal/u
    45e0:	6974 736c 732f 6372 752f 6974 736c 6c5f     tils/src/utils_l
    45f0:	7369 2e74 0063 0000 2e2e 682f 6c61 752f     ist.c...../hal/u
    4600:	6974 736c 732f 6372 752f 6974 736c 725f     tils/src/utils_r
    4610:	6e69 6267 6675 6566 2e72 0063 2e2e 682f     ingbuffer.c.../h
    4620:	6c70 612f 2f63 7068 5f6c 6361 632e 0000     pl/ac/hpl_ac.c..

00004630 <_adcs>:
    4630:	0000 00c0 0002 0083 1900 0000 0000 0000     ................
    4640:	0000 0000 0001 0001 0000 0000 0000 0000     ................
	...
    465c:	2e2e 682f 6c70 612f 6364 682f 6c70 615f     ../hpl/adc/hpl_a
    466c:	6364 632e 0000 0000 2e2e 682f 6c70 642f     dc.c....../hpl/d
    467c:	6361 682f 6c70 645f 6361 632e 0000 0000     ac/hpl_dac.c....

0000468c <_cfgs>:
	...

0000478c <user_mux_confs>:
	...

000047d0 <channel_confs>:
	...

00004810 <interrupt_cfg>:
	...
    4890:	2e2e 682f 6c70 6e2f 6d76 7463 6c72 682f     ../hpl/nvmctrl/h
    48a0:	6c70 6e5f 6d76 7463 6c72 632e 0000 0000     pl_nvmctrl.c....
    48b0:	3000 4000 3400 4000 2000 4101 4000 4101     .0.@.4.@. .A.@.A
    48c0:	0000 4300 0400 4300                         ...C...C

000048c8 <_usarts>:
    48c8:	0003 0000 0004 4020 0000 0003 0002 0070     ...... @......p.
    48d8:	f62b 0000 0000 0000 0004 0000 0184 4030     +.............0@
    48e8:	0300 0003 0002 0070 ff2e 0000 0000 0000     ......p.........
    48f8:	0005 0000 0004 4030 0000 0003 0002 0070     ......0@......p.
    4908:	f62b 0000 0000 0000                         +.......

00004910 <_i2cms>:
	...

00004928 <sercomspi_regs>:
	...
    493c:	2e2e 682f 6c70 732f 7265 6f63 2f6d 7068     ../hpl/sercom/hp
    494c:	5f6c 6573 6372 6d6f 632e 0000 6000 4101     l_sercom.c...`.A
    495c:	8000 4101 0c00 4200 1000 4200 1000 4300     ...A...B...B...C

0000496c <_tccs>:
    496c:	0000 0000 0300 0000 0000 0000 0000 0000     ................
    497c:	1770 0000 0000 0000 0000 0000 0000 0000     p...............
    498c:	0000 0000 0001 0000 0300 0000 0000 0000     ................
    499c:	0000 0000 1770 0000 0000 0000 0000 0000     ....p...........
	...
    49b4:	0002 0000 0300 0000 0000 0000 0000 0000     ................
    49c4:	1770 0000 0000 0000 0000 0000 0000 0000     p...............
    49d4:	0000 0000 0003 0000 0300 0000 0000 0000     ................
    49e4:	0000 0000 1770 0000 0000 0000 0000 0000     ....p...........
	...
    49fc:	0004 0000 0300 0000 0000 0000 0000 0000     ................
    4a0c:	1770 0000 0000 0000 0000 0000 0000 0000     p...............
    4a1c:	0000 0000 2e2e 682f 6c70 742f 6363 682f     ....../hpl/tcc/h
    4a2c:	6c70 745f 6363 632e 0000 0000 3800 4000     pl_tcc.c.....8.@
    4a3c:	3c00 4000 a000 4101 c000 4101 1400 4200     .<.@...A...A...B
    4a4c:	1800 4200 2e2e 682f 6c70 742f 2f63 7068     ...B../hpl/tc/hp
    4a5c:	5f6c 6374 632e 0000 2e2e 682f 6c70 772f     l_tc.c..../hpl/w
    4a6c:	7464 682f 6c70 775f 7464 632e 0000 0000     dt/hpl_wdt.c....
    4a7c:	6f43 706d 656c 6574 2064 6874 2065 6f63     Completed the co
    4a8c:	6e6e 6365 6974 6e6f 6920 746e 6169 696c     nnection intiali
    4a9c:	617a 6974 6e6f 0000                         zation..

00004aa4 <__sf_fake_stderr>:
	...

00004ac4 <__sf_fake_stdin>:
	...

00004ae4 <__sf_fake_stdout>:
	...
    4b04:	2d23 2b30 0020 6c68 004c 6665 4567 4746     #-0+ .hlL.efgEFG
    4b14:	3000 3231 3433 3635 3837 4139 4342 4544     .0123456789ABCDE
    4b24:	0046 3130 3332 3534 3736 3938 6261 6463     F.0123456789abcd
    4b34:	6665 0000                                   ef..

00004b38 <_init>:
    4b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4b3a:	bf00      	nop
    4b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4b3e:	bc08      	pop	{r3}
    4b40:	469e      	mov	lr, r3
    4b42:	4770      	bx	lr

00004b44 <__init_array_start>:
    4b44:	00000289 	.word	0x00000289

00004b48 <_fini>:
    4b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4b4a:	bf00      	nop
    4b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4b4e:	bc08      	pop	{r3}
    4b50:	469e      	mov	lr, r3
    4b52:	4770      	bx	lr

00004b54 <__fini_array_start>:
    4b54:	00000265 	.word	0x00000265
