Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat May 14 19:06:54 2022
| Host         : DESKTOP-MDDE28I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    141         
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (141)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (253)
5. checking no_input_delay (6)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (141)
--------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: count_reg[9]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (253)
--------------------------------------------------
 There are 253 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.163        0.000                      0                   90        0.127        0.000                      0                   90        3.000        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.163        0.000                      0                   10        0.223        0.000                      0                   10        3.000        0.000                       0                    12  
  clk_out1_clk_wiz_0        8.236        0.000                      0                   80        0.127        0.000                      0                   80       11.969        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.938ns (19.873%)  route 3.782ns (80.127%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.419     5.536 r  count_reg[4]/Q
                         net (fo=1, routed)           0.789     6.325    count_reg[4]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     6.596 r  count_reg[4]_BUFG_inst/O
                         net (fo=48, routed)          2.257     8.853    count_reg_BUFG[4]
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.977 r  count[9]_i_2/O
                         net (fo=4, routed)           0.736     9.713    count[9]_i_2_n_0
    SLICE_X35Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.837 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.837    plusOp__2[8]
    SLICE_X35Y39         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.445    14.817    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.031    14.999    count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.964ns (20.312%)  route 3.782ns (79.688%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.419     5.536 r  count_reg[4]/Q
                         net (fo=1, routed)           0.789     6.325    count_reg[4]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     6.596 r  count_reg[4]_BUFG_inst/O
                         net (fo=48, routed)          2.257     8.853    count_reg_BUFG[4]
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.977 r  count[9]_i_2/O
                         net (fo=4, routed)           0.736     9.713    count[9]_i_2_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I1_O)        0.150     9.863 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.863    plusOp__2[9]
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.445    14.817    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.075    15.043    count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.938ns (20.616%)  route 3.612ns (79.384%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.419     5.536 r  count_reg[4]/Q
                         net (fo=1, routed)           0.789     6.325    count_reg[4]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     6.596 r  count_reg[4]_BUFG_inst/O
                         net (fo=48, routed)          2.257     8.853    count_reg_BUFG[4]
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.977 r  count[9]_i_2/O
                         net (fo=4, routed)           0.566     9.543    count[9]_i_2_n_0
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.667 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.667    plusOp__2[6]
    SLICE_X35Y39         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.445    14.817    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.029    14.997    count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.932ns (20.511%)  route 3.612ns (79.489%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.419     5.536 r  count_reg[4]/Q
                         net (fo=1, routed)           0.789     6.325    count_reg[4]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     6.596 r  count_reg[4]_BUFG_inst/O
                         net (fo=48, routed)          2.257     8.853    count_reg_BUFG[4]
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.977 r  count[9]_i_2/O
                         net (fo=4, routed)           0.566     9.543    count[9]_i_2_n_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I0_O)        0.118     9.661 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.661    plusOp__2[7]
    SLICE_X35Y39         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.445    14.817    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.075    15.043    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.814ns (21.097%)  route 3.044ns (78.903%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.419     5.536 r  count_reg[4]/Q
                         net (fo=1, routed)           0.789     6.325    count_reg[4]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     6.596 r  count_reg[4]_BUFG_inst/O
                         net (fo=48, routed)          2.255     8.851    count_reg_BUFG[4]
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.975 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.975    plusOp__2[5]
    SLICE_X36Y39         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.818    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.299    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)        0.031    15.112    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.808ns (23.363%)  route 2.650ns (76.637%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.419     5.536 r  count_reg[4]/Q
                         net (fo=1, routed)           0.789     6.325    count_reg[4]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     6.596 r  count_reg[4]_BUFG_inst/O
                         net (fo=48, routed)          1.862     8.457    count_reg_BUFG[4]
    SLICE_X36Y39         LUT5 (Prop_lut5_I4_O)        0.118     8.575 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.575    plusOp__2[4]
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.818    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.299    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)        0.075    15.156    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             8.161ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.580ns (31.647%)  route 1.253ns (68.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  count_reg[1]/Q
                         net (fo=6, routed)           1.253     6.826    count_reg_n_0_[1]
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.950 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.950    plusOp__2[1]
    SLICE_X36Y40         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.818    clk_in_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.299    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X36Y40         FDRE (Setup_fdre_C_D)        0.029    15.110    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  8.161    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.608ns (32.676%)  route 1.253ns (67.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  count_reg[1]/Q
                         net (fo=6, routed)           1.253     6.826    count_reg_n_0_[1]
    SLICE_X36Y40         LUT3 (Prop_lut3_I1_O)        0.152     6.978 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.978    plusOp__2[2]
    SLICE_X36Y40         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.818    clk_in_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.299    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X36Y40         FDRE (Setup_fdre_C_D)        0.075    15.156    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.718ns (45.494%)  route 0.860ns (54.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.419     5.536 r  count_reg[2]/Q
                         net (fo=5, routed)           0.860     6.396    count_reg_n_0_[2]
    SLICE_X36Y39         LUT4 (Prop_lut4_I2_O)        0.299     6.695 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.695    plusOp__2[3]
    SLICE_X36Y39         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.818    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.274    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)        0.029    15.085    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.580ns (45.499%)  route 0.695ns (54.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456     5.573 f  count_reg[0]/Q
                         net (fo=7, routed)           0.695     6.268    count_reg_n_0_[0]
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124     6.392 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.392    plusOp__2[0]
    SLICE_X36Y39         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.818    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.299    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)        0.031    15.112    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                  8.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.234ns (39.509%)  route 0.358ns (60.491%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.477    clk_in_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count_reg[1]/Q
                         net (fo=6, routed)           0.147     1.765    count_reg_n_0_[1]
    SLICE_X36Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  count[9]_i_2/O
                         net (fo=4, routed)           0.211     2.022    count[9]_i_2_n_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I0_O)        0.048     2.070 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.070    plusOp__2[7]
    SLICE_X35Y39         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.989    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.107     1.846    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.036%)  route 0.146ns (43.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.477    clk_in_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count_reg[1]/Q
                         net (fo=6, routed)           0.146     1.764    count_reg_n_0_[1]
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.809    plusOp__2[5]
    SLICE_X36Y39         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.832     1.990    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.092     1.584    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.231ns (39.201%)  route 0.358ns (60.799%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.477    clk_in_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count_reg[1]/Q
                         net (fo=6, routed)           0.147     1.765    count_reg_n_0_[1]
    SLICE_X36Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  count[9]_i_2/O
                         net (fo=4, routed)           0.211     2.022    count[9]_i_2_n_0
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.045     2.067 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.067    plusOp__2[6]
    SLICE_X35Y39         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.989    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.091     1.830    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.475    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count_reg[6]/Q
                         net (fo=4, routed)           0.170     1.787    count_reg_n_0_[6]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.043     1.830 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.830    plusOp__2[9]
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.989    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.107     1.582    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.475    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count_reg[6]/Q
                         net (fo=4, routed)           0.170     1.787    count_reg_n_0_[6]
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.832 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.832    plusOp__2[8]
    SLICE_X35Y39         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.989    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.092     1.567    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.187ns (44.442%)  route 0.234ns (55.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.477    clk_in_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count_reg[1]/Q
                         net (fo=6, routed)           0.234     1.852    count_reg_n_0_[1]
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.046     1.898 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.898    plusOp__2[4]
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.832     1.990    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.107     1.599    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.187ns (44.086%)  route 0.237ns (55.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.563     1.476    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  count_reg[0]/Q
                         net (fo=7, routed)           0.237     1.855    count_reg_n_0_[0]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.046     1.901 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    plusOp__2[2]
    SLICE_X36Y40         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.833     1.991    clk_in_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.107     1.600    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.310%)  route 0.234ns (55.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.477    clk_in_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count_reg[1]/Q
                         net (fo=6, routed)           0.234     1.852    count_reg_n_0_[1]
    SLICE_X36Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.897 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    plusOp__2[3]
    SLICE_X36Y39         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.832     1.990    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.091     1.583    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.953%)  route 0.237ns (56.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.563     1.476    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  count_reg[0]/Q
                         net (fo=7, routed)           0.237     1.855    count_reg_n_0_[0]
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.900 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.900    plusOp__2[1]
    SLICE_X36Y40         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.833     1.991    clk_in_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.091     1.584    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.821%)  route 0.259ns (58.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.563     1.476    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  count_reg[0]/Q
                         net (fo=7, routed)           0.259     1.876    count_reg_n_0_[0]
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.921 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.921    plusOp__2[0]
    SLICE_X36Y39         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.832     1.990    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.092     1.568    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y39     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y40     count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y40     count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y39     count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y39     count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y39     count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y39     count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y39     count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y39     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y39     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y40     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y40     count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y40     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y40     count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y39     count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y39     count_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y39     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y39     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y40     count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y40     count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y40     count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y40     count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y39     count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y39     count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.236ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.671ns  (logic 8.793ns (52.744%)  route 7.878ns (47.256%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 29.748 - 24.938 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.553     5.107    vga_driver/CLK
    SLICE_X40Y29         FDRE                                         r  vga_driver/pixel_col_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  vga_driver/pixel_col_reg[7]/Q
                         net (fo=14, routed)          1.608     7.171    add_bb/leqOp_inferred__10/i__carry__0_1[7]
    SLICE_X36Y29         LUT4 (Prop_lut4_I1_O)        0.124     7.295 r  add_bb/i__carry_i_5__15/O
                         net (fo=1, routed)           0.000     7.295    add_bb/i__carry_i_5__15_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.696 r  add_bb/leqOp_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.696    add_bb/leqOp_inferred__10/i__carry_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.853 r  add_bb/leqOp_inferred__10/i__carry__0/CO[1]
                         net (fo=10, routed)          1.303     9.156    add_bb/leqOp_inferred__10/i__carry__0_n_2
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.357     9.513 r  add_bb/i__carry_i_4__17/O
                         net (fo=1, routed)           0.000     9.513    add_bb/i__carry_i_4__17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.996 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.996    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.330 r  add_bb/multOp0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           1.467    11.797    add_bb/multOp0_inferred__0/i__carry__0_n_6
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    16.012 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    16.014    add_bb/multOp_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    17.532 f  add_bb/plusOp__0/P[21]
                         net (fo=1, routed)           1.324    18.856    add_bb/plusOp__0_n_84
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124    18.980 r  add_bb/ltOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.980    add_bb/ltOp_carry__0_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.356 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.897    20.253    add_bb/ltOp
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.124    20.377 r  add_bb/green_out[3]_i_2/O
                         net (fo=2, routed)           1.277    21.654    add_bb/game_on_reg_1
    SLICE_X42Y28         LUT6 (Prop_lut6_I0_O)        0.124    21.778 r  add_bb/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000    21.778    vga_driver/blue_out_reg[3]_0
    SLICE_X42Y28         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.435    29.748    vga_driver/CLK
    SLICE_X42Y28         FDRE                                         r  vga_driver/blue_out_reg[3]/C
                         clock pessimism              0.273    30.021    
                         clock uncertainty           -0.084    29.937    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.077    30.014    vga_driver/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.014    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                  8.236    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.030ns  (logic 8.793ns (54.853%)  route 7.237ns (45.147%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 29.749 - 24.938 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.553     5.107    vga_driver/CLK
    SLICE_X40Y29         FDRE                                         r  vga_driver/pixel_col_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  vga_driver/pixel_col_reg[7]/Q
                         net (fo=14, routed)          1.608     7.171    add_bb/leqOp_inferred__10/i__carry__0_1[7]
    SLICE_X36Y29         LUT4 (Prop_lut4_I1_O)        0.124     7.295 r  add_bb/i__carry_i_5__15/O
                         net (fo=1, routed)           0.000     7.295    add_bb/i__carry_i_5__15_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.696 r  add_bb/leqOp_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.696    add_bb/leqOp_inferred__10/i__carry_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.853 r  add_bb/leqOp_inferred__10/i__carry__0/CO[1]
                         net (fo=10, routed)          1.303     9.156    add_bb/leqOp_inferred__10/i__carry__0_n_2
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.357     9.513 r  add_bb/i__carry_i_4__17/O
                         net (fo=1, routed)           0.000     9.513    add_bb/i__carry_i_4__17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.996 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.996    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.330 r  add_bb/multOp0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           1.467    11.797    add_bb/multOp0_inferred__0/i__carry__0_n_6
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    16.012 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    16.014    add_bb/multOp_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    17.532 f  add_bb/plusOp__0/P[21]
                         net (fo=1, routed)           1.324    18.856    add_bb/plusOp__0_n_84
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124    18.980 r  add_bb/ltOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.980    add_bb/ltOp_carry__0_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.356 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.897    20.253    add_bb/ltOp
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.124    20.377 r  add_bb/green_out[3]_i_2/O
                         net (fo=2, routed)           0.636    21.013    vga_driver/green_out_reg[3]_0
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.124    21.137 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    21.137    vga_driver/green_out[3]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.436    29.749    vga_driver/CLK
    SLICE_X42Y29         FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.273    30.022    
                         clock uncertainty           -0.084    29.938    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.077    30.015    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.015    
                         arrival time                         -21.137    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             18.086ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 1.712ns (25.258%)  route 5.066ns (74.742%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 29.747 - 24.938 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.548     5.102    vga_driver/CLK
    SLICE_X37Y27         FDRE                                         r  vga_driver/pixel_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  vga_driver/pixel_row_reg[4]/Q
                         net (fo=14, routed)          2.186     7.743    adc/geqOp_inferred__1/i__carry__0[4]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.867 r  adc/i__carry_i_2__4/O
                         net (fo=1, routed)           0.354     8.222    add_bb/leqOp_inferred__1/i__carry__0_0[2]
    SLICE_X35Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.620 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     8.629    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.786 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.746     9.532    vga_driver/red_out[3]_i_2_0[0]
    SLICE_X40Y28         LUT6 (Prop_lut6_I2_O)        0.329     9.861 r  vga_driver/red_out[3]_i_7/O
                         net (fo=1, routed)           0.796    10.657    vga_driver/red_out[3]_i_7_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.781 f  vga_driver/red_out[3]_i_2/O
                         net (fo=2, routed)           0.975    11.756    vga_driver/red_out[3]_i_2_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.880 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000    11.880    vga_driver/red_out[3]_i_1_n_0
    SLICE_X39Y29         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.434    29.747    vga_driver/CLK
    SLICE_X39Y29         FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.274    30.021    
                         clock uncertainty           -0.084    29.937    
    SLICE_X39Y29         FDRE (Setup_fdre_C_D)        0.029    29.966    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         29.966    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                 18.086    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.058ns (23.959%)  route 3.358ns (76.041%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 29.748 - 24.938 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.554     5.108    vga_driver/CLK
    SLICE_X41Y30         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.997     6.561    vga_driver/h_cnt_reg[0]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.152     6.713 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.661     7.374    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.700 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.815     8.515    vga_driver/eqOp
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.639 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.885     9.524    vga_driver/v_cnt0
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.435    29.748    vga_driver/CLK
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.259    30.007    
                         clock uncertainty           -0.084    29.923    
    SLICE_X38Y31         FDRE (Setup_fdre_C_R)       -0.524    29.399    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.399    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.058ns (23.959%)  route 3.358ns (76.041%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 29.748 - 24.938 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.554     5.108    vga_driver/CLK
    SLICE_X41Y30         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.997     6.561    vga_driver/h_cnt_reg[0]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.152     6.713 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.661     7.374    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.700 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.815     8.515    vga_driver/eqOp
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.639 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.885     9.524    vga_driver/v_cnt0
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.435    29.748    vga_driver/CLK
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.259    30.007    
                         clock uncertainty           -0.084    29.923    
    SLICE_X38Y31         FDRE (Setup_fdre_C_R)       -0.524    29.399    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.399    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.058ns (23.959%)  route 3.358ns (76.041%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 29.748 - 24.938 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.554     5.108    vga_driver/CLK
    SLICE_X41Y30         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.997     6.561    vga_driver/h_cnt_reg[0]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.152     6.713 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.661     7.374    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.700 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.815     8.515    vga_driver/eqOp
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.639 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.885     9.524    vga_driver/v_cnt0
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.435    29.748    vga_driver/CLK
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.259    30.007    
                         clock uncertainty           -0.084    29.923    
    SLICE_X38Y31         FDRE (Setup_fdre_C_R)       -0.524    29.399    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.399    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.058ns (23.959%)  route 3.358ns (76.041%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 29.748 - 24.938 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.554     5.108    vga_driver/CLK
    SLICE_X41Y30         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.997     6.561    vga_driver/h_cnt_reg[0]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.152     6.713 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.661     7.374    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.700 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.815     8.515    vga_driver/eqOp
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.639 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.885     9.524    vga_driver/v_cnt0
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.435    29.748    vga_driver/CLK
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.259    30.007    
                         clock uncertainty           -0.084    29.923    
    SLICE_X38Y31         FDRE (Setup_fdre_C_R)       -0.524    29.399    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.399    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.058ns (23.959%)  route 3.358ns (76.041%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 29.748 - 24.938 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.554     5.108    vga_driver/CLK
    SLICE_X41Y30         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.997     6.561    vga_driver/h_cnt_reg[0]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.152     6.713 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.661     7.374    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.700 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.815     8.515    vga_driver/eqOp
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.639 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.885     9.524    vga_driver/v_cnt0
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.435    29.748    vga_driver/CLK
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.259    30.007    
                         clock uncertainty           -0.084    29.923    
    SLICE_X38Y31         FDRE (Setup_fdre_C_R)       -0.524    29.399    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         29.399    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             20.276ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.058ns (25.745%)  route 3.052ns (74.255%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 29.747 - 24.938 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.554     5.108    vga_driver/CLK
    SLICE_X41Y30         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.997     6.561    vga_driver/h_cnt_reg[0]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.152     6.713 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.661     7.374    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.700 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.815     8.515    vga_driver/eqOp
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.639 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.579     9.217    vga_driver/v_cnt0
    SLICE_X39Y30         FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.434    29.747    vga_driver/CLK
    SLICE_X39Y30         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.259    30.006    
                         clock uncertainty           -0.084    29.922    
    SLICE_X39Y30         FDRE (Setup_fdre_C_R)       -0.429    29.493    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.493    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                 20.276    

Slack (MET) :             20.276ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.058ns (25.745%)  route 3.052ns (74.255%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 29.747 - 24.938 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.554     5.108    vga_driver/CLK
    SLICE_X41Y30         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.997     6.561    vga_driver/h_cnt_reg[0]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.152     6.713 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.661     7.374    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.700 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.815     8.515    vga_driver/eqOp
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.639 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.579     9.217    vga_driver/v_cnt0
    SLICE_X39Y30         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.434    29.747    vga_driver/CLK
    SLICE_X39Y30         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.259    30.006    
                         clock uncertainty           -0.084    29.922    
    SLICE_X39Y30         FDRE (Setup_fdre_C_R)       -0.429    29.493    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.493    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                 20.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.556     1.471    vga_driver/CLK
    SLICE_X39Y31         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.075     1.688    vga_driver/v_cnt_reg[0]
    SLICE_X38Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.733 r  vga_driver/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.733    vga_driver/plusOp__1[1]
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.823     1.983    vga_driver/CLK
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.121     1.605    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.555     1.470    vga_driver/CLK
    SLICE_X39Y30         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.138     1.749    vga_driver/v_cnt_reg[2]
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.794 r  vga_driver/vsync_i_1/O
                         net (fo=1, routed)           0.000     1.794    vga_driver/vsync_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  vga_driver/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.822     1.982    vga_driver/CLK
    SLICE_X38Y30         FDRE                                         r  vga_driver/vsync_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.121     1.604    vga_driver/vsync_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.212%)  route 0.107ns (33.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.556     1.471    vga_driver/CLK
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 f  vga_driver/v_cnt_reg[9]/Q
                         net (fo=7, routed)           0.107     1.742    vga_driver/v_cnt_reg[9]
    SLICE_X39Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  vga_driver/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    vga_driver/v_cnt[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  vga_driver/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.823     1.983    vga_driver/CLK
    SLICE_X39Y31         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.092     1.576    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (66.003%)  route 0.108ns (33.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.556     1.471    vga_driver/CLK
    SLICE_X38Y31         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=7, routed)           0.108     1.743    vga_driver/v_cnt_reg[9]
    SLICE_X39Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.788    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X39Y31         FDRE                                         r  vga_driver/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.823     1.983    vga_driver/CLK
    SLICE_X39Y31         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.091     1.575    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.858%)  route 0.143ns (43.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.556     1.471    vga_driver/CLK
    SLICE_X41Y31         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          0.143     1.756    vga_driver/h_cnt_reg[1]
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.048     1.804 r  vga_driver/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    vga_driver/plusOp__0[4]
    SLICE_X40Y31         FDRE                                         r  vga_driver/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.824     1.984    vga_driver/CLK
    SLICE_X40Y31         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.105     1.589    vga_driver/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.703%)  route 0.161ns (53.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.556     1.471    vga_driver/CLK
    SLICE_X40Y31         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.161     1.773    vga_driver/h_cnt_reg[4]
    SLICE_X40Y29         FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.822     1.982    vga_driver/CLK
    SLICE_X40Y29         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.070     1.553    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.557     1.472    vga_driver/CLK
    SLICE_X41Y32         FDRE                                         r  vga_driver/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vga_driver/h_cnt_reg[7]/Q
                         net (fo=8, routed)           0.143     1.757    vga_driver/h_cnt_reg[7]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.802    vga_driver/plusOp__0[9]
    SLICE_X40Y32         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.825     1.985    vga_driver/CLK
    SLICE_X40Y32         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X40Y32         FDRE (Hold_fdre_C_D)         0.091     1.576    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.082%)  route 0.172ns (54.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.556     1.471    vga_driver/CLK
    SLICE_X41Y31         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=11, routed)          0.172     1.784    vga_driver/h_cnt_reg[5]
    SLICE_X40Y29         FDRE                                         r  vga_driver/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.822     1.982    vga_driver/CLK
    SLICE_X40Y29         FDRE                                         r  vga_driver/pixel_col_reg[5]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.066     1.549    vga_driver/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.704%)  route 0.160ns (46.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.555     1.470    vga_driver/CLK
    SLICE_X41Y30         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.160     1.772    vga_driver/h_cnt_reg[0]
    SLICE_X41Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga_driver/plusOp__0[5]
    SLICE_X41Y31         FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.824     1.984    vga_driver/CLK
    SLICE_X41Y31         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.092     1.577    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.597%)  route 0.190ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.556     1.471    vga_driver/CLK
    SLICE_X39Y31         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=6, routed)           0.190     1.802    vga_driver/v_cnt_reg[10]
    SLICE_X36Y29         FDRE                                         r  vga_driver/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.821     1.981    vga_driver/CLK
    SLICE_X36Y29         FDRE                                         r  vga_driver/pixel_row_reg[10]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.070     1.553    vga_driver/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y2    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X42Y28     vga_driver/blue_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X42Y29     vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X41Y30     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X41Y30     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X41Y31     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X40Y32     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X41Y30     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X40Y31     vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y28     vga_driver/blue_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y28     vga_driver/blue_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y29     vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y29     vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X41Y30     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X41Y30     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X41Y30     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X41Y30     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X41Y31     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X41Y31     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y28     vga_driver/blue_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y28     vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y29     vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X42Y29     vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X41Y30     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X41Y30     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X41Y30     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X41Y30     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X41Y31     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X41Y31     vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           217 Endpoints
Min Delay           217 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc/data_4_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_motion_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.636ns  (logic 3.037ns (31.518%)  route 6.599ns (68.482%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE                         0.000     0.000 r  adc/data_4_reg[4]/C
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  adc/data_4_reg[4]/Q
                         net (fo=5, routed)           0.835     1.291    adc/data_4[4]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.415 r  adc/i__carry_i_20__0/O
                         net (fo=1, routed)           0.000     1.415    adc/i__carry_i_20__0_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.965 r  adc/i__carry_i_12__2/CO[3]
                         net (fo=1, routed)           0.000     1.965    adc/i__carry_i_12__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.299 r  adc/i__carry_i_11__1/O[1]
                         net (fo=14, routed)          0.965     3.264    add_bb/i__carry__0_i_4__6[1]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.303     3.567 r  add_bb/i__carry__0_i_6__6/O
                         net (fo=5, routed)           1.319     4.886    add_bb/data_4_reg[5]
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.010 r  add_bb/i__carry__0_i_5__6/O
                         net (fo=4, routed)           0.887     5.897    add_bb/data_4_reg[10]
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.021 r  add_bb/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.501     6.522    add_bb/i__carry__0_i_1__13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     6.967 r  add_bb/leqOp_inferred__8/i__carry__0/CO[1]
                         net (fo=1, routed)           0.845     7.812    add_bb/leqOp4_in
    SLICE_X36Y24         LUT5 (Prop_lut5_I1_O)        0.329     8.141 f  add_bb/ball_x_motion[10]_i_8/O
                         net (fo=1, routed)           0.666     8.807    add_bb/ball_x_motion[10]_i_8_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.931 r  add_bb/ball_x_motion[10]_i_3/O
                         net (fo=3, routed)           0.581     9.512    add_bb/ball_x_motion[10]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.636 r  add_bb/ball_x_motion[2]_i_1/O
                         net (fo=1, routed)           0.000     9.636    add_bb/ball_x_motion[2]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  add_bb/ball_x_motion_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_4_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.632ns  (logic 3.037ns (31.532%)  route 6.595ns (68.468%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE                         0.000     0.000 r  adc/data_4_reg[4]/C
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  adc/data_4_reg[4]/Q
                         net (fo=5, routed)           0.835     1.291    adc/data_4[4]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.415 r  adc/i__carry_i_20__0/O
                         net (fo=1, routed)           0.000     1.415    adc/i__carry_i_20__0_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.965 r  adc/i__carry_i_12__2/CO[3]
                         net (fo=1, routed)           0.000     1.965    adc/i__carry_i_12__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.299 r  adc/i__carry_i_11__1/O[1]
                         net (fo=14, routed)          0.965     3.264    add_bb/i__carry__0_i_4__6[1]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.303     3.567 r  add_bb/i__carry__0_i_6__6/O
                         net (fo=5, routed)           1.319     4.886    add_bb/data_4_reg[5]
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.010 r  add_bb/i__carry__0_i_5__6/O
                         net (fo=4, routed)           0.887     5.897    add_bb/data_4_reg[10]
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.021 r  add_bb/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.501     6.522    add_bb/i__carry__0_i_1__13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     6.967 f  add_bb/leqOp_inferred__8/i__carry__0/CO[1]
                         net (fo=1, routed)           0.845     7.812    add_bb/leqOp4_in
    SLICE_X36Y24         LUT5 (Prop_lut5_I1_O)        0.329     8.141 r  add_bb/ball_x_motion[10]_i_8/O
                         net (fo=1, routed)           0.666     8.807    add_bb/ball_x_motion[10]_i_8_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.931 f  add_bb/ball_x_motion[10]_i_3/O
                         net (fo=3, routed)           0.577     9.508    add_bb/ball_x_motion[10]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.632 r  add_bb/ball_x_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     9.632    add_bb/ball_x_motion[10]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  add_bb/ball_x_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_6_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.622ns  (logic 2.744ns (28.519%)  route 6.878ns (71.481%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE                         0.000     0.000 r  adc/data_6_reg[4]/C
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  adc/data_6_reg[4]/Q
                         net (fo=5, routed)           0.879     1.335    adc/data_6[4]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.459 r  adc/i__carry_i_23/O
                         net (fo=1, routed)           0.000     1.459    adc/i__carry_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.039 r  adc/i__carry_i_13/O[2]
                         net (fo=21, routed)          1.595     3.634    adc/data_6_reg[5]_0[2]
    SLICE_X43Y26         LUT3 (Prop_lut3_I2_O)        0.302     3.936 r  adc/i__carry_i_9__2/O
                         net (fo=7, routed)           1.173     5.108    adc/i__carry_i_9__2_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.232 r  adc/i__carry__0_i_7__0/O
                         net (fo=4, routed)           0.736     5.968    add_bb/geqOp_inferred__4/i__carry__0_3
    SLICE_X39Y27         LUT5 (Prop_lut5_I1_O)        0.124     6.092 r  add_bb/i__carry__0_i_4__13/O
                         net (fo=1, routed)           0.000     6.092    add_bb/i__carry__0_i_4__13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.549 r  add_bb/geqOp_inferred__4/i__carry__0/CO[1]
                         net (fo=1, routed)           0.836     7.385    add_bb/geqOp10_in
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.329     7.714 f  add_bb/ball_y_motion[10]_i_16/O
                         net (fo=1, routed)           0.984     8.698    add_bb/ball_y_motion[10]_i_16_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  add_bb/ball_y_motion[10]_i_5/O
                         net (fo=3, routed)           0.676     9.498    add_bb/ball_y_motion[10]_i_5_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.622 r  add_bb/ball_y_motion[0]_i_1/O
                         net (fo=1, routed)           0.000     9.622    add_bb/ball_y_motion[0]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  add_bb/ball_y_motion_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_4_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_motion_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.520ns  (logic 3.037ns (31.902%)  route 6.483ns (68.098%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE                         0.000     0.000 r  adc/data_4_reg[4]/C
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  adc/data_4_reg[4]/Q
                         net (fo=5, routed)           0.835     1.291    adc/data_4[4]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.415 r  adc/i__carry_i_20__0/O
                         net (fo=1, routed)           0.000     1.415    adc/i__carry_i_20__0_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.965 r  adc/i__carry_i_12__2/CO[3]
                         net (fo=1, routed)           0.000     1.965    adc/i__carry_i_12__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.299 r  adc/i__carry_i_11__1/O[1]
                         net (fo=14, routed)          0.965     3.264    add_bb/i__carry__0_i_4__6[1]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.303     3.567 r  add_bb/i__carry__0_i_6__6/O
                         net (fo=5, routed)           1.319     4.886    add_bb/data_4_reg[5]
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.010 r  add_bb/i__carry__0_i_5__6/O
                         net (fo=4, routed)           0.887     5.897    add_bb/data_4_reg[10]
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.021 r  add_bb/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.501     6.522    add_bb/i__carry__0_i_1__13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     6.967 r  add_bb/leqOp_inferred__8/i__carry__0/CO[1]
                         net (fo=1, routed)           0.845     7.812    add_bb/leqOp4_in
    SLICE_X36Y24         LUT5 (Prop_lut5_I1_O)        0.329     8.141 f  add_bb/ball_x_motion[10]_i_8/O
                         net (fo=1, routed)           0.666     8.807    add_bb/ball_x_motion[10]_i_8_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.931 r  add_bb/ball_x_motion[10]_i_3/O
                         net (fo=3, routed)           0.465     9.396    add_bb/ball_x_motion[10]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.520 r  add_bb/ball_x_motion[0]_i_1/O
                         net (fo=1, routed)           0.000     9.520    add_bb/ball_x_motion[0]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  add_bb/ball_x_motion_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.362ns  (logic 2.686ns (28.690%)  route 6.676ns (71.310%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE                         0.000     0.000 r  adc/data_2_reg[8]/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  adc/data_2_reg[8]/Q
                         net (fo=3, routed)           1.301     1.757    adc/R[8]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.881 r  adc/geqOp_carry_i_15/O
                         net (fo=1, routed)           0.000     1.881    adc/geqOp_carry_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.428 r  adc/geqOp_carry_i_9/O[2]
                         net (fo=11, routed)          1.054     3.483    add_bb/plusOp[6]
    SLICE_X40Y29         LUT6 (Prop_lut6_I5_O)        0.302     3.785 f  add_bb/i__carry_i_9__4/O
                         net (fo=4, routed)           1.027     4.811    add_bb/data_2_reg[9]
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.935 r  add_bb/i__carry_i_1__1/O
                         net (fo=1, routed)           0.530     5.465    add_bb/i__carry_i_1__1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.861 r  add_bb/leqOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.861    add_bb/leqOp_inferred__6/i__carry_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.018 r  add_bb/leqOp_inferred__6/i__carry__0/CO[1]
                         net (fo=1, routed)           1.222     7.240    add_bb/leqOp11_in
    SLICE_X32Y27         LUT6 (Prop_lut6_I2_O)        0.332     7.572 f  add_bb/ball_y_motion[10]_i_9/O
                         net (fo=1, routed)           0.802     8.374    add_bb/ball_y_motion[10]_i_9_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.498 r  add_bb/ball_y_motion[10]_i_3/O
                         net (fo=3, routed)           0.740     9.238    add_bb/ball_y_motion[10]_i_3_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.362 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     9.362    add_bb/ball_y_motion[10]_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  add_bb/ball_y_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.354ns  (logic 2.686ns (28.715%)  route 6.668ns (71.285%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE                         0.000     0.000 r  adc/data_2_reg[8]/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  adc/data_2_reg[8]/Q
                         net (fo=3, routed)           1.301     1.757    adc/R[8]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.881 r  adc/geqOp_carry_i_15/O
                         net (fo=1, routed)           0.000     1.881    adc/geqOp_carry_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.428 r  adc/geqOp_carry_i_9/O[2]
                         net (fo=11, routed)          1.054     3.483    add_bb/plusOp[6]
    SLICE_X40Y29         LUT6 (Prop_lut6_I5_O)        0.302     3.785 f  add_bb/i__carry_i_9__4/O
                         net (fo=4, routed)           1.027     4.811    add_bb/data_2_reg[9]
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.935 r  add_bb/i__carry_i_1__1/O
                         net (fo=1, routed)           0.530     5.465    add_bb/i__carry_i_1__1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.861 r  add_bb/leqOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.861    add_bb/leqOp_inferred__6/i__carry_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.018 f  add_bb/leqOp_inferred__6/i__carry__0/CO[1]
                         net (fo=1, routed)           1.222     7.240    add_bb/leqOp11_in
    SLICE_X32Y27         LUT6 (Prop_lut6_I2_O)        0.332     7.572 r  add_bb/ball_y_motion[10]_i_9/O
                         net (fo=1, routed)           0.802     8.374    add_bb/ball_y_motion[10]_i_9_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.498 f  add_bb/ball_y_motion[10]_i_3/O
                         net (fo=3, routed)           0.732     9.230    add_bb/ball_y_motion[10]_i_3_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.354 r  add_bb/ball_y_motion[2]_i_1/O
                         net (fo=1, routed)           0.000     9.354    add_bb/ball_y_motion[2]_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  add_bb/ball_y_motion_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/score_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.104ns  (logic 4.313ns (47.369%)  route 4.792ns (52.631%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE                         0.000     0.000 r  add_bb/score_reg[12]/C
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  add_bb/score_reg[12]/Q
                         net (fo=1, routed)           0.814     1.332    add_bb/display[12]
    SLICE_X29Y34         LUT6 (Prop_lut6_I0_O)        0.124     1.456 r  add_bb/SEG7_anode_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.946     2.402    add_bb/SEG7_anode_OBUF[0]_inst_i_2_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.526 r  add_bb/SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.032     5.558    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.547     9.104 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.104    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/score_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.932ns  (logic 4.411ns (49.388%)  route 4.521ns (50.612%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE                         0.000     0.000 r  add_bb/score_reg[2]/C
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_bb/score_reg[2]/Q
                         net (fo=8, routed)           1.034     1.552    add_bb/display[2]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.152     1.704 r  add_bb/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.487     5.191    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.741     8.932 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.932    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/score_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.697ns  (logic 4.346ns (49.968%)  route 4.351ns (50.032%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE                         0.000     0.000 r  add_bb/score_reg[1]/C
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/score_reg[1]/Q
                         net (fo=8, routed)           0.982     1.438    add_bb/display[1]
    SLICE_X28Y34         LUT4 (Prop_lut4_I2_O)        0.152     1.590 r  add_bb/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.369     4.959    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.738     8.697 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.697    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/score_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.285ns  (logic 4.178ns (50.435%)  route 4.106ns (49.565%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE                         0.000     0.000 r  add_bb/score_reg[2]/C
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_bb/score_reg[2]/Q
                         net (fo=8, routed)           1.034     1.552    add_bb/display[2]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.124     1.676 r  add_bb/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.072     4.748    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.536     8.285 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.285    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc/pdata8_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/data_8_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  adc/pdata8_reg[9]/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc/pdata8_reg[9]/Q
                         net (fo=2, routed)           0.092     0.233    adc/p_1_in__2[10]
    SLICE_X34Y22         FDRE                                         r  adc/data_8_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata8_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/data_8_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE                         0.000     0.000 r  adc/pdata8_reg[11]/C
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  adc/pdata8_reg[11]/Q
                         net (fo=1, routed)           0.082     0.246    adc/pdata8_reg_n_0_[11]
    SLICE_X35Y23         FDRE                                         r  adc/data_8_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata6_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/data_6_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE                         0.000     0.000 r  adc/pdata6_reg[11]/C
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc/pdata6_reg[11]/Q
                         net (fo=1, routed)           0.112     0.253    adc/pdata6_reg_n_0_[11]
    SLICE_X39Y23         FDRE                                         r  adc/data_6_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata6_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata6_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE                         0.000     0.000 r  adc/pdata6_reg[10]/C
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc/pdata6_reg[10]/Q
                         net (fo=2, routed)           0.116     0.257    adc/p_1_in__1[11]
    SLICE_X39Y22         FDRE                                         r  adc/pdata6_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata8_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/data_8_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE                         0.000     0.000 r  adc/pdata8_reg[6]/C
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  adc/pdata8_reg[6]/Q
                         net (fo=2, routed)           0.094     0.258    adc/p_1_in__2[7]
    SLICE_X35Y21         FDRE                                         r  adc/data_8_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata6_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata6_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE                         0.000     0.000 r  adc/pdata6_reg[7]/C
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  adc/pdata6_reg[7]/Q
                         net (fo=2, routed)           0.135     0.263    adc/p_1_in__1[8]
    SLICE_X39Y22         FDRE                                         r  adc/pdata6_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata8_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/data_8_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  adc/pdata8_reg[4]/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc/pdata8_reg[4]/Q
                         net (fo=2, routed)           0.124     0.265    adc/p_1_in__2[5]
    SLICE_X35Y21         FDRE                                         r  adc/data_8_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/scorecount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/score_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.858%)  route 0.126ns (47.142%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE                         0.000     0.000 r  add_bb/scorecount_reg[2]/C
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/scorecount_reg[2]/Q
                         net (fo=4, routed)           0.126     0.267    add_bb/scorecount_reg_n_0_[2]
    SLICE_X30Y32         FDRE                                         r  add_bb/score_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata6_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata6_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.148ns (54.134%)  route 0.125ns (45.866%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE                         0.000     0.000 r  adc/pdata6_reg[3]/C
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  adc/pdata6_reg[3]/Q
                         net (fo=2, routed)           0.125     0.273    adc/p_1_in__1[4]
    SLICE_X39Y22         FDRE                                         r  adc/pdata6_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/scorecount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/score_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.244%)  route 0.145ns (50.756%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE                         0.000     0.000 r  add_bb/scorecount_reg[0]/C
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/scorecount_reg[0]/Q
                         net (fo=4, routed)           0.145     0.286    add_bb/scorecount_reg_n_0_[0]
    SLICE_X28Y32         FDRE                                         r  add_bb/score_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.417ns  (logic 4.177ns (49.628%)  route 4.240ns (50.372%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.553     5.107    vga_driver/CLK
    SLICE_X38Y30         FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           1.311     6.936    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.032 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=62, routed)          2.929     9.961    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         3.563    13.524 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.524    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.407ns  (logic 4.078ns (48.507%)  route 4.329ns (51.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.553     5.107    vga_driver/CLK
    SLICE_X42Y29         FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           4.329     9.954    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.560    13.514 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.514    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 4.076ns (49.317%)  route 4.189ns (50.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.552     5.106    vga_driver/CLK
    SLICE_X42Y28         FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           4.189     9.813    VGA_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.558    13.371 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.371    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 4.017ns (48.686%)  route 4.234ns (51.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.552     5.106    vga_driver/CLK
    SLICE_X39Y29         FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           4.234     9.795    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.561    13.356 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.356    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.173ns  (logic 4.025ns (49.243%)  route 4.148ns (50.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.560     5.114    vga_driver/CLK
    SLICE_X36Y35         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.570 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           4.148     9.718    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569    13.287 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.287    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.454ns (53.168%)  route 1.280ns (46.832%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.555     1.470    vga_driver/CLK
    SLICE_X38Y30         FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           0.533     2.167    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.193 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=62, routed)          0.747     2.941    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         1.264     4.204 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.204    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.854ns  (logic 1.410ns (49.419%)  route 1.443ns (50.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.559     1.474    vga_driver/CLK
    SLICE_X36Y35         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           1.443     3.059    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     4.328 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.328    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 1.423ns (48.929%)  route 1.485ns (51.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.553     1.468    vga_driver/CLK
    SLICE_X42Y28         FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           1.485     3.117    VGA_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.259     4.376 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.376    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.947ns  (logic 1.402ns (47.587%)  route 1.545ns (52.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.554     1.469    vga_driver/CLK
    SLICE_X39Y29         FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           1.545     3.155    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.261     4.416 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.416    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.965ns  (logic 1.425ns (48.052%)  route 1.540ns (51.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.554     1.469    vga_driver/CLK
    SLICE_X42Y29         FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           1.540     3.174    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.261     4.434 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.434    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577    10.129    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     6.796 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     8.457    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.553 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.575    10.129    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.549     1.464    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK_4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.161ns  (logic 4.355ns (42.860%)  route 5.806ns (57.140%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.419     5.536 f  count_reg[4]/Q
                         net (fo=1, routed)           0.789     6.325    count_reg[4]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     6.596 f  count_reg[4]_BUFG_inst/O
                         net (fo=48, routed)          1.989     8.585    count_reg_BUFG[4]
    SLICE_X32Y63         LUT1 (Prop_lut1_I0_O)        0.124     8.709 r  ADC_SCLK_OBUF_inst_i_1/O
                         net (fo=4, routed)           3.028    11.737    ADC_SCLK_4_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.541    15.278 r  ADC_SCLK_4_OBUF_inst/O
                         net (fo=0)                   0.000    15.278    ADC_SCLK_4
    G3                                                                r  ADC_SCLK_4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 4.353ns (43.472%)  route 5.660ns (56.528%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.419     5.536 f  count_reg[4]/Q
                         net (fo=1, routed)           0.789     6.325    count_reg[4]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     6.596 f  count_reg[4]_BUFG_inst/O
                         net (fo=48, routed)          1.989     8.585    count_reg_BUFG[4]
    SLICE_X32Y63         LUT1 (Prop_lut1_I0_O)        0.124     8.709 r  ADC_SCLK_OBUF_inst_i_1/O
                         net (fo=4, routed)           2.882    11.590    ADC_SCLK_4_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.539    15.129 r  ADC_SCLK_3_OBUF_inst/O
                         net (fo=0)                   0.000    15.129    ADC_SCLK_3
    G6                                                                r  ADC_SCLK_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.796ns  (logic 4.348ns (44.384%)  route 5.448ns (55.616%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.419     5.536 f  count_reg[4]/Q
                         net (fo=1, routed)           0.789     6.325    count_reg[4]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     6.596 f  count_reg[4]_BUFG_inst/O
                         net (fo=48, routed)          1.989     8.585    count_reg_BUFG[4]
    SLICE_X32Y63         LUT1 (Prop_lut1_I0_O)        0.124     8.709 r  ADC_SCLK_OBUF_inst_i_1/O
                         net (fo=4, routed)           2.670    11.379    ADC_SCLK_4_OBUF
    H14                  OBUF (Prop_obuf_I_O)         3.534    14.913 r  ADC_SCLK_2_OBUF_inst/O
                         net (fo=0)                   0.000    14.913    ADC_SCLK_2
    H14                                                               r  ADC_SCLK_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 4.343ns (45.926%)  route 5.113ns (54.074%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.117    clk_in_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.419     5.536 f  count_reg[4]/Q
                         net (fo=1, routed)           0.789     6.325    count_reg[4]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     6.596 f  count_reg[4]_BUFG_inst/O
                         net (fo=48, routed)          1.989     8.585    count_reg_BUFG[4]
    SLICE_X32Y63         LUT1 (Prop_lut1_I0_O)        0.124     8.709 r  ADC_SCLK_OBUF_inst_i_1/O
                         net (fo=4, routed)           2.336    11.044    ADC_SCLK_4_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529    14.573 r  ADC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    14.573    ADC_SCLK
    G17                                                               r  ADC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.988ns  (logic 4.254ns (53.254%)  route 3.734ns (46.746%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564     5.116    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.419     5.535 r  count_reg[9]/Q
                         net (fo=3, routed)           0.807     6.342    ADC_CS_4_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.268     6.610 r  ADC_CS_4_OBUF_BUFG_inst/O
                         net (fo=40, routed)          2.927     9.537    ADC_CS_4_OBUF_BUFG
    C17                  OBUF (Prop_obuf_I_O)         3.567    13.104 r  ADC_CS_OBUF_inst/O
                         net (fo=0)                   0.000    13.104    ADC_CS
    C17                                                               r  ADC_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.970ns  (logic 4.232ns (53.107%)  route 3.737ns (46.893%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564     5.116    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.419     5.535 r  count_reg[9]/Q
                         net (fo=3, routed)           0.807     6.342    ADC_CS_4_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.268     6.610 r  ADC_CS_4_OBUF_BUFG_inst/O
                         net (fo=40, routed)          2.930     9.540    ADC_CS_4_OBUF_BUFG
    D14                  OBUF (Prop_obuf_I_O)         3.545    13.086 r  ADC_CS_2_OBUF_inst/O
                         net (fo=0)                   0.000    13.086    ADC_CS_2
    D14                                                               r  ADC_CS_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS_4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.954ns  (logic 4.217ns (53.024%)  route 3.736ns (46.976%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564     5.116    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.419     5.535 r  count_reg[9]/Q
                         net (fo=3, routed)           0.807     6.342    ADC_CS_4_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.268     6.610 r  ADC_CS_4_OBUF_BUFG_inst/O
                         net (fo=40, routed)          2.929     9.539    ADC_CS_4_OBUF_BUFG
    H4                   OBUF (Prop_obuf_I_O)         3.530    13.069 r  ADC_CS_4_OBUF_inst/O
                         net (fo=0)                   0.000    13.069    ADC_CS_4
    H4                                                                r  ADC_CS_4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.950ns  (logic 4.213ns (52.991%)  route 3.737ns (47.009%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564     5.116    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.419     5.535 r  count_reg[9]/Q
                         net (fo=3, routed)           0.807     6.342    ADC_CS_4_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.268     6.610 r  ADC_CS_4_OBUF_BUFG_inst/O
                         net (fo=40, routed)          2.930     9.540    ADC_CS_4_OBUF_BUFG
    K1                   OBUF (Prop_obuf_I_O)         3.526    13.066 r  ADC_CS_3_OBUF_inst/O
                         net (fo=0)                   0.000    13.066    ADC_CS_3
    K1                                                                r  ADC_CS_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata4_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.223ns  (logic 0.715ns (22.186%)  route 2.508ns (77.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564     5.116    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.419     5.535 f  count_reg[9]/Q
                         net (fo=3, routed)           0.300     5.835    adc/Q[1]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.296     6.131 r  adc/pdata2[11]_i_1/O
                         net (fo=44, routed)          2.208     8.339    adc/p_0_in
    SLICE_X30Y23         FDRE                                         r  adc/pdata4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata4_reg[2]_srl2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.211ns  (logic 0.715ns (22.268%)  route 2.496ns (77.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564     5.116    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.419     5.535 f  count_reg[9]/Q
                         net (fo=3, routed)           0.300     5.835    adc/Q[1]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.296     6.131 r  adc/pdata2[11]_i_1/O
                         net (fo=44, routed)          2.196     8.327    adc/p_0_in
    SLICE_X30Y21         SRL16E                                       r  adc/pdata4_reg[2]_srl2/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.725ns  (logic 0.226ns (31.187%)  route 0.499ns (68.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.475    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     1.603 f  count_reg[9]/Q
                         net (fo=3, routed)           0.119     1.722    adc/Q[1]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.098     1.820 r  adc/pdata2[11]_i_1/O
                         net (fo=44, routed)          0.380     2.200    adc/p_0_in
    SLICE_X40Y26         FDRE                                         r  adc/pdata2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.725ns  (logic 0.226ns (31.187%)  route 0.499ns (68.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.475    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     1.603 f  count_reg[9]/Q
                         net (fo=3, routed)           0.119     1.722    adc/Q[1]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.098     1.820 r  adc/pdata2[11]_i_1/O
                         net (fo=44, routed)          0.380     2.200    adc/p_0_in
    SLICE_X40Y26         FDRE                                         r  adc/pdata2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.226ns (28.792%)  route 0.559ns (71.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.475    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     1.603 f  count_reg[9]/Q
                         net (fo=3, routed)           0.119     1.722    adc/Q[1]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.098     1.820 r  adc/pdata2[11]_i_1/O
                         net (fo=44, routed)          0.440     2.260    adc/p_0_in
    SLICE_X41Y26         FDRE                                         r  adc/pdata2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.226ns (27.387%)  route 0.599ns (72.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.475    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     1.603 f  count_reg[9]/Q
                         net (fo=3, routed)           0.119     1.722    adc/Q[1]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.098     1.820 r  adc/pdata2[11]_i_1/O
                         net (fo=44, routed)          0.480     2.301    adc/p_0_in
    SLICE_X41Y27         FDRE                                         r  adc/pdata2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.226ns (27.387%)  route 0.599ns (72.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.475    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     1.603 f  count_reg[9]/Q
                         net (fo=3, routed)           0.119     1.722    adc/Q[1]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.098     1.820 r  adc/pdata2[11]_i_1/O
                         net (fo=44, routed)          0.480     2.301    adc/p_0_in
    SLICE_X41Y27         FDRE                                         r  adc/pdata2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.226ns (27.387%)  route 0.599ns (72.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.475    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     1.603 f  count_reg[9]/Q
                         net (fo=3, routed)           0.119     1.722    adc/Q[1]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.098     1.820 r  adc/pdata2[11]_i_1/O
                         net (fo=44, routed)          0.480     2.301    adc/p_0_in
    SLICE_X41Y27         FDRE                                         r  adc/pdata2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata6_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.226ns (27.387%)  route 0.599ns (72.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.475    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     1.603 f  count_reg[9]/Q
                         net (fo=3, routed)           0.119     1.722    adc/Q[1]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.098     1.820 r  adc/pdata2[11]_i_1/O
                         net (fo=44, routed)          0.480     2.301    adc/p_0_in
    SLICE_X41Y27         FDRE                                         r  adc/pdata6_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.870ns  (logic 0.226ns (25.990%)  route 0.644ns (74.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.475    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     1.603 f  count_reg[9]/Q
                         net (fo=3, routed)           0.119     1.722    adc/Q[1]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.098     1.820 r  adc/pdata2[11]_i_1/O
                         net (fo=44, routed)          0.525     2.345    adc/p_0_in
    SLICE_X40Y24         FDRE                                         r  adc/pdata2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata8_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.226ns (24.305%)  route 0.704ns (75.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.475    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     1.603 f  count_reg[9]/Q
                         net (fo=3, routed)           0.119     1.722    adc/Q[1]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.098     1.820 r  adc/pdata2[11]_i_1/O
                         net (fo=44, routed)          0.585     2.405    adc/p_0_in
    SLICE_X41Y24         FDRE                                         r  adc/pdata8_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.226ns (24.028%)  route 0.715ns (75.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.475    clk_in_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     1.603 f  count_reg[9]/Q
                         net (fo=3, routed)           0.119     1.722    adc/Q[1]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.098     1.820 r  adc/pdata2[11]_i_1/O
                         net (fo=44, routed)          0.596     2.416    adc/p_0_in
    SLICE_X39Y24         FDRE                                         r  adc/pdata2_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.286ns  (logic 9.004ns (55.286%)  route 7.282ns (44.714%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_bb/ball_x_reg[2]/Q
                         net (fo=30, routed)          1.012     1.530    add_bb/Q[2]
    SLICE_X36Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.654 r  add_bb/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000     1.654    add_bb/i__carry_i_7__11_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.204 r  add_bb/leqOp_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.204    add_bb/leqOp_inferred__10/i__carry_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.361 r  add_bb/leqOp_inferred__10/i__carry__0/CO[1]
                         net (fo=10, routed)          1.303     3.664    add_bb/leqOp_inferred__10/i__carry__0_n_2
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.357     4.021 r  add_bb/i__carry_i_4__17/O
                         net (fo=1, routed)           0.000     4.021    add_bb/i__carry_i_4__17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.504 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.504    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.838 r  add_bb/multOp0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           1.467     6.305    add_bb/multOp0_inferred__0/i__carry__0_n_6
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    10.520 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.522    add_bb/multOp_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    12.040 f  add_bb/plusOp__0/P[21]
                         net (fo=1, routed)           1.324    13.364    add_bb/plusOp__0_n_84
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.488 r  add_bb/ltOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.488    add_bb/ltOp_carry__0_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.864 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.897    14.761    add_bb/ltOp
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.124    14.885 r  add_bb/green_out[3]_i_2/O
                         net (fo=2, routed)           1.277    16.162    add_bb/game_on_reg_1
    SLICE_X42Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.286 r  add_bb/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000    16.286    vga_driver/blue_out_reg[3]_0
    SLICE_X42Y28         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460     4.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.702 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.283    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.374 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.435     4.810    vga_driver/CLK
    SLICE_X42Y28         FDRE                                         r  vga_driver/blue_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.645ns  (logic 9.004ns (57.552%)  route 6.641ns (42.448%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=1 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_bb/ball_x_reg[2]/Q
                         net (fo=30, routed)          1.012     1.530    add_bb/Q[2]
    SLICE_X36Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.654 r  add_bb/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000     1.654    add_bb/i__carry_i_7__11_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.204 r  add_bb/leqOp_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.204    add_bb/leqOp_inferred__10/i__carry_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.361 r  add_bb/leqOp_inferred__10/i__carry__0/CO[1]
                         net (fo=10, routed)          1.303     3.664    add_bb/leqOp_inferred__10/i__carry__0_n_2
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.357     4.021 r  add_bb/i__carry_i_4__17/O
                         net (fo=1, routed)           0.000     4.021    add_bb/i__carry_i_4__17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.504 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.504    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.838 r  add_bb/multOp0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           1.467     6.305    add_bb/multOp0_inferred__0/i__carry__0_n_6
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    10.520 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.522    add_bb/multOp_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    12.040 f  add_bb/plusOp__0/P[21]
                         net (fo=1, routed)           1.324    13.364    add_bb/plusOp__0_n_84
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.488 r  add_bb/ltOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.488    add_bb/ltOp_carry__0_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.864 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.897    14.761    add_bb/ltOp
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.124    14.885 r  add_bb/green_out[3]_i_2/O
                         net (fo=2, routed)           0.636    15.521    vga_driver/green_out_reg[3]_0
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.124    15.645 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    15.645    vga_driver/green_out[3]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460     4.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.702 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.283    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.374 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.436     4.811    vga_driver/CLK
    SLICE_X42Y29         FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 adc/data_4_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.537ns  (logic 3.083ns (32.328%)  route 6.454ns (67.672%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE                         0.000     0.000 r  adc/data_4_reg[4]/C
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  adc/data_4_reg[4]/Q
                         net (fo=5, routed)           0.835     1.291    adc/data_4[4]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.415 r  adc/i__carry_i_20__0/O
                         net (fo=1, routed)           0.000     1.415    adc/i__carry_i_20__0_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.965 r  adc/i__carry_i_12__2/CO[3]
                         net (fo=1, routed)           0.000     1.965    adc/i__carry_i_12__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.299 r  adc/i__carry_i_11__1/O[1]
                         net (fo=14, routed)          0.965     3.264    add_bb/i__carry__0_i_4__6[1]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.303     3.567 r  add_bb/i__carry__0_i_6__6/O
                         net (fo=5, routed)           1.319     4.886    add_bb/data_4_reg[5]
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.010 r  add_bb/i__carry__0_i_5__6/O
                         net (fo=4, routed)           0.818     5.828    vga_driver/leqOp_inferred__1/i__carry__0_1
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.952 r  vga_driver/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     5.952    add_bb/red_out[3]_i_7_2[1]
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.443 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.746     7.188    vga_driver/red_out[3]_i_2_0[0]
    SLICE_X40Y28         LUT6 (Prop_lut6_I2_O)        0.329     7.517 r  vga_driver/red_out[3]_i_7/O
                         net (fo=1, routed)           0.796     8.313    vga_driver/red_out[3]_i_7_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I4_O)        0.124     8.437 f  vga_driver/red_out[3]_i_2/O
                         net (fo=2, routed)           0.975     9.413    vga_driver/red_out[3]_i_2_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.537 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.537    vga_driver/red_out[3]_i_1_n_0
    SLICE_X39Y29         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460     4.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.702 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.283    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.374 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.434     4.809    vga_driver/CLK
    SLICE_X39Y29         FDRE                                         r  vga_driver/red_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.231ns (30.059%)  route 0.537ns (69.941%))
  Logic Levels:           3  (FDRE=1 LUT3=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/game_on_reg/Q
                         net (fo=9, routed)           0.291     0.432    add_bb/game_on
    SLICE_X30Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.477 r  add_bb/green_out[3]_i_2/O
                         net (fo=2, routed)           0.247     0.723    vga_driver/green_out_reg[3]_0
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.768 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.768    vga_driver/green_out[3]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.822     1.982    vga_driver/CLK
    SLICE_X42Y29         FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 adc/data_2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.530ns (56.669%)  route 0.405ns (43.331%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE                         0.000     0.000 r  adc/data_2_reg[7]/C
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  adc/data_2_reg[7]/Q
                         net (fo=3, routed)           0.107     0.271    adc/R[7]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.316 r  adc/geqOp_carry_i_17/O
                         net (fo=1, routed)           0.000     0.316    adc/geqOp_carry_i_17_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.431 r  adc/geqOp_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.431    adc/geqOp_carry_i_11_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.485 r  adc/geqOp_carry_i_9/O[0]
                         net (fo=13, routed)          0.247     0.732    adc/plusOp[4]
    SLICE_X39Y29         LUT6 (Prop_lut6_I4_O)        0.107     0.839 f  adc/red_out[3]_i_6/O
                         net (fo=1, routed)           0.051     0.890    vga_driver/red_out_reg[3]_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.935 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.935    vga_driver/red_out[3]_i_1_n_0
    SLICE_X39Y29         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.821     1.981    vga_driver/CLK
    SLICE_X39Y29         FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 adc/data_6_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.404ns (42.548%)  route 0.546ns (57.452%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE                         0.000     0.000 r  adc/data_6_reg[11]/C
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc/data_6_reg[11]/Q
                         net (fo=2, routed)           0.118     0.259    adc/data_6[11]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.304 r  adc/i__carry_i_16/O
                         net (fo=1, routed)           0.000     0.304    adc/i__carry_i_16_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.367 r  adc/i__carry_i_12__1/O[3]
                         net (fo=10, routed)          0.226     0.593    adc/data_6_reg[9]_1[3]
    SLICE_X42Y25         LUT5 (Prop_lut5_I0_O)        0.110     0.703 f  adc/blue_out[3]_i_5/O
                         net (fo=1, routed)           0.201     0.905    add_bb/blue_out_reg[3]_4
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.950 r  add_bb/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.950    vga_driver/blue_out_reg[3]_0
    SLICE_X42Y28         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.821     1.981    vga_driver/CLK
    SLICE_X42Y28         FDRE                                         r  vga_driver/blue_out_reg[3]/C





