,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_32_16:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/Y_ADDRESS_IN<4:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/Z_BUS<15:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_IN<1:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_IN<17:32>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<111>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<110>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<109>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<108>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<107>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<106>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<105>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<104>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<103>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<102>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<101>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<100>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<99>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<98>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<97>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<96>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<111>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<110>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<109>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<108>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<107>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<106>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<105>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<104>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<103>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<102>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<101>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<100>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<99>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<98>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<97>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,READ_2,,15,,,,15,15,,15,,15,,15,,15
THESIS:TB_TOP_128_32_16:1,WRITE_1_15,< -2.31,-2.891,"< (-0.7 * VAR(""VDDW""))",,pass,-3.101,-2.538,< -2.31,-2.956,< -2.31,-2.786,< -2.31,-2.538,< -2.31,-3.101
THESIS:TB_TOP_128_32_16:1,WRITE_1_14,> 2.31,2.561,"> (0.7 * VAR(""VDDW""))",,pass,2.437,2.618,> 2.31,2.594,> 2.31,2.503,> 2.31,2.437,> 2.31,2.618
THESIS:TB_TOP_128_32_16:1,WRITE_1_13,< -2.31,-2.833,"< (-0.7 * VAR(""VDDW""))",,pass,-3.075,-2.42,< -2.31,-2.897,< -2.31,-2.707,< -2.31,-2.42,< -2.31,-3.075
THESIS:TB_TOP_128_32_16:1,WRITE_1_12,> 2.31,2.557,"> (0.7 * VAR(""VDDW""))",,pass,2.431,2.616,> 2.31,2.59,> 2.31,2.496,> 2.31,2.431,> 2.31,2.616
THESIS:TB_TOP_128_32_16:1,WRITE_1_11,< -2.31,-2.836,"< (-0.7 * VAR(""VDDW""))",,pass,-3.076,-2.426,< -2.31,-2.901,< -2.31,-2.711,< -2.31,-2.426,< -2.31,-3.076
THESIS:TB_TOP_128_32_16:1,WRITE_1_10,> 2.31,2.558,"> (0.7 * VAR(""VDDW""))",,pass,2.434,2.616,> 2.31,2.591,> 2.31,2.498,> 2.31,2.434,> 2.31,2.616
THESIS:TB_TOP_128_32_16:1,WRITE_1_9,< -2.31,-2.841,"< (-0.7 * VAR(""VDDW""))",,pass,-3.079,-2.432,< -2.31,-2.907,< -2.31,-2.716,< -2.31,-2.432,< -2.31,-3.079
THESIS:TB_TOP_128_32_16:1,WRITE_1_8,> 2.31,2.559,"> (0.7 * VAR(""VDDW""))",,pass,2.437,2.617,> 2.31,2.592,> 2.31,2.499,> 2.31,2.437,> 2.31,2.617
THESIS:TB_TOP_128_32_16:1,WRITE_1_7,< -2.31,-2.845,"< (-0.7 * VAR(""VDDW""))",,pass,-3.082,-2.44,< -2.31,-2.912,< -2.31,-2.723,< -2.31,-2.44,< -2.31,-3.082
THESIS:TB_TOP_128_32_16:1,WRITE_1_6,> 2.31,2.56,"> (0.7 * VAR(""VDDW""))",,pass,2.439,2.618,> 2.31,2.593,> 2.31,2.5,> 2.31,2.439,> 2.31,2.618
THESIS:TB_TOP_128_32_16:1,WRITE_1_5,< -2.31,-2.852,"< (-0.7 * VAR(""VDDW""))",,pass,-3.088,-2.445,< -2.31,-2.921,< -2.31,-2.728,< -2.31,-2.445,< -2.31,-3.088
THESIS:TB_TOP_128_32_16:1,WRITE_1_4,> 2.31,2.561,"> (0.7 * VAR(""VDDW""))",,pass,2.441,2.619,> 2.31,2.594,> 2.31,2.502,> 2.31,2.441,> 2.31,2.619
THESIS:TB_TOP_128_32_16:1,WRITE_1_3,< -2.31,-2.858,"< (-0.7 * VAR(""VDDW""))",,pass,-3.094,-2.452,< -2.31,-2.929,< -2.31,-2.734,< -2.31,-2.452,< -2.31,-3.094
THESIS:TB_TOP_128_32_16:1,WRITE_1_2,> 2.31,2.563,"> (0.7 * VAR(""VDDW""))",,pass,2.439,2.621,> 2.31,2.597,> 2.31,2.503,> 2.31,2.439,> 2.31,2.621
THESIS:TB_TOP_128_32_16:1,WRITE_1_1,< -2.31,-2.876,"< (-0.7 * VAR(""VDDW""))",,pass,-3.098,-2.49,< -2.31,-2.942,< -2.31,-2.76,< -2.31,-2.49,< -2.31,-3.098
THESIS:TB_TOP_128_32_16:1,WRITE_1_0,> 2.31,2.585,"> (0.7 * VAR(""VDDW""))",,pass,2.517,2.631,> 2.31,2.611,> 2.31,2.548,> 2.31,2.517,> 2.31,2.631
THESIS:TB_TOP_128_32_16:1,WRITE_2_15,> 2.31,2.586,"> (0.7 * VAR(""VDDW""))",,pass,2.504,2.626,> 2.31,2.613,> 2.31,2.553,> 2.31,2.504,> 2.31,2.626
THESIS:TB_TOP_128_32_16:1,WRITE_2_14,< -2.31,-2.791,"< (-0.7 * VAR(""VDDW""))",,pass,-3.037,-2.377,< -2.31,-2.877,< -2.31,-2.748,< -2.31,-2.377,< -2.31,-3.037
THESIS:TB_TOP_128_32_16:1,WRITE_2_13,> 2.31,2.543,"> (0.7 * VAR(""VDDW""))",,pass,2.369,2.609,> 2.31,2.595,> 2.31,2.497,> 2.31,2.369,> 2.31,2.609
THESIS:TB_TOP_128_32_16:1,WRITE_2_12,< -2.31,-2.772,"< (-0.7 * VAR(""VDDW""))",,pass,-3.037,-2.333,< -2.31,-2.866,< -2.31,-2.722,< -2.31,-2.333,< -2.31,-3.037
THESIS:TB_TOP_128_32_16:1,WRITE_2_11,> 2.31,2.544,"> (0.7 * VAR(""VDDW""))",,pass,2.374,2.609,> 2.31,2.595,> 2.31,2.497,> 2.31,2.374,> 2.31,2.609
THESIS:TB_TOP_128_32_16:1,WRITE_2_10,< -2.31,-2.78,"< (-0.7 * VAR(""VDDW""))",,pass,-3.04,-2.345,< -2.31,-2.874,< -2.31,-2.73,< -2.31,-2.345,< -2.31,-3.04
THESIS:TB_TOP_128_32_16:1,WRITE_2_9,> 2.31,2.545,"> (0.7 * VAR(""VDDW""))",,pass,2.378,2.611,> 2.31,2.597,> 2.31,2.499,> 2.31,2.378,> 2.31,2.611
THESIS:TB_TOP_128_32_16:1,WRITE_2_8,< -2.31,-2.789,"< (-0.7 * VAR(""VDDW""))",,pass,-3.045,-2.357,< -2.31,-2.885,< -2.31,-2.738,< -2.31,-2.357,< -2.31,-3.045
THESIS:TB_TOP_128_32_16:1,WRITE_2_7,> 2.31,2.548,"> (0.7 * VAR(""VDDW""))",,pass,2.388,2.612,> 2.31,2.601,> 2.31,2.502,> 2.31,2.388,> 2.31,2.612
THESIS:TB_TOP_128_32_16:1,WRITE_2_6,< -2.31,-2.798,"< (-0.7 * VAR(""VDDW""))",,pass,-3.05,-2.369,< -2.31,-2.896,< -2.31,-2.746,< -2.31,-2.369,< -2.31,-3.05
THESIS:TB_TOP_128_32_16:1,WRITE_2_5,> 2.31,2.55,"> (0.7 * VAR(""VDDW""))",,pass,2.386,2.613,> 2.31,2.603,> 2.31,2.503,> 2.31,2.386,> 2.31,2.613
THESIS:TB_TOP_128_32_16:1,WRITE_2_4,< -2.31,-2.808,"< (-0.7 * VAR(""VDDW""))",,pass,-3.057,-2.383,< -2.31,-2.907,< -2.31,-2.755,< -2.31,-2.383,< -2.31,-3.057
THESIS:TB_TOP_128_32_16:1,WRITE_2_3,> 2.31,2.552,"> (0.7 * VAR(""VDDW""))",,pass,2.392,2.615,> 2.31,2.605,> 2.31,2.505,> 2.31,2.392,> 2.31,2.615
THESIS:TB_TOP_128_32_16:1,WRITE_2_2,< -2.31,-2.822,"< (-0.7 * VAR(""VDDW""))",,pass,-3.065,-2.395,< -2.31,-2.924,< -2.31,-2.77,< -2.31,-2.395,< -2.31,-3.065
THESIS:TB_TOP_128_32_16:1,WRITE_2_1,> 2.31,2.562,"> (0.7 * VAR(""VDDW""))",,pass,2.415,2.617,> 2.31,2.616,> 2.31,2.52,> 2.31,2.415,> 2.31,2.617
THESIS:TB_TOP_128_32_16:1,WRITE_2_0,< -2.31,-2.897,"< (-0.7 * VAR(""VDDW""))",,pass,-3.099,-2.572,< -2.31,-2.992,< -2.31,-2.853,< -2.31,-2.572,< -2.31,-3.099
THESIS:TB_TOP_128_32_16:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_1,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_3,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_5,,1.799,< 0.3,,fail,-9.158e-6,1.799,,1.799,,1.799,,-9.158e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_7,,1.799,< 0.3,,fail,-2.706e-6,1.799,,1.799,,1.799,,-2.706e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_8,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_9,,1.799,< 0.3,,fail,-1.285e-6,1.799,,1.799,,1.799,,-1.285e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_10,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_11,,1.799,< 0.3,,fail,7.107e-6,1.799,,1.799,,1.799,,7.107e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_12,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_13,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_14,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_15,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_0,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_2,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_4,,1.799,< 0.3,,fail,-6.921e-6,1.799,,1.799,,1.799,,-6.921e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_6,,1.799,< 0.3,,fail,-11.99e-6,1.799,,1.799,,1.799,,-11.99e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_8,,1.799,< 0.3,,fail,-1.126e-6,1.799,,1.799,,1.799,,-1.126e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_9,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_10,,1.799,< 0.3,,fail,5.605e-6,1.799,,1.799,,1.799,,5.605e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_11,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_12,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_13,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_14,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_15,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1,,15,,,,15,15,,15,,15,,15,,15

