#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c08eb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c05bd0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1bc80e0 .functor NOT 1, L_0x1c42900, C4<0>, C4<0>, C4<0>;
L_0x1c42780 .functor XOR 8, L_0x1c42200, L_0x1c426e0, C4<00000000>, C4<00000000>;
L_0x1c42890 .functor XOR 8, L_0x1c42780, L_0x1c427f0, C4<00000000>, C4<00000000>;
v0x1c3cb70_0 .net "B3_next_dut", 0 0, L_0x1c3fda0;  1 drivers
v0x1c3cc30_0 .net "B3_next_ref", 0 0, L_0x1c3e200;  1 drivers
v0x1c3ccd0_0 .net "Count_next_dut", 0 0, L_0x1c41420;  1 drivers
v0x1c3cd70_0 .net "Count_next_ref", 0 0, L_0x1c3f430;  1 drivers
v0x1c3ce10_0 .net "S1_next_dut", 0 0, L_0x1c41360;  1 drivers
v0x1c3cf00_0 .net "S1_next_ref", 0 0, L_0x1c3efb0;  1 drivers
v0x1c3cfd0_0 .net "S_next_dut", 0 0, L_0x1c41250;  1 drivers
v0x1c3d0a0_0 .net "S_next_ref", 0 0, L_0x1c3ed60;  1 drivers
v0x1c3d170_0 .net "Wait_next_dut", 0 0, L_0x1c41a50;  1 drivers
v0x1c3d240_0 .net "Wait_next_ref", 0 0, L_0x1c3f9c0;  1 drivers
v0x1c3d310_0 .net *"_ivl_10", 7 0, L_0x1c427f0;  1 drivers
v0x1c3d3b0_0 .net *"_ivl_12", 7 0, L_0x1c42890;  1 drivers
v0x1c3d450_0 .net *"_ivl_2", 7 0, L_0x1c419b0;  1 drivers
v0x1c3d4f0_0 .net *"_ivl_4", 7 0, L_0x1c42200;  1 drivers
v0x1c3d590_0 .net *"_ivl_6", 7 0, L_0x1c426e0;  1 drivers
v0x1c3d630_0 .net *"_ivl_8", 7 0, L_0x1c42780;  1 drivers
v0x1c3d6f0_0 .net "ack", 0 0, v0x1c39db0_0;  1 drivers
v0x1c3d790_0 .var "clk", 0 0;
v0x1c3d860_0 .net "counting_dut", 0 0, L_0x1c41d20;  1 drivers
v0x1c3d930_0 .net "counting_ref", 0 0, L_0x1c3fcb0;  1 drivers
v0x1c3da00_0 .net "d", 0 0, v0x1c39f10_0;  1 drivers
v0x1c3daa0_0 .net "done_counting", 0 0, v0x1c39fb0_0;  1 drivers
v0x1c3db40_0 .net "done_dut", 0 0, L_0x1c41bb0;  1 drivers
v0x1c3dc10_0 .net "done_ref", 0 0, L_0x1c3fbc0;  1 drivers
v0x1c3dce0_0 .net "shift_ena_dut", 0 0, L_0x1c41fd0;  1 drivers
v0x1c3ddb0_0 .net "shift_ena_ref", 0 0, L_0x1c400c0;  1 drivers
v0x1c3de80_0 .net "state", 9 0, v0x1c3a210_0;  1 drivers
v0x1c3df20_0 .var/2u "stats1", 607 0;
v0x1c3dfc0_0 .var/2u "strobe", 0 0;
v0x1c3e060_0 .net "tb_match", 0 0, L_0x1c42900;  1 drivers
v0x1c3e130_0 .net "tb_mismatch", 0 0, L_0x1bc80e0;  1 drivers
LS_0x1c419b0_0_0 .concat [ 1 1 1 1], L_0x1c400c0, L_0x1c3fcb0, L_0x1c3fbc0, L_0x1c3f9c0;
LS_0x1c419b0_0_4 .concat [ 1 1 1 1], L_0x1c3f430, L_0x1c3efb0, L_0x1c3ed60, L_0x1c3e200;
L_0x1c419b0 .concat [ 4 4 0 0], LS_0x1c419b0_0_0, LS_0x1c419b0_0_4;
LS_0x1c42200_0_0 .concat [ 1 1 1 1], L_0x1c400c0, L_0x1c3fcb0, L_0x1c3fbc0, L_0x1c3f9c0;
LS_0x1c42200_0_4 .concat [ 1 1 1 1], L_0x1c3f430, L_0x1c3efb0, L_0x1c3ed60, L_0x1c3e200;
L_0x1c42200 .concat [ 4 4 0 0], LS_0x1c42200_0_0, LS_0x1c42200_0_4;
LS_0x1c426e0_0_0 .concat [ 1 1 1 1], L_0x1c41fd0, L_0x1c41d20, L_0x1c41bb0, L_0x1c41a50;
LS_0x1c426e0_0_4 .concat [ 1 1 1 1], L_0x1c41420, L_0x1c41360, L_0x1c41250, L_0x1c3fda0;
L_0x1c426e0 .concat [ 4 4 0 0], LS_0x1c426e0_0_0, LS_0x1c426e0_0_4;
LS_0x1c427f0_0_0 .concat [ 1 1 1 1], L_0x1c400c0, L_0x1c3fcb0, L_0x1c3fbc0, L_0x1c3f9c0;
LS_0x1c427f0_0_4 .concat [ 1 1 1 1], L_0x1c3f430, L_0x1c3efb0, L_0x1c3ed60, L_0x1c3e200;
L_0x1c427f0 .concat [ 4 4 0 0], LS_0x1c427f0_0_0, LS_0x1c427f0_0_4;
L_0x1c42900 .cmp/eeq 8, L_0x1c419b0, L_0x1c42890;
S_0x1c05840 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1c05bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1bd9cb0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1bd9cf0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1bd9d30 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1bd9d70 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1bd9db0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1bd9df0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1bd9e30 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1bd9e70 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1bd9eb0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1bd9ef0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1be0c60 .functor NOT 1, v0x1c39f10_0, C4<0>, C4<0>, C4<0>;
L_0x1bd62e0 .functor AND 1, L_0x1c3e2f0, L_0x1be0c60, C4<1>, C4<1>;
L_0x1c0a490 .functor NOT 1, v0x1c39f10_0, C4<0>, C4<0>, C4<0>;
L_0x1c0a500 .functor AND 1, L_0x1c3e450, L_0x1c0a490, C4<1>, C4<1>;
L_0x1c3e5f0 .functor OR 1, L_0x1bd62e0, L_0x1c0a500, C4<0>, C4<0>;
L_0x1c3e7d0 .functor NOT 1, v0x1c39f10_0, C4<0>, C4<0>, C4<0>;
L_0x1c3e880 .functor AND 1, L_0x1c3e700, L_0x1c3e7d0, C4<1>, C4<1>;
L_0x1c3e990 .functor OR 1, L_0x1c3e5f0, L_0x1c3e880, C4<0>, C4<0>;
L_0x1c3eca0 .functor AND 1, L_0x1c3eaf0, v0x1c39db0_0, C4<1>, C4<1>;
L_0x1c3ed60 .functor OR 1, L_0x1c3e990, L_0x1c3eca0, C4<0>, C4<0>;
L_0x1c3efb0 .functor AND 1, L_0x1c3eed0, v0x1c39f10_0, C4<1>, C4<1>;
L_0x1c3f200 .functor NOT 1, v0x1c39fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c3f370 .functor AND 1, L_0x1c3f110, L_0x1c3f200, C4<1>, C4<1>;
L_0x1c3f430 .functor OR 1, L_0x1c3f070, L_0x1c3f370, C4<0>, C4<0>;
L_0x1c3f300 .functor AND 1, L_0x1c3f610, v0x1c39fb0_0, C4<1>, C4<1>;
L_0x1c3f800 .functor NOT 1, v0x1c39db0_0, C4<0>, C4<0>, C4<0>;
L_0x1c3f900 .functor AND 1, L_0x1c3f700, L_0x1c3f800, C4<1>, C4<1>;
L_0x1c3f9c0 .functor OR 1, L_0x1c3f300, L_0x1c3f900, C4<0>, C4<0>;
v0x1c0a600_0 .net "B3_next", 0 0, L_0x1c3e200;  alias, 1 drivers
v0x1bc69a0_0 .net "Count_next", 0 0, L_0x1c3f430;  alias, 1 drivers
v0x1bc6aa0_0 .net "S1_next", 0 0, L_0x1c3efb0;  alias, 1 drivers
v0x1bc8230_0 .net "S_next", 0 0, L_0x1c3ed60;  alias, 1 drivers
v0x1bc82d0_0 .net "Wait_next", 0 0, L_0x1c3f9c0;  alias, 1 drivers
v0x1bc85c0_0 .net *"_ivl_10", 0 0, L_0x1c0a490;  1 drivers
v0x1c0a6a0_0 .net *"_ivl_12", 0 0, L_0x1c0a500;  1 drivers
v0x1c37f90_0 .net *"_ivl_14", 0 0, L_0x1c3e5f0;  1 drivers
v0x1c38070_0 .net *"_ivl_17", 0 0, L_0x1c3e700;  1 drivers
v0x1c38150_0 .net *"_ivl_18", 0 0, L_0x1c3e7d0;  1 drivers
v0x1c38230_0 .net *"_ivl_20", 0 0, L_0x1c3e880;  1 drivers
v0x1c38310_0 .net *"_ivl_22", 0 0, L_0x1c3e990;  1 drivers
v0x1c383f0_0 .net *"_ivl_25", 0 0, L_0x1c3eaf0;  1 drivers
v0x1c384d0_0 .net *"_ivl_26", 0 0, L_0x1c3eca0;  1 drivers
v0x1c385b0_0 .net *"_ivl_3", 0 0, L_0x1c3e2f0;  1 drivers
v0x1c38690_0 .net *"_ivl_31", 0 0, L_0x1c3eed0;  1 drivers
v0x1c38770_0 .net *"_ivl_35", 0 0, L_0x1c3f070;  1 drivers
v0x1c38850_0 .net *"_ivl_37", 0 0, L_0x1c3f110;  1 drivers
v0x1c38930_0 .net *"_ivl_38", 0 0, L_0x1c3f200;  1 drivers
v0x1c38a10_0 .net *"_ivl_4", 0 0, L_0x1be0c60;  1 drivers
v0x1c38af0_0 .net *"_ivl_40", 0 0, L_0x1c3f370;  1 drivers
v0x1c38bd0_0 .net *"_ivl_45", 0 0, L_0x1c3f610;  1 drivers
v0x1c38cb0_0 .net *"_ivl_46", 0 0, L_0x1c3f300;  1 drivers
v0x1c38d90_0 .net *"_ivl_49", 0 0, L_0x1c3f700;  1 drivers
v0x1c38e70_0 .net *"_ivl_50", 0 0, L_0x1c3f800;  1 drivers
v0x1c38f50_0 .net *"_ivl_52", 0 0, L_0x1c3f900;  1 drivers
v0x1c39030_0 .net *"_ivl_6", 0 0, L_0x1bd62e0;  1 drivers
v0x1c39110_0 .net *"_ivl_61", 3 0, L_0x1c3fe10;  1 drivers
v0x1c391f0_0 .net *"_ivl_9", 0 0, L_0x1c3e450;  1 drivers
v0x1c392d0_0 .net "ack", 0 0, v0x1c39db0_0;  alias, 1 drivers
v0x1c39390_0 .net "counting", 0 0, L_0x1c3fcb0;  alias, 1 drivers
v0x1c39450_0 .net "d", 0 0, v0x1c39f10_0;  alias, 1 drivers
v0x1c39510_0 .net "done", 0 0, L_0x1c3fbc0;  alias, 1 drivers
v0x1c397e0_0 .net "done_counting", 0 0, v0x1c39fb0_0;  alias, 1 drivers
v0x1c398a0_0 .net "shift_ena", 0 0, L_0x1c400c0;  alias, 1 drivers
v0x1c39960_0 .net "state", 9 0, v0x1c3a210_0;  alias, 1 drivers
L_0x1c3e200 .part v0x1c3a210_0, 6, 1;
L_0x1c3e2f0 .part v0x1c3a210_0, 0, 1;
L_0x1c3e450 .part v0x1c3a210_0, 1, 1;
L_0x1c3e700 .part v0x1c3a210_0, 3, 1;
L_0x1c3eaf0 .part v0x1c3a210_0, 9, 1;
L_0x1c3eed0 .part v0x1c3a210_0, 0, 1;
L_0x1c3f070 .part v0x1c3a210_0, 7, 1;
L_0x1c3f110 .part v0x1c3a210_0, 8, 1;
L_0x1c3f610 .part v0x1c3a210_0, 8, 1;
L_0x1c3f700 .part v0x1c3a210_0, 9, 1;
L_0x1c3fbc0 .part v0x1c3a210_0, 9, 1;
L_0x1c3fcb0 .part v0x1c3a210_0, 8, 1;
L_0x1c3fe10 .part v0x1c3a210_0, 4, 4;
L_0x1c400c0 .reduce/or L_0x1c3fe10;
S_0x1c39bc0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1c05bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1c39db0_0 .var "ack", 0 0;
v0x1c39e70_0 .net "clk", 0 0, v0x1c3d790_0;  1 drivers
v0x1c39f10_0 .var "d", 0 0;
v0x1c39fb0_0 .var "done_counting", 0 0;
v0x1c3a080_0 .var/2u "fail_onehot", 0 0;
v0x1c3a170_0 .var/2u "failed", 0 0;
v0x1c3a210_0 .var "state", 9 0;
v0x1c3a2b0_0 .net "tb_match", 0 0, L_0x1c42900;  alias, 1 drivers
E_0x1bd62a0 .event posedge, v0x1c39e70_0;
E_0x1bd4ff0/0 .event negedge, v0x1c39e70_0;
E_0x1bd4ff0/1 .event posedge, v0x1c39e70_0;
E_0x1bd4ff0 .event/or E_0x1bd4ff0/0, E_0x1bd4ff0/1;
S_0x1c3a410 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1c05bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x1c3fda0 .functor BUFZ 1, L_0x1c40680, C4<0>, C4<0>, C4<0>;
L_0x1c40a00 .functor NOT 1, v0x1c39f10_0, C4<0>, C4<0>, C4<0>;
L_0x1c40a70 .functor AND 1, L_0x1c40280, L_0x1c40a00, C4<1>, C4<1>;
L_0x1c40b80 .functor NOT 1, v0x1c39f10_0, C4<0>, C4<0>, C4<0>;
L_0x1c40bf0 .functor AND 1, L_0x1c40320, L_0x1c40b80, C4<1>, C4<1>;
L_0x1c40d00 .functor OR 1, L_0x1c40a70, L_0x1c40bf0, C4<0>, C4<0>;
L_0x1c40e50 .functor NOT 1, v0x1c39f10_0, C4<0>, C4<0>, C4<0>;
L_0x1c40ec0 .functor AND 1, L_0x1c40460, L_0x1c40e50, C4<1>, C4<1>;
L_0x1c41020 .functor OR 1, L_0x1c40d00, L_0x1c40ec0, C4<0>, C4<0>;
L_0x1c41130 .functor AND 1, L_0x1c408b0, v0x1c39db0_0, C4<1>, C4<1>;
L_0x1c41250 .functor OR 1, L_0x1c41020, L_0x1c41130, C4<0>, C4<0>;
L_0x1c41360 .functor AND 1, L_0x1c40280, v0x1c39f10_0, C4<1>, C4<1>;
L_0x1c41490 .functor NOT 1, v0x1c39fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c41500 .functor AND 1, L_0x1c40810, L_0x1c41490, C4<1>, C4<1>;
L_0x1c41420 .functor OR 1, L_0x1c40720, L_0x1c41500, C4<0>, C4<0>;
L_0x1c41780 .functor AND 1, L_0x1c40810, v0x1c39fb0_0, C4<1>, C4<1>;
L_0x1c41880 .functor NOT 1, v0x1c39db0_0, C4<0>, C4<0>, C4<0>;
L_0x1c418f0 .functor AND 1, L_0x1c408b0, L_0x1c41880, C4<1>, C4<1>;
L_0x1c41a50 .functor OR 1, L_0x1c41780, L_0x1c418f0, C4<0>, C4<0>;
L_0x1c41bb0 .functor BUFZ 1, L_0x1c408b0, C4<0>, C4<0>, C4<0>;
L_0x1c41d20 .functor BUFZ 1, L_0x1c40810, C4<0>, C4<0>, C4<0>;
L_0x1c41d90 .functor OR 1, L_0x1c40500, L_0x1c405a0, C4<0>, C4<0>;
L_0x1c41f10 .functor OR 1, L_0x1c41d90, L_0x1c40680, C4<0>, C4<0>;
L_0x1c41fd0 .functor OR 1, L_0x1c41f10, L_0x1c40720, C4<0>, C4<0>;
v0x1c3a7b0_0 .net "B3_next", 0 0, L_0x1c3fda0;  alias, 1 drivers
v0x1c3a870_0 .net "Count_next", 0 0, L_0x1c41420;  alias, 1 drivers
v0x1c3a930_0 .net "S1_next", 0 0, L_0x1c41360;  alias, 1 drivers
v0x1c3aa00_0 .net "S_next", 0 0, L_0x1c41250;  alias, 1 drivers
v0x1c3aac0_0 .net "Wait_next", 0 0, L_0x1c41a50;  alias, 1 drivers
v0x1c3abd0_0 .net *"_ivl_22", 0 0, L_0x1c40a00;  1 drivers
v0x1c3acb0_0 .net *"_ivl_25", 0 0, L_0x1c40a70;  1 drivers
v0x1c3ad70_0 .net *"_ivl_26", 0 0, L_0x1c40b80;  1 drivers
v0x1c3ae50_0 .net *"_ivl_29", 0 0, L_0x1c40bf0;  1 drivers
v0x1c3af10_0 .net *"_ivl_31", 0 0, L_0x1c40d00;  1 drivers
v0x1c3afd0_0 .net *"_ivl_32", 0 0, L_0x1c40e50;  1 drivers
v0x1c3b0b0_0 .net *"_ivl_35", 0 0, L_0x1c40ec0;  1 drivers
v0x1c3b170_0 .net *"_ivl_37", 0 0, L_0x1c41020;  1 drivers
v0x1c3b230_0 .net *"_ivl_39", 0 0, L_0x1c41130;  1 drivers
v0x1c3b2f0_0 .net *"_ivl_44", 0 0, L_0x1c41490;  1 drivers
v0x1c3b3d0_0 .net *"_ivl_47", 0 0, L_0x1c41500;  1 drivers
v0x1c3b490_0 .net *"_ivl_51", 0 0, L_0x1c41780;  1 drivers
v0x1c3b550_0 .net *"_ivl_52", 0 0, L_0x1c41880;  1 drivers
v0x1c3b630_0 .net *"_ivl_55", 0 0, L_0x1c418f0;  1 drivers
v0x1c3b6f0_0 .net *"_ivl_63", 0 0, L_0x1c41d90;  1 drivers
v0x1c3b7b0_0 .net *"_ivl_65", 0 0, L_0x1c41f10;  1 drivers
v0x1c3b870_0 .net "ack", 0 0, v0x1c39db0_0;  alias, 1 drivers
v0x1c3b910_0 .net "counting", 0 0, L_0x1c41d20;  alias, 1 drivers
v0x1c3b9d0_0 .net "d", 0 0, v0x1c39f10_0;  alias, 1 drivers
v0x1c3bac0_0 .net "done", 0 0, L_0x1c41bb0;  alias, 1 drivers
v0x1c3bb80_0 .net "done_counting", 0 0, v0x1c39fb0_0;  alias, 1 drivers
v0x1c3bc70_0 .net "is_B0", 0 0, L_0x1c40500;  1 drivers
v0x1c3bd30_0 .net "is_B1", 0 0, L_0x1c405a0;  1 drivers
v0x1c3bdf0_0 .net "is_B2", 0 0, L_0x1c40680;  1 drivers
v0x1c3beb0_0 .net "is_B3", 0 0, L_0x1c40720;  1 drivers
v0x1c3bf70_0 .net "is_Count", 0 0, L_0x1c40810;  1 drivers
v0x1c3c030_0 .net "is_S", 0 0, L_0x1c40280;  1 drivers
v0x1c3c0f0_0 .net "is_S1", 0 0, L_0x1c40320;  1 drivers
v0x1c3c3c0_0 .net "is_S11", 0 0, L_0x1c403c0;  1 drivers
v0x1c3c480_0 .net "is_S110", 0 0, L_0x1c40460;  1 drivers
v0x1c3c540_0 .net "is_Wait", 0 0, L_0x1c408b0;  1 drivers
v0x1c3c600_0 .net "shift_ena", 0 0, L_0x1c41fd0;  alias, 1 drivers
v0x1c3c6c0_0 .net "state", 9 0, v0x1c3a210_0;  alias, 1 drivers
L_0x1c40280 .part v0x1c3a210_0, 0, 1;
L_0x1c40320 .part v0x1c3a210_0, 1, 1;
L_0x1c403c0 .part v0x1c3a210_0, 2, 1;
L_0x1c40460 .part v0x1c3a210_0, 3, 1;
L_0x1c40500 .part v0x1c3a210_0, 4, 1;
L_0x1c405a0 .part v0x1c3a210_0, 5, 1;
L_0x1c40680 .part v0x1c3a210_0, 6, 1;
L_0x1c40720 .part v0x1c3a210_0, 7, 1;
L_0x1c40810 .part v0x1c3a210_0, 8, 1;
L_0x1c408b0 .part v0x1c3a210_0, 9, 1;
S_0x1c3c950 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1c05bd0;
 .timescale -12 -12;
E_0x1bd4980 .event anyedge, v0x1c3dfc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c3dfc0_0;
    %nor/r;
    %assign/vec4 v0x1c3dfc0_0, 0;
    %wait E_0x1bd4980;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c39bc0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c3a170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c3a080_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1c39bc0;
T_2 ;
    %wait E_0x1bd4ff0;
    %load/vec4 v0x1c3a2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c3a170_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1c39bc0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1c39db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c39fb0_0, 0;
    %assign/vec4 v0x1c39f10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1c3a210_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bd4ff0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1c39db0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1c39fb0_0, 0, 1;
    %store/vec4 v0x1c39f10_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1c3a210_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1bd62a0;
    %load/vec4 v0x1c3a170_0;
    %assign/vec4 v0x1c3a080_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bd4ff0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1c39db0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1c39fb0_0, 0, 1;
    %store/vec4 v0x1c39f10_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1c3a210_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1bd62a0;
    %load/vec4 v0x1c3a080_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1c3a170_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c05bd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c3d790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c3dfc0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c05bd0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c3d790_0;
    %inv;
    %store/vec4 v0x1c3d790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c05bd0;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c39e70_0, v0x1c3e130_0, v0x1c3da00_0, v0x1c3daa0_0, v0x1c3d6f0_0, v0x1c3de80_0, v0x1c3cc30_0, v0x1c3cb70_0, v0x1c3d0a0_0, v0x1c3cfd0_0, v0x1c3cf00_0, v0x1c3ce10_0, v0x1c3cd70_0, v0x1c3ccd0_0, v0x1c3d240_0, v0x1c3d170_0, v0x1c3dc10_0, v0x1c3db40_0, v0x1c3d930_0, v0x1c3d860_0, v0x1c3ddb0_0, v0x1c3dce0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c05bd0;
T_7 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c05bd0;
T_8 ;
    %wait E_0x1bd4ff0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c3df20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
    %load/vec4 v0x1c3e060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c3df20_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c3cc30_0;
    %load/vec4 v0x1c3cc30_0;
    %load/vec4 v0x1c3cb70_0;
    %xor;
    %load/vec4 v0x1c3cc30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1c3d0a0_0;
    %load/vec4 v0x1c3d0a0_0;
    %load/vec4 v0x1c3cfd0_0;
    %xor;
    %load/vec4 v0x1c3d0a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1c3cf00_0;
    %load/vec4 v0x1c3cf00_0;
    %load/vec4 v0x1c3ce10_0;
    %xor;
    %load/vec4 v0x1c3cf00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1c3cd70_0;
    %load/vec4 v0x1c3cd70_0;
    %load/vec4 v0x1c3ccd0_0;
    %xor;
    %load/vec4 v0x1c3cd70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1c3d240_0;
    %load/vec4 v0x1c3d240_0;
    %load/vec4 v0x1c3d170_0;
    %xor;
    %load/vec4 v0x1c3d240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1c3dc10_0;
    %load/vec4 v0x1c3dc10_0;
    %load/vec4 v0x1c3db40_0;
    %xor;
    %load/vec4 v0x1c3dc10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1c3d930_0;
    %load/vec4 v0x1c3d930_0;
    %load/vec4 v0x1c3d860_0;
    %xor;
    %load/vec4 v0x1c3d930_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1c3ddb0_0;
    %load/vec4 v0x1c3ddb0_0;
    %load/vec4 v0x1c3dce0_0;
    %xor;
    %load/vec4 v0x1c3ddb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1c3df20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3df20_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/review2015_fsmonehot/iter0/response32/top_module.sv";
