

================================================================
== Vitis HLS Report for 'table_serch'
================================================================
* Date:           Mon Mar 28 16:10:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        StagedLSH_ver1.1
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                          |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |         Loop Name        |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +--------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- flame_serch_hash_serch  |        ?|        ?|          ?|          -|          -|  1 ~ 252|        no|
        | + bucket_loop            |        ?|        ?|  246 ~ 575|          -|          -|        ?|        no|
        |  ++ screening_loop       |       96|       96|          1|          1|          1|       96|       yes|
        |  ++ seisa_loop           |      327|      327|         74|          2|          1|      128|       yes|
        +--------------------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    20146|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       30|     -|     1763|     2201|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     3015|    -|
|Register             |        -|     -|    46533|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       30|     0|    48296|    25426|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     0|        6|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|        2|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+------+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------+---------------+---------+----+------+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|   348|   616|    0|
    |gmem_m_axi_U     |gmem_m_axi     |       30|   0|  1415|  1585|    0|
    +-----------------+---------------+---------+----+------+------+-----+
    |Total            |               |       30|   0|  1763|  2201|    0|
    +-----------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+------+------------+------------+
    |             Variable Name            | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+------+------------+------------+
    |L_1_fu_1538_p2                        |         +|   0|  0|     9|           2|           1|
    |add_ln153_1_fu_1277_p2                |         +|   0|  0|    71|          64|          64|
    |add_ln153_2_fu_1309_p2                |         +|   0|  0|    13|           6|           6|
    |add_ln153_fu_1255_p2                  |         +|   0|  0|    39|          32|           2|
    |add_ln155_1_fu_1378_p2                |         +|   0|  0|    13|           6|           6|
    |add_ln155_fu_1363_p2                  |         +|   0|  0|    71|          64|          64|
    |add_ln169_1_fu_1445_p2                |         +|   0|  0|    40|          33|           1|
    |add_ln169_2_fu_1486_p2                |         +|   0|  0|    71|          64|           1|
    |add_ln169_3_fu_1475_p2                |         +|   0|  0|    40|          33|           1|
    |add_ln169_fu_1431_p2                  |         +|   0|  0|    39|          32|           1|
    |add_ln175_1_fu_1589_p2                |         +|   0|  0|    71|          64|          64|
    |add_ln175_2_fu_1525_p2                |         +|   0|  0|    13|           6|           6|
    |add_ln175_3_fu_1657_p2                |         +|   0|  0|    13|           6|           6|
    |add_ln175_fu_1510_p2                  |         +|   0|  0|    71|          64|          64|
    |add_ln176_1_fu_1635_p2                |         +|   0|  0|    71|          64|          64|
    |add_ln176_2_fu_1679_p2                |         +|   0|  0|    13|           6|           6|
    |add_ln176_fu_1614_p2                  |         +|   0|  0|    39|          32|           1|
    |add_ln177_1_fu_1713_p2                |         +|   0|  0|    71|          64|          64|
    |add_ln177_2_fu_1728_p2                |         +|   0|  0|    13|           6|           6|
    |add_ln177_fu_1684_p2                  |         +|   0|  0|    39|          32|           2|
    |add_ln194_1_fu_1951_p2                |         +|   0|  0|    15|           8|           1|
    |add_ln194_fu_1892_p2                  |         +|   0|  0|    71|          64|          64|
    |add_ln199_10_fu_2909_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln199_11_fu_2919_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln199_12_fu_2929_p2               |         +|   0|  0|    10|           3|           3|
    |add_ln199_13_fu_2939_p2               |         +|   0|  0|    12|           4|           4|
    |add_ln199_14_fu_2949_p2               |         +|   0|  0|    12|           5|           5|
    |add_ln199_15_fu_2959_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln199_16_fu_2969_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln199_17_fu_2979_p2               |         +|   0|  0|    10|           3|           3|
    |add_ln199_18_fu_2989_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln199_19_fu_2999_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln199_1_fu_2819_p2                |         +|   0|  0|     9|           2|           2|
    |add_ln199_20_fu_3009_p2               |         +|   0|  0|    10|           3|           3|
    |add_ln199_21_fu_3019_p2               |         +|   0|  0|    12|           4|           4|
    |add_ln199_22_fu_3029_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln199_23_fu_3039_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln199_24_fu_3049_p2               |         +|   0|  0|    10|           3|           3|
    |add_ln199_25_fu_3059_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln199_26_fu_3069_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln199_27_fu_3079_p2               |         +|   0|  0|    10|           3|           3|
    |add_ln199_28_fu_3089_p2               |         +|   0|  0|    12|           4|           4|
    |add_ln199_29_fu_3099_p2               |         +|   0|  0|    12|           5|           5|
    |add_ln199_2_fu_2829_p2                |         +|   0|  0|    10|           3|           3|
    |add_ln199_30_fu_3109_p2               |         +|   0|  0|    13|           6|           6|
    |add_ln199_31_fu_3119_p2               |         +|   0|  0|    20|          13|          13|
    |add_ln199_3_fu_2839_p2                |         +|   0|  0|     9|           2|           2|
    |add_ln199_4_fu_2849_p2                |         +|   0|  0|     9|           2|           2|
    |add_ln199_5_fu_2859_p2                |         +|   0|  0|    10|           3|           3|
    |add_ln199_6_fu_2869_p2                |         +|   0|  0|    12|           4|           4|
    |add_ln199_7_fu_2879_p2                |         +|   0|  0|     9|           2|           2|
    |add_ln199_8_fu_2889_p2                |         +|   0|  0|     9|           2|           2|
    |add_ln199_9_fu_2899_p2                |         +|   0|  0|    10|           3|           3|
    |add_ln199_fu_2809_p2                  |         +|   0|  0|     9|           2|           2|
    |add_ln52_1_fu_793_p2                  |         +|   0|  0|    14|           7|           1|
    |add_ln52_fu_779_p2                    |         +|   0|  0|    15|           8|           1|
    |add_ln55_1_fu_709_p2                  |         +|   0|  0|    71|          64|          64|
    |add_ln55_2_fu_741_p2                  |         +|   0|  0|    13|           6|           4|
    |add_ln55_3_fu_747_p2                  |         +|   0|  0|    13|           6|           6|
    |add_ln55_4_fu_819_p2                  |         +|   0|  0|    16|           9|           4|
    |add_ln55_5_fu_829_p2                  |         +|   0|  0|    71|          64|          64|
    |add_ln55_6_fu_844_p2                  |         +|   0|  0|    13|           6|           4|
    |add_ln55_7_fu_850_p2                  |         +|   0|  0|    13|           6|           6|
    |add_ln55_fu_699_p2                    |         +|   0|  0|    16|           9|           4|
    |bit_1_fu_1815_p2                      |         +|   0|  0|    14|           7|           1|
    |empty_29_fu_1941_p2                   |         +|   0|  0|    66|          59|          59|
    |empty_30_fu_1946_p2                   |         +|   0|  0|    66|          59|          59|
    |haming_dis_1_fu_1855_p2               |         +|   0|  0|    14|           7|           7|
    |henkan_V_fu_1243_p2                   |         +|   0|  0|    39|          32|          32|
    |top_fu_1335_p2                        |         +|   0|  0|    39|          32|           1|
    |ap_block_state513_io                  |       and|   0|  0|     2|           1|           1|
    |ap_block_state514_io                  |       and|   0|  0|     2|           1|           1|
    |ap_block_state583_pp1_stage1_iter35   |       and|   0|  0|     2|           1|           1|
    |ap_block_state584_pp1_stage0_iter36   |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op1498_readreq_state513  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op1644_read_state583     |       and|   0|  0|     2|           1|           1|
    |empty_28_fu_1935_p2                   |      icmp|   0|  0|     9|           4|           1|
    |icmp_ln111_1_fu_1229_p2               |      icmp|   0|  0|     8|           2|           1|
    |icmp_ln111_fu_1215_p2                 |      icmp|   0|  0|     8|           2|           1|
    |icmp_ln152_fu_1249_p2                 |      icmp|   0|  0|    20|          32|           1|
    |icmp_ln156_fu_1413_p2                 |      icmp|   0|  0|    20|          32|          32|
    |icmp_ln169_1_fu_1481_p2               |      icmp|   0|  0|    20|          33|          33|
    |icmp_ln169_fu_1451_p2                 |      icmp|   0|  0|    20|          33|          33|
    |icmp_ln181_fu_1821_p2                 |      icmp|   0|  0|    10|           7|           7|
    |icmp_ln186_fu_1861_p2                 |      icmp|   0|  0|    10|           7|           5|
    |icmp_ln194_fu_1911_p2                 |      icmp|   0|  0|    11|           8|           9|
    |icmp_ln203_fu_3153_p2                 |      icmp|   0|  0|    12|          13|          11|
    |icmp_ln205_fu_3159_p2                 |      icmp|   0|  0|    20|          32|          32|
    |icmp_ln52_fu_773_p2                   |      icmp|   0|  0|    11|           8|           4|
    |lshr_ln153_fu_1326_p2                 |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln155_fu_1404_p2                 |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln175_1_fu_1754_p2               |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln175_fu_1564_p2                 |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln176_fu_1774_p2                 |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln177_fu_1798_p2                 |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln55_1_fu_907_p2                 |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln55_fu_764_p2                   |      lshr|   0|  0|  2171|         512|         512|
    |ap_block_pp1_stage0_11001             |        or|   0|  0|     2|           1|           1|
    |ap_block_pp1_stage1_11001             |        or|   0|  0|     2|           1|           1|
    |ap_block_state1                       |        or|   0|  0|     2|           1|           1|
    |henkan_V_3_fu_1221_p3                 |    select|   0|  0|    32|           1|          32|
    |henkan_V_4_fu_1235_p3                 |    select|   0|  0|    32|           1|          32|
    |min_haming_dis_1_fu_3172_p3           |    select|   0|  0|    11|           1|          11|
    |music_index_2_fu_3165_p3              |    select|   0|  0|    32|           1|          32|
    |select_ln169_fu_1463_p3               |    select|   0|  0|    33|           1|          33|
    |select_ln52_10_fu_1109_p3             |    select|   0|  0|     2|           1|           1|
    |select_ln52_11_fu_1131_p3             |    select|   0|  0|     2|           1|           1|
    |select_ln52_12_fu_1146_p3             |    select|   0|  0|     2|           1|           1|
    |select_ln52_13_fu_1168_p3             |    select|   0|  0|     2|           1|           1|
    |select_ln52_14_fu_863_p3              |    select|   0|  0|    32|           1|          32|
    |select_ln52_15_fu_871_p3              |    select|   0|  0|    32|           1|          32|
    |select_ln52_1_fu_933_p3               |    select|   0|  0|    90|           1|          96|
    |select_ln52_2_fu_855_p3               |    select|   0|  0|     7|           1|           7|
    |select_ln52_3_fu_966_p3               |    select|   0|  0|     2|           1|           1|
    |select_ln52_4_fu_973_p3               |    select|   0|  0|   428|           1|         512|
    |select_ln52_5_fu_994_p3               |    select|   0|  0|     2|           1|           1|
    |select_ln52_6_fu_1024_p3              |    select|   0|  0|     2|           1|           1|
    |select_ln52_7_fu_1046_p3              |    select|   0|  0|     2|           1|           1|
    |select_ln52_8_fu_1068_p3              |    select|   0|  0|     2|           1|           1|
    |select_ln52_9_fu_1087_p3              |    select|   0|  0|     2|           1|           1|
    |select_ln52_fu_889_p3                 |    select|   0|  0|     2|           1|           1|
    |top_3_fu_1419_p3                      |    select|   0|  0|    32|           1|          32|
    |ap_enable_pp1                         |       xor|   0|  0|     2|           1|           2|
    |xor_ln169_fu_1457_p2                  |       xor|   0|  0|     2|           1|           2|
    |xor_ln183_fu_1845_p2                  |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_10_fu_2253_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_11_fu_2279_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_12_fu_2305_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_13_fu_2331_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_14_fu_2357_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_15_fu_2383_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_16_fu_2409_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_17_fu_2435_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_18_fu_2461_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_19_fu_2487_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_1_fu_2019_p2                |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_20_fu_2513_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_21_fu_2539_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_22_fu_2565_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_23_fu_2591_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_24_fu_2617_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_25_fu_2643_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_26_fu_2669_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_27_fu_2695_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_28_fu_2721_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_29_fu_2747_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_2_fu_2045_p2                |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_30_fu_2773_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_31_fu_2799_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_3_fu_2071_p2                |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_4_fu_2097_p2                |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_5_fu_2123_p2                |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_6_fu_2149_p2                |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_7_fu_2175_p2                |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_8_fu_2201_p2                |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_9_fu_2227_p2                |       xor|   0|  0|     2|           1|           1|
    |xor_ln199_fu_1993_p2                  |       xor|   0|  0|     2|           1|           1|
    +--------------------------------------+----------+----+---+------+------------+------------+
    |Total                                 |          |   0|  0| 20146|        5609|        6087|
    +--------------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |L_reg_435                               |     9|          2|    2|          4|
    |ap_NS_fsm                               |  2693|        517|    1|        517|
    |ap_done                                 |     9|          2|    1|          2|
    |ap_enable_reg_pp1_iter35                |     9|          2|    1|          2|
    |ap_enable_reg_pp1_iter36                |    14|          3|    1|          3|
    |ap_phi_mux_empty_31_phi_fu_587_p4       |     9|          2|  512|       1024|
    |ap_phi_mux_m_phi_fu_531_p4              |     9|          2|    8|         16|
    |ap_phi_mux_p_in_phi_fu_578_p4           |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter36_empty_31_reg_584  |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter36_p_in_reg_575      |     9|          2|  512|       1024|
    |bit_reg_504                             |     9|          2|    7|         14|
    |flame_index_reg_392                     |     9|          2|    7|         14|
    |gmem_ARADDR                             |    65|         12|   64|        768|
    |gmem_blk_n_AR                           |     9|          2|    1|          2|
    |gmem_blk_n_R                            |     9|          2|    1|          2|
    |haming_dis_2_reg_539                    |     9|          2|   13|         26|
    |haming_dis_reg_515                      |     9|          2|    7|         14|
    |i_1_reg_470                             |     9|          2|   64|        128|
    |indvar_flatten_reg_404                  |     9|          2|    8|         16|
    |m_reg_527                               |     9|          2|    8|         16|
    |min_haming_dis_2_reg_608                |     9|          2|   32|         64|
    |min_haming_dis_reg_479                  |     9|          2|   32|         64|
    |music_index_1_reg_491                   |     9|          2|   32|         64|
    |music_index_3_i_lcssa24_reg_623         |     9|          2|   32|         64|
    |music_index_reg_593                     |     9|          2|   32|         64|
    |shiftreg98_reg_563                      |     9|          2|  480|        960|
    |shiftreg_reg_551                        |     9|          2|  480|        960|
    |tempA32_V_4_reg_415                     |     9|          2|   32|         64|
    |tempB32_V_4_reg_425                     |     9|          2|   32|         64|
    |top_1_reg_459                           |     9|          2|   32|         64|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  3015|        586| 3458|       8072|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |L_reg_435                               |    2|   0|    2|          0|
    |add_ln155_1_reg_3413                    |    6|   0|    6|          0|
    |add_ln169_2_reg_3442                    |   64|   0|   64|          0|
    |add_ln175_2_reg_3452                    |    6|   0|    6|          0|
    |add_ln175_3_reg_3513                    |    6|   0|    6|          0|
    |add_ln176_2_reg_3524                    |    6|   0|    6|          0|
    |add_ln177_2_reg_3534                    |    6|   0|    6|          0|
    |add_ln194_1_reg_3625                    |    8|   0|    8|          0|
    |add_ln52_reg_3303                       |    8|   0|    8|          0|
    |add_ln55_7_reg_3330                     |    6|   0|    6|          0|
    |ap_CS_fsm                               |  516|   0|  516|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                 |    1|   0|    1|          0|
    |ap_phi_reg_pp1_iter10_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter10_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter11_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter11_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter12_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter12_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter13_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter13_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter14_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter14_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter15_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter15_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter16_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter16_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter17_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter17_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter18_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter18_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter19_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter19_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter1_empty_31_reg_584   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter1_p_in_reg_575       |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter20_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter20_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter21_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter21_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter22_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter22_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter23_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter23_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter24_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter24_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter25_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter25_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter26_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter26_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter27_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter27_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter28_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter28_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter29_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter29_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter2_empty_31_reg_584   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter2_p_in_reg_575       |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter30_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter30_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter31_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter31_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter32_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter32_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter33_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter33_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter34_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter34_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter35_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter35_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter36_empty_31_reg_584  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter36_p_in_reg_575      |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter3_empty_31_reg_584   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter3_p_in_reg_575       |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter4_empty_31_reg_584   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter4_p_in_reg_575       |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter5_empty_31_reg_584   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter5_p_in_reg_575       |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter6_empty_31_reg_584   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter6_p_in_reg_575       |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter7_empty_31_reg_584   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter7_p_in_reg_575       |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter8_empty_31_reg_584   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter8_p_in_reg_575       |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter9_empty_31_reg_584   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter9_p_in_reg_575       |  512|   0|  512|          0|
    |ap_rst_n_inv                            |    1|   0|    1|          0|
    |ap_rst_reg_1                            |    1|   0|    1|          0|
    |ap_rst_reg_2                            |    1|   0|    1|          0|
    |bit_reg_504                             |    7|   0|    7|          0|
    |empty_28_reg_3611                       |    1|   0|    1|          0|
    |empty_29_reg_3615                       |   59|   0|   59|          0|
    |empty_30_reg_3620                       |   59|   0|   59|          0|
    |flame_index_reg_392                     |    7|   0|    7|          0|
    |gmem_addr_10_read_reg_3357              |  512|   0|  512|          0|
    |gmem_addr_1_read_reg_3275               |  512|   0|  512|          0|
    |gmem_addr_2_read_reg_3398               |  512|   0|  512|          0|
    |gmem_addr_3_read_reg_3424               |  512|   0|  512|          0|
    |gmem_addr_4_read_reg_3471               |  512|   0|  512|          0|
    |gmem_addr_5_read_reg_3545               |  512|   0|  512|          0|
    |gmem_addr_6_read_reg_3555               |  512|   0|  512|          0|
    |gmem_addr_7_read_reg_3565               |  512|   0|  512|          0|
    |gmem_addr_8_read_reg_3642               |  512|   0|  512|          0|
    |gmem_addr_9_read_reg_3657               |  512|   0|  512|          0|
    |haming_dis_2_reg_539                    |   13|   0|   13|          0|
    |haming_dis_reg_515                      |    7|   0|    7|          0|
    |henkan_V_reg_3372                       |   32|   0|   32|          0|
    |i_1_reg_470                             |   64|   0|   64|          0|
    |icmp_ln152_reg_3378                     |    1|   0|    1|          0|
    |icmp_ln194_reg_3607                     |    1|   0|    1|          0|
    |indvar_flatten_reg_404                  |    8|   0|    8|          0|
    |lshr_ln175_reg_3476                     |  512|   0|  512|          0|
    |lshr_ln55_reg_3280                      |  512|   0|  512|          0|
    |m_reg_527                               |    8|   0|    8|          0|
    |min_haming_dis_2_reg_608                |   32|   0|   32|          0|
    |min_haming_dis_reg_479                  |   32|   0|   32|          0|
    |music_index_1_reg_491                   |   32|   0|   32|          0|
    |music_index_3_i_lcssa24_reg_623         |   32|   0|   32|          0|
    |music_index_3_i_lcssa_phi_reg_447       |   32|   0|   32|          0|
    |music_index_reg_593                     |   32|   0|   32|          0|
    |p_Result_4_reg_3575                     |   96|   0|   96|          0|
    |select_ln169_reg_3434                   |   33|   0|   33|          0|
    |select_ln52_14_reg_3341                 |   32|   0|   32|          0|
    |select_ln52_15_reg_3346                 |   32|   0|   32|          0|
    |select_ln52_1_reg_3367                  |   96|   0|   96|          0|
    |select_ln52_2_reg_3335                  |    7|   0|    7|          0|
    |select_ln52_reg_3362                    |    2|   0|    2|          0|
    |sext_ln194_reg_3602                     |   59|   0|   59|          0|
    |sext_ln47_1_reg_3236                    |   59|   0|   59|          0|
    |shiftreg98_reg_563                      |  480|   0|  480|          0|
    |shiftreg_reg_551                        |  480|   0|  480|          0|
    |tempA32_V_4_reg_415                     |   32|   0|   32|          0|
    |tempA32_V_reg_3207                      |   32|   0|   32|          0|
    |tempB32_V_4_reg_425                     |   32|   0|   32|          0|
    |tempB32_V_reg_3212                      |   32|   0|   32|          0|
    |tempC32_V_reg_3293                      |   32|   0|   32|          0|
    |tmp_reg_3308                            |    1|   0|    1|          0|
    |top_1_reg_459                           |   32|   0|   32|          0|
    |trunc_ln153_2_reg_3387                  |   58|   0|   58|          0|
    |trunc_ln153_reg_3382                    |    4|   0|    4|          0|
    |trunc_ln155_2_reg_3408                  |   58|   0|   58|          0|
    |trunc_ln155_reg_3241                    |    6|   0|    6|          0|
    |trunc_ln169_1_reg_3570                  |   11|   0|   11|          0|
    |trunc_ln175_1_reg_3252                  |    6|   0|    6|          0|
    |trunc_ln175_4_reg_3447                  |   58|   0|   58|          0|
    |trunc_ln175_6_reg_3492                  |   58|   0|   58|          0|
    |trunc_ln175_7_reg_3481                  |   32|   0|   32|          0|
    |trunc_ln175_8_reg_3487                  |    4|   0|    4|          0|
    |trunc_ln175_reg_3247                    |    6|   0|    6|          0|
    |trunc_ln176_1_reg_3508                  |   58|   0|   58|          0|
    |trunc_ln176_reg_3503                    |    4|   0|    4|          0|
    |trunc_ln177_1_reg_3529                  |   58|   0|   58|          0|
    |trunc_ln47_1_reg_3189                   |   58|   0|   58|          0|
    |trunc_ln55_2_mid1_reg_3325              |   58|   0|   58|          0|
    |trunc_ln55_2_reg_3264                   |   58|   0|   58|          0|
    |trunc_ln55_3_reg_3259                   |    4|   0|    4|          0|
    |trunc_ln55_reg_3195                     |    6|   0|    6|          0|
    |v1_V_reg_3550                           |   32|   0|   32|          0|
    |v2_V_reg_3560                           |   32|   0|   32|          0|
    |zext_ln191_reg_3597                     |   25|   0|   32|          7|
    |empty_28_reg_3611                       |   64|  32|    1|          0|
    |icmp_ln194_reg_3607                     |   64|  32|    1|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   |46533|  64|46414|          7|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|   table_serch|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|   table_serch|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|   table_serch|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

