VCD info: dumpfile SoC.vcd opened for output.

000c: read 1st byte 31
000d: read 2nd byte 00
  31 00
    srp 00
    reg[fd] = 00
exact  6 cycles

000e: read 1st byte 4c
000f: read 2nd byte 05
  4c 05
    ld r4, #05
    reg[04] = 05
exact  6 cycles

0010: read 1st byte 2c
0011: read 2nd byte 01
  2c 01
    ld r2, #01
    reg[02] = 01
exact  6 cycles

0012: read 1st byte 90
0013: read 2nd byte e2
  90 e2
     rl e2
    alu:    01       00    =>    02
         00000001 00000000 => 00000010
    flags = 0000_0000
    reg[02] = 02
exact  6 cycles

0014: read 1st byte 4a
0015: read 2nd byte fc
  4a fc
    djnz r4, fc
    reg[04] = 04
 8 cycles, expected 12

0012: read 1st byte 90
0013: read 2nd byte e2
  90 e2
     rl e2
    alu:    02       00    =>    04
         00000010 00000000 => 00000100
    flags = 0000_0000
    reg[02] = 04
exact  6 cycles

0014: read 1st byte 4a
0015: read 2nd byte fc
  4a fc
    djnz r4, fc
    reg[04] = 03
 8 cycles, expected 12

0012: read 1st byte 90
0013: read 2nd byte e2
  90 e2
     rl e2
    alu:    04       00    =>    08
         00000100 00000000 => 00001000
    flags = 0000_0000
    reg[02] = 08
exact  6 cycles

0014: read 1st byte 4a
0015: read 2nd byte fc
  4a fc
    djnz r4, fc
    reg[04] = 02
 8 cycles, expected 12

0012: read 1st byte 90
0013: read 2nd byte e2
  90 e2
     rl e2
    alu:    08       00    =>    10
         00001000 00000000 => 00010000
    flags = 0000_0000
    reg[02] = 10
exact  6 cycles

0014: read 1st byte 4a
0015: read 2nd byte fc
  4a fc
    djnz r4, fc
    reg[04] = 01
 8 cycles, expected 12

0012: read 1st byte 90
0013: read 2nd byte e2
  90 e2
     rl e2
    alu:    10       00    =>    20
         00010000 00000000 => 00100000
    flags = 0000_0000
    reg[02] = 20
exact  6 cycles

0014: read 1st byte 4a
0015: read 2nd byte fc
  4a fc
    djnz r4, fc
    reg[04] = 00
 7 cycles, expected 10

0016: read 1st byte 8b
0017: read 2nd byte f4
  8b f4
    jr    , f4
 5 cycles, expected 12

000c: read 1st byte 31
testSoC: SUCCESS
