0.6
2018.2
Jun 14 2018
20:41:02
E:/sandy/projects/co 2/pci/PCI13_12/PCI13_12.sim/sim_1/synth/timing/xsim/tb_time_synth.v,1545657912,verilog,,,,glbl;tb,,,,,,,,
