Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: T8080se.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "T8080se.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "T8080se"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : T8080se
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../src/cores/font"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_Reg.vhd" into library work
Parsing entity <T80_Reg>.
Parsing architecture <rtl> of entity <t80_reg>.
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_Pack.vhd" into library work
Parsing package <T80_Pack>.
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_MCode.vhd" into library work
Parsing entity <T80_MCode>.
Parsing architecture <rtl> of entity <t80_mcode>.
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_ALU.vhd" into library work
Parsing entity <T80_ALU>.
Parsing architecture <rtl> of entity <t80_alu>.
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80.vhd" into library work
Parsing entity <T80>.
Parsing architecture <rtl> of entity <t80>.
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T8080se.vhd" into library work
Parsing entity <T8080se>.
Parsing architecture <rtl> of entity <t8080se>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <T8080se> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T8080se.vhd" Line 107: Assignment to busrq_n ignored, since the identifier is never used

Elaborating entity <T80> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_MCode> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_ALU> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_Reg> (architecture <rtl>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <T8080se>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T8080se.vhd".
        Mode = 2
        T2Write = 0
WARNING:Xst:647 - Input <HOLD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T8080se.vhd" line 122: Output port <M1_n> of the instance <u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T8080se.vhd" line 122: Output port <RFSH_n> of the instance <u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T8080se.vhd" line 122: Output port <Stop> of the instance <u0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <WR_n>.
    Found 1-bit register for signal <DBIN>.
    Found 8-bit register for signal <DI_Reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <T8080se> synthesized.

Synthesizing Unit <T80>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80.vhd".
        Mode = 2
        IOWait = 0
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
    Found 1-bit register for signal <RFSH_n>.
    Found 1-bit register for signal <M1_n>.
    Found 1-bit register for signal <Alternate>.
    Found 1-bit register for signal <Arith16_r>.
    Found 1-bit register for signal <BTR_r>.
    Found 1-bit register for signal <Z16_r>.
    Found 1-bit register for signal <Save_ALU_r>.
    Found 1-bit register for signal <PreserveC_r>.
    Found 1-bit register for signal <XY_Ind>.
    Found 1-bit register for signal <BusReq_s>.
    Found 1-bit register for signal <INT_s>.
    Found 1-bit register for signal <NMI_s>.
    Found 1-bit register for signal <Halt_FF>.
    Found 1-bit register for signal <BusAck>.
    Found 1-bit register for signal <NMICycle>.
    Found 1-bit register for signal <IntCycle>.
    Found 1-bit register for signal <IntE_FF1>.
    Found 1-bit register for signal <IntE_FF2>.
    Found 1-bit register for signal <No_BTR>.
    Found 1-bit register for signal <Auto_Wait_t1>.
    Found 1-bit register for signal <Auto_Wait_t2>.
    Found 16-bit register for signal <SP>.
    Found 8-bit register for signal <ACC>.
    Found 8-bit register for signal <F>.
    Found 8-bit register for signal <Ap>.
    Found 8-bit register for signal <Fp>.
    Found 16-bit register for signal <A>.
    Found 16-bit register for signal <PC>.
    Found 16-bit register for signal <TmpAddr>.
    Found 8-bit register for signal <IR>.
    Found 8-bit register for signal <DO>.
    Found 8-bit register for signal <I>.
    Found 8-bit register for signal <R>.
    Found 2-bit register for signal <ISet>.
    Found 2-bit register for signal <XY_State>.
    Found 2-bit register for signal <IStatus>.
    Found 3-bit register for signal <MCycles>.
    Found 3-bit register for signal <TState>.
    Found 3-bit register for signal <Pre_XY_F_M>.
    Found 5-bit register for signal <Read_To_Reg_r>.
    Found 4-bit register for signal <ALU_Op_r>.
    Found 3-bit register for signal <MCycle>.
    Found 3-bit register for signal <RegAddrA_r>.
    Found 3-bit register for signal <RegAddrB_r>.
    Found 3-bit register for signal <RegAddrC>.
    Found 1-bit register for signal <IncDecZ>.
    Found 16-bit register for signal <RegBusA_r>.
    Found 8-bit register for signal <BusB>.
    Found 8-bit register for signal <BusA>.
    Found 16-bit adder for signal <TmpAddr[15]_GND_6_o_add_44_OUT> created at line 1241.
    Found 16-bit adder for signal <PC[15]_DI_Reg[7]_add_67_OUT> created at line 554.
    Found 16-bit adder for signal <PC[15]_GND_6_o_add_68_OUT> created at line 1241.
    Found 16-bit adder for signal <RegBusC[15]_DI_Reg[7]_add_79_OUT> created at line 567.
    Found 16-bit adder for signal <SP[15]_GND_6_o_add_86_OUT> created at line 1241.
    Found 16-bit adder for signal <RegBusA[15]_GND_6_o_add_212_OUT> created at line 1253.
    Found 3-bit adder for signal <Pre_XY_F_M[2]_GND_6_o_add_262_OUT> created at line 1241.
    Found 3-bit adder for signal <MCycle[2]_GND_6_o_add_267_OUT> created at line 1241.
    Found 3-bit adder for signal <TState[2]_GND_6_o_add_275_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_72_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_86_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <RegBusA[15]_GND_6_o_sub_214_OUT<15:0>> created at line 1320.
    Found 16-bit 7-to-1 multiplexer for signal <Set_Addr_To[2]_PC[15]_wide_mux_46_OUT> created at line 474.
    Found 8-bit 3-to-1 multiplexer for signal <Special_LD[1]_ACC[7]_wide_mux_108_OUT> created at line 603.
    Found 8-bit 11-to-1 multiplexer for signal <Set_BusB_To[3]_X_6_o_wide_mux_240_OUT> created at line 846.
    Found 8-bit 3-to-1 multiplexer for signal <_n1616> created at line 603.
    Found 3-bit comparator equal for signal <T_Res> created at line 334
    Found 3-bit comparator equal for signal <MCycles[2]_MCycle[2]_equal_264_o> created at line 1030
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <T80> synthesized.

Synthesizing Unit <T80_MCode>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_MCode.vhd".
        Mode = 2
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
WARNING:Xst:647 - Input <F<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <F<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 8-to-1 multiplexer for signal <IR[5]_F[7]_Mux_154_o> created at line 171.
    Found 4-bit 3-to-1 multiplexer for signal <Set_BusB_To> created at line 248.
    Found 4-bit 3-to-1 multiplexer for signal <Set_BusA_To> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Read_To_Reg> created at line 248.
    Found 3-bit 3-to-1 multiplexer for signal <MCycles> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Inc_PC> created at line 248.
    Found 3-bit 3-to-1 multiplexer for signal <Set_Addr_To> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Write> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Read_To_Acc> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <LDZ> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <LDW> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Inc_WZ> created at line 248.
    Found 3-bit 3-to-1 multiplexer for signal <TStates> created at line 248.
    Found 4-bit 3-to-1 multiplexer for signal <IncDec_16> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Save_ALU> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <PreserveC> created at line 248.
    Found 4-bit 3-to-1 multiplexer for signal <ALU_Op> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Jump> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <NoRead> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <IORQ> created at line 248.
    Summary:
	inferred 348 Multiplexer(s).
Unit <T80_MCode> synthesized.

Synthesizing Unit <T80_ALU>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_ALU.vhd".
        Mode = 2
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
    Found 6-bit adder for signal <n0124> created at line 104.
    Found 5-bit adder for signal <n0123> created at line 104.
    Found 3-bit adder for signal <n0122> created at line 104.
    Found 9-bit adder for signal <GND_8_o_GND_8_o_add_21_OUT> created at line 1241.
    Found 9-bit adder for signal <GND_8_o_GND_8_o_add_24_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_29_OUT<7:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_8_o_GND_8_o_sub_32_OUT<8:0>> created at line 1308.
    Found 8-bit 8-to-1 multiplexer for signal <IR[5]_GND_8_o_wide_mux_42_OUT> created at line 288.
    Found 5-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_24_o> created at line 214
    Found 4-bit comparator greater for signal <PWR_8_o_BusA[3]_LessThan_27_o> created at line 219
    Found 4-bit comparator greater for signal <GND_8_o_BusA[3]_LessThan_28_o> created at line 220
    Found 8-bit comparator greater for signal <PWR_8_o_BusA[7]_LessThan_31_o> created at line 225
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <T80_ALU> synthesized.

Synthesizing Unit <T80_Reg>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_Reg.vhd".
    Found 8x8-bit dual-port RAM <Mram_RegsH> for signal <RegsH>.
    Found 8x8-bit dual-port RAM <Mram_RegsL> for signal <RegsL>.
    Summary:
	inferred   4 RAM(s).
Unit <T80_Reg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 8x8-bit dual-port RAM                                 : 4
# Adders/Subtractors                                   : 16
 16-bit adder                                          : 4
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 1
 3-bit adder                                           : 3
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Registers                                            : 48
 1-bit register                                        : 20
 16-bit register                                       : 5
 2-bit register                                        : 3
 3-bit register                                        : 7
 4-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 11
# Comparators                                          : 6
 3-bit comparator equal                                : 2
 4-bit comparator greater                              : 2
 5-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 626
 1-bit 2-to-1 multiplexer                              : 257
 1-bit 3-to-1 multiplexer                              : 12
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 30
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 93
 3-bit 3-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 148
 4-bit 3-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 60
 8-bit 3-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 5
# Xors                                                 : 8
 1-bit xor2                                            : 2
 1-bit xor8                                            : 5
 8-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <Fp_7> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Fp_6> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Fp_5> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Fp_4> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Fp_3> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Fp_2> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Fp_1> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Fp_0> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ap_7> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ap_6> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ap_5> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ap_4> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ap_3> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ap_2> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ap_1> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ap_0> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Alternate> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <T80>.
The following registers are absorbed into counter <TState>: 1 register on signal <TState>.
Unit <T80> synthesized (advanced).

Synthesizing (advanced) Unit <T80_Reg>.
INFO:Xst:3231 - The small RAM <Mram_RegsH1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WEH_1>         | high     |
    |     addrA          | connected to signal <AddrA>         |          |
    |     diA            | connected to signal <DIH>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <AddrC>         |          |
    |     doB            | connected to signal <DOCH>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RegsL1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WEL_1>         | high     |
    |     addrA          | connected to signal <AddrA>         |          |
    |     diA            | connected to signal <DIL>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <AddrC>         |          |
    |     doB            | connected to signal <DOCL>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RegsH> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WEH_0>         | high     |
    |     addrA          | connected to signal <AddrA>         |          |
    |     diA            | connected to signal <DIH>           |          |
    |     doA            | connected to signal <DOAH>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <AddrB>         |          |
    |     doB            | connected to signal <DOBH>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RegsL> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WEL_0>         | high     |
    |     addrA          | connected to signal <AddrA>         |          |
    |     diA            | connected to signal <DIL>           |          |
    |     doA            | connected to signal <DOAL>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <AddrB>         |          |
    |     doB            | connected to signal <DOBL>          |          |
    -----------------------------------------------------------------------
Unit <T80_Reg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 8x8-bit dual-port distributed RAM                     : 4
# Adders/Subtractors                                   : 15
 16-bit adder                                          : 4
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 1
 3-bit adder                                           : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 221
 Flip-Flops                                            : 221
# Comparators                                          : 6
 3-bit comparator equal                                : 2
 4-bit comparator greater                              : 2
 5-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 639
 1-bit 2-to-1 multiplexer                              : 257
 1-bit 3-to-1 multiplexer                              : 28
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 30
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 92
 3-bit 3-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 148
 4-bit 3-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 60
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 5
# Xors                                                 : 8
 1-bit xor2                                            : 2
 1-bit xor8                                            : 5
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <T8080se> ...

Optimizing unit <T80> ...

Optimizing unit <T80_ALU> ...

Optimizing unit <T80_MCode> ...
WARNING:Xst:1710 - FF/Latch <u0/I_0> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Fp_7> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Fp_6> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Fp_5> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Fp_4> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Fp_3> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Fp_2> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Fp_1> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Fp_0> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Ap_7> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Ap_6> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Ap_5> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Ap_4> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Ap_3> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Ap_2> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Ap_1> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Ap_0> (without init value) has a constant value of 1 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/No_BTR> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Z16_r> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/BTR_r> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Alternate> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/IStatus_0> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/XY_State_1> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/XY_State_0> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/ISet_1> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Pre_XY_F_M_2> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Pre_XY_F_M_1> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/Pre_XY_F_M_0> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/R_7> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/R_6> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/R_5> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/R_4> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/R_3> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/R_2> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/R_1> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/R_0> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/I_7> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/I_6> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/I_5> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/I_4> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/I_3> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/I_2> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/I_1> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u0/M1_n> of sequential type is unconnected in block <T8080se>.
WARNING:Xst:2677 - Node <u0/RFSH_n> of sequential type is unconnected in block <T8080se>.
WARNING:Xst:1710 - FF/Latch <u0/IStatus_1> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/RegAddrC_2> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/RegAddrB_r_2> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0/RegAddrA_r_2> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u0/IntE_FF2> of sequential type is unconnected in block <T8080se>.
WARNING:Xst:2677 - Node <u0/IncDecZ> of sequential type is unconnected in block <T8080se>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u0/XY_Ind> is unconnected in block <T8080se>.
WARNING:Xst:1710 - FF/Latch <u0/ISet_0> (without init value) has a constant value of 0 in block <T8080se>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block T8080se, actual ratio is 20.
FlipFlop u0/F_0 has been replicated 1 time(s)
FlipFlop u0/IR_0 has been replicated 2 time(s)
FlipFlop u0/IR_1 has been replicated 2 time(s)
FlipFlop u0/IR_2 has been replicated 2 time(s)
FlipFlop u0/IR_3 has been replicated 4 time(s)
FlipFlop u0/IR_4 has been replicated 4 time(s)
FlipFlop u0/IR_5 has been replicated 4 time(s)
FlipFlop u0/IR_6 has been replicated 3 time(s)
FlipFlop u0/IR_7 has been replicated 3 time(s)
FlipFlop u0/MCycle_0 has been replicated 3 time(s)
FlipFlop u0/MCycle_1 has been replicated 3 time(s)
FlipFlop u0/MCycle_2 has been replicated 4 time(s)
FlipFlop u0/TState_0 has been replicated 1 time(s)
FlipFlop u0/TState_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 208
 Flip-Flops                                            : 208

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : T8080se.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1169
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 30
#      LUT2                        : 86
#      LUT3                        : 90
#      LUT4                        : 108
#      LUT5                        : 198
#      LUT6                        : 474
#      MUXCY                       : 75
#      MUXF7                       : 23
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 208
#      FDC                         : 1
#      FDCE                        : 121
#      FDE                         : 30
#      FDPE                        : 48
#      FDRE                        : 8
# RAMS                             : 22
#      RAM16X1D                    : 20
#      RAM32M                      : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 42
#      IBUF                        : 12
#      OBUF                        : 30

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             208  out of  11440     1%  
 Number of Slice LUTs:                 1037  out of   5720    18%  
    Number used as Logic:               989  out of   5720    17%  
    Number used as Memory:               48  out of   1440     3%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1076
   Number with an unused Flip Flop:     868  out of   1076    80%  
   Number with an unused LUT:            39  out of   1076     3%  
   Number of fully used LUT-FF pairs:   169  out of   1076    15%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          44
 Number of bonded IOBs:                  43  out of    102    42%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 230   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.796ns (Maximum Frequency: 84.776MHz)
   Minimum input arrival time before clock: 7.931ns
   Maximum output required time after clock: 13.222ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.796ns (frequency: 84.776MHz)
  Total number of paths / destination ports: 614631 / 461
-------------------------------------------------------------------------
Delay:               11.796ns (Levels of Logic = 19)
  Source:            u0/IR_3_1 (FF)
  Destination:       u0/Regs/Mram_RegsH11 (RAM)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: u0/IR_3_1 to u0/Regs/Mram_RegsH11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.002  u0/IR_3_1 (u0/IR_3_1)
     LUT4:I0->O            1   0.254   0.000  u0/mcode/Mmux_IR[5]_F[7]_Mux_154_o_3 (u0/mcode/Mmux_IR[5]_F[7]_Mux_154_o_3)
     MUXF7:I1->O          13   0.175   1.098  u0/mcode/Mmux_IR[5]_F[7]_Mux_154_o_2_f7 (u0/mcode/IR[5]_F[7]_Mux_154_o)
     LUT6:I5->O            3   0.254   0.766  u0/mcode/_n462911 (u0/mcode/_n46291)
     LUT6:I5->O            1   0.254   0.000  u0/mcode/_n462914_SW0_F (N385)
     MUXF7:I0->O           4   0.163   0.804  u0/mcode/_n462914_SW0 (N244)
     LUT5:I4->O            5   0.254   0.949  u0/mcode/Mmux_IncDec_1641 (u0/IncDec_16<1>)
     LUT6:I4->O           15   0.250   1.154  u0/Mmux_RegAddrA21_2 (u0/Mmux_RegAddrA211)
     RAM16X1D:A1->SPO      3   0.235   0.766  u0/Regs/Mram_RegsL1 (u0/RegBusA<0>)
     LUT2:I1->O            1   0.254   0.000  u0/Maddsub_ID16_lut<0> (u0/Maddsub_ID16_lut<0>)
     MUXCY:S->O            1   0.215   0.000  u0/Maddsub_ID16_cy<0> (u0/Maddsub_ID16_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  u0/Maddsub_ID16_cy<1> (u0/Maddsub_ID16_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  u0/Maddsub_ID16_cy<2> (u0/Maddsub_ID16_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  u0/Maddsub_ID16_cy<3> (u0/Maddsub_ID16_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  u0/Maddsub_ID16_cy<4> (u0/Maddsub_ID16_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  u0/Maddsub_ID16_cy<5> (u0/Maddsub_ID16_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  u0/Maddsub_ID16_cy<6> (u0/Maddsub_ID16_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  u0/Maddsub_ID16_cy<7> (u0/Maddsub_ID16_cy<7>)
     XORCY:CI->O           1   0.206   0.682  u0/Maddsub_ID16_xor<8> (u0/ID16<8>)
     LUT5:I4->O            2   0.254   0.725  u0/Mmux_RegDIH1 (u0/RegDIH<0>)
     RAM32M:DIA0               0.394          u0/Regs/Mram_RegsH11
    ----------------------------------------
    Total                     11.796ns (3.850ns logic, 7.946ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 644 / 499
-------------------------------------------------------------------------
Offset:              7.931ns (Levels of Logic = 5)
  Source:            READY (PAD)
  Destination:       u0/Regs/Mram_RegsH121 (RAM)
  Destination Clock: CLK rising

  Data Path: READY to u0/Regs/Mram_RegsH121
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   1.186  READY_IBUF (READY_IBUF)
     LUT4:I0->O           21   0.254   1.586  u0/TState[2]_WAIT_n_AND_35_o1 (u0/TState[2]_WAIT_n_AND_35_o)
     LUT5:I1->O            1   0.254   0.682  u0/Regs/WEH_011_SW0 (N60)
     LUT6:I5->O            2   0.254   0.726  u0/Regs/WEH_011 (u0/Regs/WEH_011)
     LUT5:I4->O           11   0.254   1.038  u0/Regs/WEH_01 (u0/Regs/WEH_0)
     RAM16X1D:WE               0.369          u0/Regs/Mram_RegsH3
    ----------------------------------------
    Total                      7.931ns (2.713ns logic, 5.218ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 945 / 29
-------------------------------------------------------------------------
Offset:              13.222ns (Levels of Logic = 9)
  Source:            u0/IR_7 (FF)
  Destination:       DO<6> (PAD)
  Source Clock:      CLK rising

  Data Path: u0/IR_7 to DO<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            43   0.525   2.134  u0/IR_7 (u0/IR_7)
     LUT5:I0->O           11   0.254   1.039  u0/mcode/_n3287<7>221 (u0/mcode/_n3287<7>22)
     LUT4:I3->O            4   0.254   0.804  u0/mcode/_n10353<7>1 (u0/mcode/_n10353)
     LUT6:I5->O            1   0.254   0.682  u0/mcode/Mmux_Write42 (u0/mcode/Mmux_Write41)
     LUT5:I4->O            1   0.254   0.682  u0/mcode/Mmux_Write43_SW0 (N413)
     LUT6:I5->O            2   0.254   0.834  u0/mcode/Mmux_Write43 (u0/mcode/Mmux_Write42)
     LUT5:I3->O            1   0.250   0.000  u0/mcode/Mmux_Write45_G (N442)
     MUXF7:I1->O           6   0.175   0.984  u0/mcode/Mmux_Write45 (Write)
     LUT6:I4->O            1   0.250   0.681  Mmux_DO<6>11 (DO_6_OBUF)
     OBUF:I->O                 2.912          DO_6_OBUF (DO<6>)
    ----------------------------------------
    Total                     13.222ns (5.382ns logic, 7.840ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.796|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.54 secs
 
--> 


Total memory usage is 431940 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :    8 (   0 filtered)

