-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus II 64-Bit Version 14.1 (Build Build 186 12/03/2014)
-- Created on Wed Dec  2 19:39:33 2015

COMPONENT IZK
	GENERIC ( DATA_WIDTH : INTEGER := 40; ADDR_WIDTH : INTEGER := 10 );
	PORT
	(
		clk		:	 IN STD_LOGIC;
		reset		:	 IN STD_LOGIC;
		sw		:	 IN STD_LOGIC;
		waddr		:	 OUT NATURAL;
		data		:	 OUT STD_LOGIC_VECTOR(data_width-1 DOWNTO 0);
		we		:	 OUT STD_LOGIC;
		queue		:	 OUT NATURAL;
		debug		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END COMPONENT;