

================================================================
== Vitis HLS Report for 'message_passing_one_node_vec'
================================================================
* Date:           Sat Oct 30 13:57:54 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.610 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      107|      507|  1.070 us|  5.070 us|  107|  507|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_186_1_VITIS_LOOP_192_2  |      104|      504|         6|          1|          1|  100 ~ 500|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 9 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.61>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%nd_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %nd_offset"   --->   Operation 10 'read' 'nd_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%nd_offset_cast1 = zext i5 %nd_offset_read"   --->   Operation 11 'zext' 'nd_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %nd_offset_read, i2 0" [GIN_compute.cpp:183]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i7 %shl_ln" [GIN_compute.cpp:183]   --->   Operation 13 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%sub_ln183 = sub i8 %zext_ln183, i8 %nd_offset_cast1" [GIN_compute.cpp:183]   --->   Operation 14 'sub' 'sub_ln183' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i8 %sub_ln183" [GIN_compute.cpp:183]   --->   Operation 15 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%degree_table_addr = getelementptr i32 %degree_table, i64 0, i64 %sext_ln183" [GIN_compute.cpp:183]   --->   Operation 16 'getelementptr' 'degree_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.20ns)   --->   "%total_neigh = load i10 %degree_table_addr" [GIN_compute.cpp:183]   --->   Operation 17 'load' 'total_neigh' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln184 = add i8 %sub_ln183, i8 1" [GIN_compute.cpp:184]   --->   Operation 18 'add' 'add_ln184' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln184 = sext i8 %add_ln184" [GIN_compute.cpp:184]   --->   Operation 19 'sext' 'sext_ln184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%degree_table_addr_7 = getelementptr i32 %degree_table, i64 0, i64 %sext_ln184" [GIN_compute.cpp:184]   --->   Operation 20 'getelementptr' 'degree_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.20ns)   --->   "%start_idx = load i10 %degree_table_addr_7" [GIN_compute.cpp:184]   --->   Operation 21 'load' 'start_idx' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %message_tb, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @edge_attr_0, void @edge_attr_1, void @edge_attr_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.20ns)   --->   "%total_neigh = load i10 %degree_table_addr" [GIN_compute.cpp:183]   --->   Operation 24 'load' 'total_neigh' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_2 : Operation 25 [1/2] (1.20ns)   --->   "%start_idx = load i10 %degree_table_addr_7" [GIN_compute.cpp:184]   --->   Operation 25 'load' 'start_idx' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i32 %start_idx" [GIN_compute.cpp:186]   --->   Operation 26 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cast = zext i32 %total_neigh" [GIN_compute.cpp:183]   --->   Operation 27 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.17ns)   --->   "%bound = mul i39 %cast, i39 100" [GIN_compute.cpp:183]   --->   Operation 28 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln186 = br void" [GIN_compute.cpp:186]   --->   Operation 29 'br' 'br_ln186' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.88>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i39 0, void %.lr.ph, i39 %add_ln186_2, void %.split6" [GIN_compute.cpp:186]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %.lr.ph, i32 %select_ln186_2, void %.split6" [GIN_compute.cpp:186]   --->   Operation 31 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%dim = phi i7 0, void %.lr.ph, i7 %add_ln192, void %.split6" [GIN_compute.cpp:192]   --->   Operation 32 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.95ns)   --->   "%add_ln186_2 = add i39 %indvar_flatten, i39 1" [GIN_compute.cpp:186]   --->   Operation 33 'add' 'add_ln186_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i32 %i" [GIN_compute.cpp:189]   --->   Operation 34 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln189, i1 0" [GIN_compute.cpp:189]   --->   Operation 35 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.03ns)   --->   "%icmp_ln186 = icmp_eq  i39 %indvar_flatten, i39 %bound" [GIN_compute.cpp:186]   --->   Operation 36 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %icmp_ln186, void %.split6, void %._crit_edge.loopexit" [GIN_compute.cpp:186]   --->   Operation 37 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.88ns)   --->   "%add_ln186 = add i32 %i, i32 1" [GIN_compute.cpp:186]   --->   Operation 38 'add' 'add_ln186' <Predicate = (!icmp_ln186)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.59ns)   --->   "%icmp_ln192 = icmp_eq  i7 %dim, i7 100" [GIN_compute.cpp:192]   --->   Operation 39 'icmp' 'icmp_ln192' <Predicate = (!icmp_ln186)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln186 = select i1 %icmp_ln192, i7 0, i7 %dim" [GIN_compute.cpp:186]   --->   Operation 40 'select' 'select_ln186' <Predicate = (!icmp_ln186)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_1)   --->   "%trunc_ln189_1 = trunc i32 %add_ln186" [GIN_compute.cpp:189]   --->   Operation 41 'trunc' 'trunc_ln189_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_1)   --->   "%shl_ln189_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln189_1, i1 0" [GIN_compute.cpp:189]   --->   Operation 42 'bitconcatenate' 'shl_ln189_mid1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_1)   --->   "%select_ln186_1 = select i1 %icmp_ln192, i13 %shl_ln189_mid1, i13 %shl_ln5" [GIN_compute.cpp:186]   --->   Operation 43 'select' 'select_ln186_1' <Predicate = (!icmp_ln186)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln186_1 = add i13 %select_ln186_1, i13 %trunc_ln186" [GIN_compute.cpp:186]   --->   Operation 44 'add' 'add_ln186_1' <Predicate = (!icmp_ln186)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i13 %add_ln186_1" [GIN_compute.cpp:186]   --->   Operation 45 'zext' 'zext_ln186' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%neighbor_table_addr = getelementptr i8 %neighbor_table, i64 0, i64 %zext_ln186" [GIN_compute.cpp:189]   --->   Operation 46 'getelementptr' 'neighbor_table_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (1.24ns)   --->   "%neighbor_table_load = load i13 %neighbor_table_addr" [GIN_compute.cpp:186]   --->   Operation 47 'load' 'neighbor_table_load' <Predicate = (!icmp_ln186)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_3 : Operation 48 [1/1] (0.22ns)   --->   "%select_ln186_2 = select i1 %icmp_ln192, i32 %add_ln186, i32 %i" [GIN_compute.cpp:186]   --->   Operation 48 'select' 'select_ln186_2' <Predicate = (!icmp_ln186)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln192 = add i7 %select_ln186, i7 1" [GIN_compute.cpp:192]   --->   Operation 49 'add' 'add_ln192' <Predicate = (!icmp_ln186)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.24>
ST_4 : Operation 50 [1/2] (1.24ns)   --->   "%neighbor_table_load = load i13 %neighbor_table_addr" [GIN_compute.cpp:186]   --->   Operation 50 'load' 'neighbor_table_load' <Predicate = (!icmp_ln186)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %neighbor_table_load"   --->   Operation 51 'zext' 'zext_ln703' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_4 : Operation 52 [3/3] (0.99ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i15 %zext_ln703, i15 100"   --->   Operation 52 'mul' 'mul_ln703' <Predicate = (!icmp_ln186)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 53 [2/3] (0.99ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i15 %zext_ln703, i15 100"   --->   Operation 53 'mul' 'mul_ln703' <Predicate = (!icmp_ln186)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 54 [1/3] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i15 %zext_ln703, i15 100"   --->   Operation 54 'mul' 'mul_ln703' <Predicate = (!icmp_ln186)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i7 %select_ln186"   --->   Operation 55 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_1 = add i15 %mul_ln703, i15 %zext_ln703_1"   --->   Operation 56 'add' 'add_ln703_1' <Predicate = (!icmp_ln186)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.51>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i7 %select_ln186" [GIN_compute.cpp:192]   --->   Operation 57 'zext' 'zext_ln192' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 58 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_1 = add i15 %mul_ln703, i15 %zext_ln703_1"   --->   Operation 58 'add' 'add_ln703_1' <Predicate = (!icmp_ln186)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i15 %add_ln703_1"   --->   Operation 59 'zext' 'zext_ln703_2' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%message_tb_addr = getelementptr i32 %message_tb, i64 0, i64 %zext_ln703_2"   --->   Operation 60 'getelementptr' 'message_tb_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%emb_vec_addr = getelementptr i32 %emb_vec, i64 0, i64 %zext_ln192"   --->   Operation 61 'getelementptr' 'emb_vec_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (0.60ns)   --->   "%msg_V = load i7 %emb_vec_addr"   --->   Operation 62 'load' 'msg_V' <Predicate = (!icmp_ln186)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 63 [2/2] (1.86ns)   --->   "%message_tb_load = load i15 %message_tb_addr"   --->   Operation 63 'load' 'message_tb_load' <Predicate = (!icmp_ln186)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>

State 8 <SV = 7> <Delay = 4.61>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_186_1_VITIS_LOOP_192_2_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 500, i64 300"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln192 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [GIN_compute.cpp:192]   --->   Operation 66 'specpipeline' 'specpipeline_ln192' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [GIN_compute.cpp:192]   --->   Operation 67 'specloopname' 'specloopname_ln192' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 68 [1/2] (0.60ns)   --->   "%msg_V = load i7 %emb_vec_addr"   --->   Operation 68 'load' 'msg_V' <Predicate = (!icmp_ln186)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%trunc_ln204 = trunc i32 %msg_V" [GIN_compute.cpp:204]   --->   Operation 69 'trunc' 'trunc_ln204' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %msg_V, i32 31"   --->   Operation 70 'bitselect' 'tmp' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%msg_V_1 = select i1 %tmp, i31 0, i31 %trunc_ln204" [GIN_compute.cpp:205]   --->   Operation 71 'select' 'msg_V_1' <Predicate = (!icmp_ln186)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%zext_ln204 = zext i31 %msg_V_1" [GIN_compute.cpp:204]   --->   Operation 72 'zext' 'zext_ln204' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 73 [1/2] (1.86ns)   --->   "%message_tb_load = load i15 %message_tb_addr"   --->   Operation 73 'load' 'message_tb_load' <Predicate = (!icmp_ln186)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_8 : Operation 74 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln703 = add i32 %message_tb_load, i32 %zext_ln204"   --->   Operation 74 'add' 'add_ln703' <Predicate = (!icmp_ln186)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (1.86ns)   --->   "%store_ln703 = store i32 %add_ln703, i15 %message_tb_addr"   --->   Operation 75 'store' 'store_ln703' <Predicate = (!icmp_ln186)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln186)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln209 = ret" [GIN_compute.cpp:209]   --->   Operation 77 'ret' 'ret_ln209' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.61ns
The critical path consists of the following:
	wire read on port 'nd_offset' [8]  (0 ns)
	'sub' operation ('sub_ln183', GIN_compute.cpp:183) [14]  (0.706 ns)
	'add' operation ('add_ln184', GIN_compute.cpp:184) [18]  (0.705 ns)
	'getelementptr' operation ('degree_table_addr_7', GIN_compute.cpp:184) [20]  (0 ns)
	'load' operation ('start_idx', GIN_compute.cpp:184) on array 'degree_table' [21]  (1.2 ns)

 <State 2>: 4.37ns
The critical path consists of the following:
	'load' operation ('total_neigh', GIN_compute.cpp:183) on array 'degree_table' [17]  (1.2 ns)
	'mul' operation ('bound', GIN_compute.cpp:183) [24]  (3.17 ns)

 <State 3>: 2.88ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:186) with incoming values : ('select_ln186_2', GIN_compute.cpp:186) [28]  (0 ns)
	'add' operation ('add_ln186', GIN_compute.cpp:186) [36]  (0.88 ns)
	'select' operation ('select_ln186_1', GIN_compute.cpp:186) [43]  (0 ns)
	'add' operation ('add_ln186_1', GIN_compute.cpp:186) [44]  (0.755 ns)
	'getelementptr' operation ('neighbor_table_addr', GIN_compute.cpp:189) [46]  (0 ns)
	'load' operation ('neighbor_table_load', GIN_compute.cpp:186) on array 'neighbor_table' [47]  (1.25 ns)

 <State 4>: 2.24ns
The critical path consists of the following:
	'load' operation ('neighbor_table_load', GIN_compute.cpp:186) on array 'neighbor_table' [47]  (1.25 ns)
	'mul' operation of DSP[53] ('mul_ln703') [49]  (0.996 ns)

 <State 5>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('mul_ln703') [49]  (0.996 ns)

 <State 6>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('mul_ln703') [49]  (0 ns)
	'add' operation of DSP[53] ('add_ln703_1') [53]  (0.645 ns)

 <State 7>: 2.51ns
The critical path consists of the following:
	'add' operation of DSP[53] ('add_ln703_1') [53]  (0.645 ns)
	'getelementptr' operation ('message_tb_addr') [55]  (0 ns)
	'load' operation ('message_tb_load') on array 'message_tb' [64]  (1.86 ns)

 <State 8>: 4.61ns
The critical path consists of the following:
	'load' operation ('message_tb_load') on array 'message_tb' [64]  (1.86 ns)
	'add' operation ('add_ln703') [65]  (0.88 ns)
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'message_tb' [66]  (1.86 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
