<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CoreResetP</name><vendor>Actel</vendor><library>DirectCore</library><version>7.1.100</version><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\vlog\core\coreresetp.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>rtl\vlog\core\coreresetp_pcie_hotreset.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>