// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/20/2020 15:21:16"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopLevel (
	SW,
	KEY,
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR,
	entrada_A,
	entrada_B,
	saida_ULA,
	dataout,
	pc);
input 	[4:0] SW;
input 	[3:0] KEY;
input 	CLOCK_50;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;
output 	[9:0] entrada_A;
output 	[9:0] entrada_B;
output 	[9:0] saida_ULA;
output 	[9:0] dataout;
output 	[9:0] pc;

// Design Ports Information
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[0]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[1]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[3]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[4]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[5]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[6]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[7]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[8]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[9]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[1]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[2]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[3]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[4]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[5]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[6]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[8]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[9]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[0]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[1]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[2]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[4]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[5]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[6]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[7]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[8]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[9]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[0]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[1]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[2]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[3]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[4]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[6]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[7]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[8]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[9]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[8]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[9]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \Processador|FD|FETCH|SOMA|Add0~1_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~2 ;
wire \Processador|FD|FETCH|SOMA|Add0~5_sumout ;
wire \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ;
wire \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ;
wire \Processador|FD|FETCH|ROM|memROM~9_combout ;
wire \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ;
wire \Processador|FD|FETCH|ROM|memROM~2_combout ;
wire \Processador|FD|FETCH|ROM|memROM~3_combout ;
wire \Processador|FD|FETCH|ROM|memROM~4_combout ;
wire \Processador|FD|FETCH|ROM|memROM~5_combout ;
wire \~GND~combout ;
wire \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ;
wire \Processador|FD|FETCH|ROM|memROM~6_combout ;
wire \Processador|FD|FETCH|ROM|memROM~7_combout ;
wire \Processador|UC|palavraControle[7]~15_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[8]~6_combout ;
wire \Processador|FD|BancoReg|registrador~202_combout ;
wire \Processador|FD|BancoReg|registrador~33_q ;
wire \Processador|FD|BancoReg|registrador~203_combout ;
wire \Processador|FD|BancoReg|registrador~23_q ;
wire \Processador|FD|FETCH|ROM|memROM~11_combout ;
wire \Processador|FD|FETCH|ROM|memROM~12_combout ;
wire \Processador|FD|BancoReg|registrador~201_combout ;
wire \Processador|FD|BancoReg|registrador~173_q ;
wire \Processador|FD|BancoReg|registrador~193_combout ;
wire \Processador|FD|BancoReg|registrador~200_combout ;
wire \Processador|FD|BancoReg|registrador~93_q ;
wire \Processador|FD|BancoReg|registrador~183_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[3]~0_combout ;
wire \Processador|FD|BancoReg|registrador~168_q ;
wire \Processador|FD|BancoReg|registrador~28_q ;
wire \Processador|FD|BancoReg|registrador~188_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[3]~1_combout ;
wire \Processador|FD|BancoReg|registrador~18_q ;
wire \Processador|FD|BancoReg|registrador~88_q ;
wire \Processador|FD|BancoReg|registrador~178_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[2]~8_combout ;
wire \Processador|FD|BancoReg|registrador~27_q ;
wire \Processador|FD|BancoReg|registrador~17_q ;
wire \Processador|FD|BancoReg|registrador~167_q ;
wire \Processador|FD|BancoReg|registrador~187_combout ;
wire \Processador|FD|BancoReg|registrador~87_q ;
wire \Processador|FD|BancoReg|registrador~177_combout ;
wire \Processador|UC|palavraControle[8]~5_combout ;
wire \Processador|FD|BancoReg|registrador~169_q ;
wire \Processador|FD|BancoReg|registrador~29_q ;
wire \Processador|FD|BancoReg|registrador~189_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[4]~2_combout ;
wire \Processador|FD|BancoReg|registrador~19_q ;
wire \Processador|FD|BancoReg|registrador~89_q ;
wire \Processador|FD|BancoReg|registrador~197_combout ;
wire \Processador|FD|ULA|Equal8~2_combout ;
wire \Processador|FD|BancoReg|registrador~170_q ;
wire \Processador|FD|BancoReg|registrador~30_q ;
wire \Processador|FD|BancoReg|registrador~20_q ;
wire \Processador|FD|BancoReg|registrador~190_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[5]~3_combout ;
wire \Processador|FD|BancoReg|registrador~90_q ;
wire \Processador|FD|BancoReg|registrador~180_combout ;
wire \Processador|FD|BancoReg|registrador~21_q ;
wire \Processador|FD|BancoReg|registrador~31_q ;
wire \Processador|FD|BancoReg|registrador~171_q ;
wire \Processador|FD|BancoReg|registrador~191_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[6]~4_combout ;
wire \Processador|FD|BancoReg|registrador~91_q ;
wire \Processador|FD|BancoReg|registrador~181_combout ;
wire \Processador|FD|BancoReg|registrador~172_q ;
wire \Processador|FD|BancoReg|registrador~22DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~32_q ;
wire \Processador|FD|BancoReg|registrador~192_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[7]~5_combout ;
wire \Processador|FD|BancoReg|registrador~92_q ;
wire \Processador|FD|BancoReg|registrador~22_q ;
wire \Processador|FD|BancoReg|registrador~182_combout ;
wire \Processador|FD|ULA|Equal8~3_combout ;
wire \Processador|FD|BancoReg|registrador~165_q ;
wire \Processador|FD|BancoReg|registrador~25_q ;
wire \Processador|FD|BancoReg|registrador~15_q ;
wire \Processador|FD|BancoReg|registrador~185_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[0]~10_combout ;
wire \Processador|FD|BancoReg|registrador~15DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~85_q ;
wire \Processador|FD|BancoReg|registrador~175_combout ;
wire \Processador|FD|BancoReg|registrador~166_q ;
wire \Processador|FD|BancoReg|registrador~26_q ;
wire \Processador|FD|BancoReg|registrador~186_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[1]~9_combout ;
wire \Processador|FD|BancoReg|registrador~16_q ;
wire \Processador|FD|BancoReg|registrador~86_q ;
wire \Processador|FD|BancoReg|registrador~176_combout ;
wire \Processador|UC|palavraControle[8]~4_combout ;
wire \Processador|UC|palavraControle[8]~0_combout ;
wire \Processador|UC|palavraControle[8]~6_combout ;
wire \Processador|FD|BancoReg|registrador~179_combout ;
wire \Processador|UC|palavraControle[8]~7_combout ;
wire \Processador|UC|palavraControle[8]~8_combout ;
wire \Processador|FD|BancoReg|registrador~195_combout ;
wire \Processador|FD|ULA|Equal8~0_combout ;
wire \Processador|UC|palavraControle[8]~1_combout ;
wire \Processador|UC|palavraControle[8]~2_combout ;
wire \Processador|FD|BancoReg|registrador~24_q ;
wire \Processador|FD|BancoReg|registrador~174_q ;
wire \Processador|FD|BancoReg|registrador~34_q ;
wire \Processador|FD|BancoReg|registrador~194_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[9]~7_combout ;
wire \Processador|FD|BancoReg|registrador~94_q ;
wire \Processador|FD|BancoReg|registrador~196_combout ;
wire \Processador|FD|ULA|Equal8~1_combout ;
wire \Processador|UC|palavraControle[8]~3_combout ;
wire \Processador|UC|palavraControle[8]~10_combout ;
wire \Processador|FD|FETCH|ROM|memROM~10_combout ;
wire \Processador|FD|BancoReg|registrador~198_combout ;
wire \Processador|FD|ULA|Equal8~4_combout ;
wire \Processador|UC|palavraControle[8]~9_combout ;
wire \Processador|UC|palavraControle[8]~12_combout ;
wire \Processador|FD|BancoReg|registrador~199_combout ;
wire \Processador|FD|ULA|Equal8~5_combout ;
wire \Processador|UC|palavraControle[8]~11_combout ;
wire \Processador|UC|palavraControle[8]~13_combout ;
wire \Processador|UC|palavraControle[8]~14_combout ;
wire \Processador|FD|FETCH|SOMA|Add0~6 ;
wire \Processador|FD|FETCH|SOMA|Add0~9_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~10 ;
wire \Processador|FD|FETCH|SOMA|Add0~13_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~14 ;
wire \Processador|FD|FETCH|SOMA|Add0~17_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~18 ;
wire \Processador|FD|FETCH|SOMA|Add0~21_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~22 ;
wire \Processador|FD|FETCH|SOMA|Add0~25_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~26 ;
wire \Processador|FD|FETCH|SOMA|Add0~29_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~30 ;
wire \Processador|FD|FETCH|SOMA|Add0~33_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~34 ;
wire \Processador|FD|FETCH|SOMA|Add0~37_sumout ;
wire \Processador|FD|FETCH|ROM|memROM~1_combout ;
wire \Processador|FD|FETCH|ROM|memROM~0_combout ;
wire \Processador|FD|FETCH|ROM|memROM~8_combout ;
wire \DECODER|Equal1~0_combout ;
wire \SEGU|process_0~0_combout ;
wire \showHEX0|saida7seg[0]~0_combout ;
wire \showHEX0|saida7seg[1]~1_combout ;
wire \showHEX0|saida7seg[2]~2_combout ;
wire \showHEX0|saida7seg[3]~3_combout ;
wire \showHEX0|saida7seg[4]~4_combout ;
wire \showHEX0|saida7seg[5]~5_combout ;
wire \showHEX0|saida7seg[6]~6_combout ;
wire \Processador|FD|BancoReg|registrador~184_combout ;
wire \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ;
wire \Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q ;
wire \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ;
wire \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ;
wire \Processador|FD|FETCH|PC|DOUT[8]~DUPLICATE_q ;
wire \Processador|FD|FETCH|PC|DOUT[9]~DUPLICATE_q ;
wire [3:0] \SEGU|DOUT ;
wire [9:0] \Processador|FD|FETCH|PC|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(vcc),
	.oe(\DECODER|Equal1~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(!\DECODER|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "true";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(!\DECODER|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "true";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(!\DECODER|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "true";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(!\DECODER|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "true";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(!\DECODER|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "true";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(!\DECODER|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "true";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(!\DECODER|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "true";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\showHEX0|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\showHEX0|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\showHEX0|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\showHEX0|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\showHEX0|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\showHEX0|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\showHEX0|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\DECODER|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N42
cyclonev_io_obuf \entrada_A[0]~output (
	.i(\Processador|FD|BancoReg|registrador~175_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[0]),
	.obar());
// synopsys translate_off
defparam \entrada_A[0]~output .bus_hold = "false";
defparam \entrada_A[0]~output .open_drain_output = "false";
defparam \entrada_A[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \entrada_A[1]~output (
	.i(\Processador|FD|BancoReg|registrador~176_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[1]),
	.obar());
// synopsys translate_off
defparam \entrada_A[1]~output .bus_hold = "false";
defparam \entrada_A[1]~output .open_drain_output = "false";
defparam \entrada_A[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \entrada_A[2]~output (
	.i(\Processador|FD|BancoReg|registrador~177_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[2]),
	.obar());
// synopsys translate_off
defparam \entrada_A[2]~output .bus_hold = "false";
defparam \entrada_A[2]~output .open_drain_output = "false";
defparam \entrada_A[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N76
cyclonev_io_obuf \entrada_A[3]~output (
	.i(\Processador|FD|BancoReg|registrador~178_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[3]),
	.obar());
// synopsys translate_off
defparam \entrada_A[3]~output .bus_hold = "false";
defparam \entrada_A[3]~output .open_drain_output = "false";
defparam \entrada_A[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \entrada_A[4]~output (
	.i(\Processador|FD|BancoReg|registrador~179_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[4]),
	.obar());
// synopsys translate_off
defparam \entrada_A[4]~output .bus_hold = "false";
defparam \entrada_A[4]~output .open_drain_output = "false";
defparam \entrada_A[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \entrada_A[5]~output (
	.i(\Processador|FD|BancoReg|registrador~180_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[5]),
	.obar());
// synopsys translate_off
defparam \entrada_A[5]~output .bus_hold = "false";
defparam \entrada_A[5]~output .open_drain_output = "false";
defparam \entrada_A[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \entrada_A[6]~output (
	.i(\Processador|FD|BancoReg|registrador~181_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[6]),
	.obar());
// synopsys translate_off
defparam \entrada_A[6]~output .bus_hold = "false";
defparam \entrada_A[6]~output .open_drain_output = "false";
defparam \entrada_A[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N19
cyclonev_io_obuf \entrada_A[7]~output (
	.i(\Processador|FD|BancoReg|registrador~182_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[7]),
	.obar());
// synopsys translate_off
defparam \entrada_A[7]~output .bus_hold = "false";
defparam \entrada_A[7]~output .open_drain_output = "false";
defparam \entrada_A[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \entrada_A[8]~output (
	.i(\Processador|FD|BancoReg|registrador~183_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[8]),
	.obar());
// synopsys translate_off
defparam \entrada_A[8]~output .bus_hold = "false";
defparam \entrada_A[8]~output .open_drain_output = "false";
defparam \entrada_A[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \entrada_A[9]~output (
	.i(\Processador|FD|BancoReg|registrador~184_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[9]),
	.obar());
// synopsys translate_off
defparam \entrada_A[9]~output .bus_hold = "false";
defparam \entrada_A[9]~output .open_drain_output = "false";
defparam \entrada_A[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \entrada_B[0]~output (
	.i(\Processador|FD|BancoReg|registrador~185_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[0]),
	.obar());
// synopsys translate_off
defparam \entrada_B[0]~output .bus_hold = "false";
defparam \entrada_B[0]~output .open_drain_output = "false";
defparam \entrada_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \entrada_B[1]~output (
	.i(\Processador|FD|BancoReg|registrador~186_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[1]),
	.obar());
// synopsys translate_off
defparam \entrada_B[1]~output .bus_hold = "false";
defparam \entrada_B[1]~output .open_drain_output = "false";
defparam \entrada_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N59
cyclonev_io_obuf \entrada_B[2]~output (
	.i(\Processador|FD|BancoReg|registrador~187_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[2]),
	.obar());
// synopsys translate_off
defparam \entrada_B[2]~output .bus_hold = "false";
defparam \entrada_B[2]~output .open_drain_output = "false";
defparam \entrada_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N2
cyclonev_io_obuf \entrada_B[3]~output (
	.i(\Processador|FD|BancoReg|registrador~188_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[3]),
	.obar());
// synopsys translate_off
defparam \entrada_B[3]~output .bus_hold = "false";
defparam \entrada_B[3]~output .open_drain_output = "false";
defparam \entrada_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N2
cyclonev_io_obuf \entrada_B[4]~output (
	.i(\Processador|FD|BancoReg|registrador~189_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[4]),
	.obar());
// synopsys translate_off
defparam \entrada_B[4]~output .bus_hold = "false";
defparam \entrada_B[4]~output .open_drain_output = "false";
defparam \entrada_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N59
cyclonev_io_obuf \entrada_B[5]~output (
	.i(\Processador|FD|BancoReg|registrador~190_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[5]),
	.obar());
// synopsys translate_off
defparam \entrada_B[5]~output .bus_hold = "false";
defparam \entrada_B[5]~output .open_drain_output = "false";
defparam \entrada_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \entrada_B[6]~output (
	.i(\Processador|FD|BancoReg|registrador~191_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[6]),
	.obar());
// synopsys translate_off
defparam \entrada_B[6]~output .bus_hold = "false";
defparam \entrada_B[6]~output .open_drain_output = "false";
defparam \entrada_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N93
cyclonev_io_obuf \entrada_B[7]~output (
	.i(\Processador|FD|BancoReg|registrador~192_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[7]),
	.obar());
// synopsys translate_off
defparam \entrada_B[7]~output .bus_hold = "false";
defparam \entrada_B[7]~output .open_drain_output = "false";
defparam \entrada_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \entrada_B[8]~output (
	.i(\Processador|FD|BancoReg|registrador~193_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[8]),
	.obar());
// synopsys translate_off
defparam \entrada_B[8]~output .bus_hold = "false";
defparam \entrada_B[8]~output .open_drain_output = "false";
defparam \entrada_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N19
cyclonev_io_obuf \entrada_B[9]~output (
	.i(\Processador|FD|BancoReg|registrador~194_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[9]),
	.obar());
// synopsys translate_off
defparam \entrada_B[9]~output .bus_hold = "false";
defparam \entrada_B[9]~output .open_drain_output = "false";
defparam \entrada_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \saida_ULA[0]~output (
	.i(\Processador|FD|BancoReg|registrador~185_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[0]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[0]~output .bus_hold = "false";
defparam \saida_ULA[0]~output .open_drain_output = "false";
defparam \saida_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \saida_ULA[1]~output (
	.i(\Processador|FD|BancoReg|registrador~186_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[1]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[1]~output .bus_hold = "false";
defparam \saida_ULA[1]~output .open_drain_output = "false";
defparam \saida_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \saida_ULA[2]~output (
	.i(\Processador|FD|BancoReg|registrador~187_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[2]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[2]~output .bus_hold = "false";
defparam \saida_ULA[2]~output .open_drain_output = "false";
defparam \saida_ULA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N53
cyclonev_io_obuf \saida_ULA[3]~output (
	.i(\Processador|FD|BancoReg|registrador~188_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[3]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[3]~output .bus_hold = "false";
defparam \saida_ULA[3]~output .open_drain_output = "false";
defparam \saida_ULA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N36
cyclonev_io_obuf \saida_ULA[4]~output (
	.i(\Processador|FD|BancoReg|registrador~189_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[4]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[4]~output .bus_hold = "false";
defparam \saida_ULA[4]~output .open_drain_output = "false";
defparam \saida_ULA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N76
cyclonev_io_obuf \saida_ULA[5]~output (
	.i(\Processador|FD|BancoReg|registrador~190_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[5]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[5]~output .bus_hold = "false";
defparam \saida_ULA[5]~output .open_drain_output = "false";
defparam \saida_ULA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \saida_ULA[6]~output (
	.i(\Processador|FD|BancoReg|registrador~191_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[6]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[6]~output .bus_hold = "false";
defparam \saida_ULA[6]~output .open_drain_output = "false";
defparam \saida_ULA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N76
cyclonev_io_obuf \saida_ULA[7]~output (
	.i(\Processador|FD|BancoReg|registrador~192_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[7]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[7]~output .bus_hold = "false";
defparam \saida_ULA[7]~output .open_drain_output = "false";
defparam \saida_ULA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \saida_ULA[8]~output (
	.i(\Processador|FD|BancoReg|registrador~193_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[8]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[8]~output .bus_hold = "false";
defparam \saida_ULA[8]~output .open_drain_output = "false";
defparam \saida_ULA[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N36
cyclonev_io_obuf \saida_ULA[9]~output (
	.i(\Processador|FD|BancoReg|registrador~194_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[9]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[9]~output .bus_hold = "false";
defparam \saida_ULA[9]~output .open_drain_output = "false";
defparam \saida_ULA[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \dataout[0]~output (
	.i(\Processador|FD|BancoReg|registrador~185_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[0]),
	.obar());
// synopsys translate_off
defparam \dataout[0]~output .bus_hold = "false";
defparam \dataout[0]~output .open_drain_output = "false";
defparam \dataout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \dataout[1]~output (
	.i(\Processador|FD|BancoReg|registrador~186_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[1]),
	.obar());
// synopsys translate_off
defparam \dataout[1]~output .bus_hold = "false";
defparam \dataout[1]~output .open_drain_output = "false";
defparam \dataout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N93
cyclonev_io_obuf \dataout[2]~output (
	.i(\Processador|FD|BancoReg|registrador~187_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[2]),
	.obar());
// synopsys translate_off
defparam \dataout[2]~output .bus_hold = "false";
defparam \dataout[2]~output .open_drain_output = "false";
defparam \dataout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N19
cyclonev_io_obuf \dataout[3]~output (
	.i(\Processador|FD|BancoReg|registrador~188_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[3]),
	.obar());
// synopsys translate_off
defparam \dataout[3]~output .bus_hold = "false";
defparam \dataout[3]~output .open_drain_output = "false";
defparam \dataout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N19
cyclonev_io_obuf \dataout[4]~output (
	.i(\Processador|FD|BancoReg|registrador~189_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[4]),
	.obar());
// synopsys translate_off
defparam \dataout[4]~output .bus_hold = "false";
defparam \dataout[4]~output .open_drain_output = "false";
defparam \dataout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N19
cyclonev_io_obuf \dataout[5]~output (
	.i(\Processador|FD|BancoReg|registrador~190_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[5]),
	.obar());
// synopsys translate_off
defparam \dataout[5]~output .bus_hold = "false";
defparam \dataout[5]~output .open_drain_output = "false";
defparam \dataout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \dataout[6]~output (
	.i(\Processador|FD|BancoReg|registrador~191_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[6]),
	.obar());
// synopsys translate_off
defparam \dataout[6]~output .bus_hold = "false";
defparam \dataout[6]~output .open_drain_output = "false";
defparam \dataout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \dataout[7]~output (
	.i(\Processador|FD|BancoReg|registrador~192_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[7]),
	.obar());
// synopsys translate_off
defparam \dataout[7]~output .bus_hold = "false";
defparam \dataout[7]~output .open_drain_output = "false";
defparam \dataout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \dataout[8]~output (
	.i(\Processador|FD|BancoReg|registrador~193_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[8]),
	.obar());
// synopsys translate_off
defparam \dataout[8]~output .bus_hold = "false";
defparam \dataout[8]~output .open_drain_output = "false";
defparam \dataout[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N53
cyclonev_io_obuf \dataout[9]~output (
	.i(\Processador|FD|BancoReg|registrador~194_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[9]),
	.obar());
// synopsys translate_off
defparam \dataout[9]~output .bus_hold = "false";
defparam \dataout[9]~output .open_drain_output = "false";
defparam \dataout[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \pc[0]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[0]),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
defparam \pc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \pc[1]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[1]),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
defparam \pc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \pc[2]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[2]),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
defparam \pc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \pc[3]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[3]),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
defparam \pc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \pc[4]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[4]),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
defparam \pc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \pc[5]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[5]),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
defparam \pc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \pc[6]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[6]),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
defparam \pc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N76
cyclonev_io_obuf \pc[7]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[7]),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
defparam \pc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \pc[8]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[8]),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
defparam \pc[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \pc[9]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[9]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[9]),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
defparam \pc[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N30
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~1 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~1_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \Processador|FD|FETCH|SOMA|Add0~2  = CARRY(( \Processador|FD|FETCH|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~1_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~1 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N33
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~5 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~5_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [1] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~2  ))
// \Processador|FD|FETCH|SOMA|Add0~6  = CARRY(( \Processador|FD|FETCH|PC|DOUT [1] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~5_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~5 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N32
dffeas \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~1_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|memROM~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N35
dffeas \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~5_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|memROM~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N57
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~9 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~9_combout  = ( \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ( (\Processador|FD|FETCH|PC|DOUT [1] & (\Processador|FD|FETCH|ROM|memROM~1_combout  & \Processador|FD|FETCH|ROM|memROM~2_combout )) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~9 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~9 .lut_mask = 64'h0000000000050005;
defparam \Processador|FD|FETCH|ROM|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N38
dffeas \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~9_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|memROM~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N3
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~2 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~2_combout  = ( !\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~2 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~2 .lut_mask = 64'hFFFF000000000000;
defparam \Processador|FD|FETCH|ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N6
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~3 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~3_combout  = ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & \Processador|FD|FETCH|ROM|memROM~2_combout )) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~3 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~3 .lut_mask = 64'h00000000000C000C;
defparam \Processador|FD|FETCH|ROM|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~4 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~4_combout  = ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [3] & !\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )) ) ) # ( 
// !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [3] & \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|PC|DOUT [3]),
	.datad(!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~4 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~4 .lut_mask = 64'h00A000A0A000A000;
defparam \Processador|FD|FETCH|ROM|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N57
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~5 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~5_combout  = ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( \Processador|FD|FETCH|ROM|memROM~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|memROM~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~5 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \Processador|FD|FETCH|ROM|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N48
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N40
dffeas \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N51
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~6 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~6_combout  = ( !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & ((!\Processador|FD|FETCH|PC|DOUT [0]) # (\Processador|FD|FETCH|PC|DOUT [2]))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datad(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~6 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~6 .lut_mask = 64'hA0F0A0F000000000;
defparam \Processador|FD|FETCH|ROM|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N57
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~7 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~7_combout  = (\Processador|FD|FETCH|ROM|memROM~1_combout  & \Processador|FD|FETCH|ROM|memROM~6_combout )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~7 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~7 .lut_mask = 64'h0303030303030303;
defparam \Processador|FD|FETCH|ROM|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N3
cyclonev_lcell_comb \Processador|UC|palavraControle[7]~15 (
// Equation(s):
// \Processador|UC|palavraControle[7]~15_combout  = ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~7_combout  & (((!\Processador|FD|FETCH|PC|DOUT [0] & \Processador|FD|FETCH|ROM|memROM~1_combout )) # 
// (\Processador|FD|FETCH|ROM|memROM~5_combout ))) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~2_combout  & ( (\Processador|FD|FETCH|ROM|memROM~5_combout  & !\Processador|FD|FETCH|ROM|memROM~7_combout ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[7]~15 .extended_lut = "off";
defparam \Processador|UC|palavraControle[7]~15 .lut_mask = 64'h0F000F002F002F00;
defparam \Processador|UC|palavraControle[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N15
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[8]~6 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[8]~6_combout  = ( \Processador|FD|BancoReg|registrador~193_combout  & ( \Processador|UC|palavraControle[7]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|UC|palavraControle[7]~15_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[8]~6 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[8]~6 .lut_mask = 64'h0000000000FF00FF;
defparam \Processador|FD|MUX_ULA|saida_MUX[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N54
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~202 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~202_combout  = ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q  & (\Processador|FD|FETCH|ROM|memROM~1_combout  & (\Processador|FD|FETCH|PC|DOUT [0] & 
// !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datad(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~202 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~202 .lut_mask = 64'h0000000002000200;
defparam \Processador|FD|BancoReg|registrador~202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N37
dffeas \Processador|FD|BancoReg|registrador~33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[8]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~33 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N0
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~203 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~203_combout  = ( \Processador|FD|FETCH|PC|DOUT [2] & ( (!\Processador|FD|FETCH|ROM|memROM~1_combout ) # ((\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )) ) ) # ( 
// !\Processador|FD|FETCH|PC|DOUT [2] & ( (!\Processador|FD|FETCH|ROM|memROM~1_combout ) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~203 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~203 .lut_mask = 64'hCCFFCCFFCFFFCFFF;
defparam \Processador|FD|BancoReg|registrador~203 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N23
dffeas \Processador|FD|BancoReg|registrador~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[8]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~23 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N33
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~11 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~11_combout  = ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( \Processador|FD|FETCH|ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~11 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \Processador|FD|FETCH|ROM|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N54
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~12 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~12_combout  = ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # 
// (\Processador|FD|FETCH|PC|DOUT [0]))) ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datae(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~12 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~12 .lut_mask = 64'h0000C0CC00000000;
defparam \Processador|FD|FETCH|ROM|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N24
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~201 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~201_combout  = ( !\Processador|FD|FETCH|ROM|memROM~5_combout  & ( (\Processador|FD|FETCH|ROM|memROM~11_combout  & (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [0] & 
// \Processador|FD|FETCH|ROM|memROM~12_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~11_combout ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datad(!\Processador|FD|FETCH|ROM|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~201 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~201 .lut_mask = 64'h0040004000000000;
defparam \Processador|FD|BancoReg|registrador~201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y3_N26
dffeas \Processador|FD|BancoReg|registrador~173 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[8]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~173 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~173 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N33
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~193 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~193_combout  = ( \Processador|FD|BancoReg|registrador~173_q  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((!\Processador|FD|FETCH|ROM|memROM~5_combout  & ((\Processador|FD|BancoReg|registrador~23_q ))) # 
// (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~33_q )))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout )) ) ) # ( !\Processador|FD|BancoReg|registrador~173_q  & ( 
// (!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((!\Processador|FD|FETCH|ROM|memROM~5_combout  & ((\Processador|FD|BancoReg|registrador~23_q ))) # (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~33_q )))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~33_q ),
	.datad(!\Processador|FD|BancoReg|registrador~23_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~173_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~193 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~193 .lut_mask = 64'h028A028A139B139B;
defparam \Processador|FD|BancoReg|registrador~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N45
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~200 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~200_combout  = ( \Processador|FD|FETCH|ROM|memROM~11_combout  & ( (\Processador|FD|FETCH|PC|DOUT [0] & (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (!\Processador|FD|FETCH|ROM|memROM~7_combout  & 
// \Processador|FD|FETCH|ROM|memROM~12_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~7_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~200 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~200 .lut_mask = 64'h0000000000400040;
defparam \Processador|FD|BancoReg|registrador~200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N4
dffeas \Processador|FD|BancoReg|registrador~93 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[8]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~93 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N21
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~183 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~183_combout  = ( \Processador|FD|BancoReg|registrador~23_q  & ( \Processador|FD|BancoReg|registrador~93_q  ) ) # ( !\Processador|FD|BancoReg|registrador~23_q  & ( \Processador|FD|BancoReg|registrador~93_q  & ( 
// (\Processador|FD|FETCH|ROM|memROM~1_combout  & (\Processador|FD|FETCH|PC|DOUT [1] & (\Processador|FD|FETCH|ROM|memROM~2_combout  & !\Processador|FD|FETCH|PC|DOUT [0]))) ) ) ) # ( \Processador|FD|BancoReg|registrador~23_q  & ( 
// !\Processador|FD|BancoReg|registrador~93_q  & ( (!\Processador|FD|FETCH|ROM|memROM~1_combout ) # ((!\Processador|FD|FETCH|PC|DOUT [1]) # ((!\Processador|FD|FETCH|ROM|memROM~2_combout ) # (\Processador|FD|FETCH|PC|DOUT [0]))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datab(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datac(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datad(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datae(!\Processador|FD|BancoReg|registrador~23_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~93_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~183 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~183 .lut_mask = 64'h0000FEFF0100FFFF;
defparam \Processador|FD|BancoReg|registrador~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N27
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[3]~0 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[3]~0_combout  = (!\DECODER|Equal1~0_combout  & \Processador|FD|FETCH|ROM|memROM~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DECODER|Equal1~0_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~0 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~0 .lut_mask = 64'h00F000F000F000F0;
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y3_N10
dffeas \Processador|FD|BancoReg|registrador~168 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~168 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N35
dffeas \Processador|FD|BancoReg|registrador~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~28 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N51
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~188 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~188_combout  = ( \Processador|FD|BancoReg|registrador~18_q  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((!\Processador|FD|FETCH|ROM|memROM~5_combout ) # ((\Processador|FD|BancoReg|registrador~28_q )))) # 
// (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~168_q ))) ) ) # ( !\Processador|FD|BancoReg|registrador~18_q  & ( (\Processador|FD|FETCH|ROM|memROM~5_combout  & 
// ((!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((\Processador|FD|BancoReg|registrador~28_q ))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|BancoReg|registrador~168_q )))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~168_q ),
	.datad(!\Processador|FD|BancoReg|registrador~28_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~18_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~188 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~188 .lut_mask = 64'h0123012389AB89AB;
defparam \Processador|FD|BancoReg|registrador~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N9
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[3]~1 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[3]~1_combout  = ( \Processador|FD|BancoReg|registrador~188_combout  & ( (\Processador|UC|palavraControle[7]~15_combout ) # (\Processador|FD|MUX_ULA|saida_MUX[3]~0_combout ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~188_combout  & ( \Processador|FD|MUX_ULA|saida_MUX[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|MUX_ULA|saida_MUX[3]~0_combout ),
	.datad(!\Processador|UC|palavraControle[7]~15_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~1 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~1 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y3_N53
dffeas \Processador|FD|BancoReg|registrador~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~18 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N56
dffeas \Processador|FD|BancoReg|registrador~88 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~88 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N3
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~178 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~178_combout  = ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & (((\Processador|FD|BancoReg|registrador~18_q )))) # 
// (\Processador|FD|FETCH|PC|DOUT [1] & ((!\Processador|FD|FETCH|PC|DOUT [0] & ((\Processador|FD|BancoReg|registrador~88_q ))) # (\Processador|FD|FETCH|PC|DOUT [0] & (\Processador|FD|BancoReg|registrador~18_q )))) ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|memROM~2_combout  & ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( \Processador|FD|BancoReg|registrador~18_q  ) ) ) # ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( 
// \Processador|FD|BancoReg|registrador~18_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~2_combout  & ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( \Processador|FD|BancoReg|registrador~18_q  ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datac(!\Processador|FD|BancoReg|registrador~18_q ),
	.datad(!\Processador|FD|BancoReg|registrador~88_q ),
	.datae(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~178 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~178 .lut_mask = 64'h0F0F0F0F0F0F0B4F;
defparam \Processador|FD|BancoReg|registrador~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N12
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[2]~8 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[2]~8_combout  = ( \Processador|FD|FETCH|PC|DOUT [2] & ( \Processador|FD|BancoReg|registrador~187_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [1] & 
// \Processador|FD|FETCH|ROM|memROM~1_combout )) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT [2] & ( \Processador|FD|BancoReg|registrador~187_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (\Processador|FD|FETCH|ROM|memROM~1_combout  & 
// ((!\Processador|FD|FETCH|PC|DOUT [0]) # (\Processador|FD|FETCH|PC|DOUT [1])))) ) ) ) # ( \Processador|FD|FETCH|PC|DOUT [2] & ( !\Processador|FD|BancoReg|registrador~187_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (!\Processador|FD|FETCH|PC|DOUT [1] & \Processador|FD|FETCH|ROM|memROM~1_combout )) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT [2] & ( !\Processador|FD|BancoReg|registrador~187_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|ROM|memROM~1_combout  & (!\Processador|FD|FETCH|PC|DOUT [0] $ (\Processador|FD|FETCH|PC|DOUT [1])))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datac(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datad(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datae(!\Processador|FD|FETCH|PC|DOUT [2]),
	.dataf(!\Processador|FD|BancoReg|registrador~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[2]~8 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[2]~8 .lut_mask = 64'h008200A0008A00A0;
defparam \Processador|FD|MUX_ULA|saida_MUX[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N4
dffeas \Processador|FD|BancoReg|registrador~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~27 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N47
dffeas \Processador|FD|BancoReg|registrador~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~17 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N14
dffeas \Processador|FD|BancoReg|registrador~167 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~167 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N48
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~187 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~187_combout  = ( \Processador|FD|BancoReg|registrador~167_q  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((!\Processador|FD|FETCH|ROM|memROM~5_combout  & ((\Processador|FD|BancoReg|registrador~17_q ))) # 
// (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~27_q )))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout )) ) ) # ( !\Processador|FD|BancoReg|registrador~167_q  & ( 
// (!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((!\Processador|FD|FETCH|ROM|memROM~5_combout  & ((\Processador|FD|BancoReg|registrador~17_q ))) # (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~27_q )))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~27_q ),
	.datad(!\Processador|FD|BancoReg|registrador~17_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~167_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~187 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~187 .lut_mask = 64'h028A028A139B139B;
defparam \Processador|FD|BancoReg|registrador~187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N59
dffeas \Processador|FD|BancoReg|registrador~87 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~87 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N57
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~177 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~177_combout  = ( \Processador|FD|BancoReg|registrador~87_q  & ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( ((\Processador|FD|FETCH|ROM|memROM~2_combout  & (\Processador|FD|FETCH|PC|DOUT [1] & 
// !\Processador|FD|FETCH|PC|DOUT [0]))) # (\Processador|FD|BancoReg|registrador~17_q ) ) ) ) # ( !\Processador|FD|BancoReg|registrador~87_q  & ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( (\Processador|FD|BancoReg|registrador~17_q  & 
// ((!\Processador|FD|FETCH|ROM|memROM~2_combout ) # ((!\Processador|FD|FETCH|PC|DOUT [1]) # (\Processador|FD|FETCH|PC|DOUT [0])))) ) ) ) # ( \Processador|FD|BancoReg|registrador~87_q  & ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( 
// \Processador|FD|BancoReg|registrador~17_q  ) ) ) # ( !\Processador|FD|BancoReg|registrador~87_q  & ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( \Processador|FD|BancoReg|registrador~17_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~17_q ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datad(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datae(!\Processador|FD|BancoReg|registrador~87_q ),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~177 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~177 .lut_mask = 64'h5555555554555755;
defparam \Processador|FD|BancoReg|registrador~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N39
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~5 (
// Equation(s):
// \Processador|UC|palavraControle[8]~5_combout  = ( \Processador|FD|BancoReg|registrador~188_combout  & ( (!\Processador|FD|BancoReg|registrador~178_combout ) # ((\Processador|FD|BancoReg|registrador~187_combout  & 
// !\Processador|FD|BancoReg|registrador~177_combout )) ) ) # ( !\Processador|FD|BancoReg|registrador~188_combout  & ( (!\Processador|FD|BancoReg|registrador~178_combout  & (\Processador|FD|BancoReg|registrador~187_combout  & 
// !\Processador|FD|BancoReg|registrador~177_combout )) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~178_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|BancoReg|registrador~187_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~177_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~5 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~5 .lut_mask = 64'h0A000A00AFAAAFAA;
defparam \Processador|UC|palavraControle[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N26
dffeas \Processador|FD|BancoReg|registrador~169 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~169 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N38
dffeas \Processador|FD|BancoReg|registrador~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~29 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N3
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~189 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~189_combout  = ( \Processador|FD|BancoReg|registrador~19_q  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((!\Processador|FD|FETCH|ROM|memROM~5_combout ) # ((\Processador|FD|BancoReg|registrador~29_q )))) # 
// (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~169_q ))) ) ) # ( !\Processador|FD|BancoReg|registrador~19_q  & ( (\Processador|FD|FETCH|ROM|memROM~5_combout  & 
// ((!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((\Processador|FD|BancoReg|registrador~29_q ))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|BancoReg|registrador~169_q )))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~169_q ),
	.datad(!\Processador|FD|BancoReg|registrador~29_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~19_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~189 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~189 .lut_mask = 64'h0123012389AB89AB;
defparam \Processador|FD|BancoReg|registrador~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N9
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[4]~2 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[4]~2_combout  = ( \Processador|UC|palavraControle[7]~15_combout  & ( (\Processador|FD|BancoReg|registrador~189_combout ) # (\Processador|FD|MUX_ULA|saida_MUX[3]~0_combout ) ) ) # ( 
// !\Processador|UC|palavraControle[7]~15_combout  & ( \Processador|FD|MUX_ULA|saida_MUX[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|MUX_ULA|saida_MUX[3]~0_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~189_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|palavraControle[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[4]~2 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[4]~2 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \Processador|FD|MUX_ULA|saida_MUX[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N11
dffeas \Processador|FD|BancoReg|registrador~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~19 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N56
dffeas \Processador|FD|BancoReg|registrador~89 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~89 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N18
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~197 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~197_combout  = ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & (((\Processador|FD|BancoReg|registrador~29_q )))) # 
// (\Processador|FD|FETCH|PC|DOUT [1] & ((!\Processador|FD|FETCH|PC|DOUT [0] & (\Processador|FD|BancoReg|registrador~169_q )) # (\Processador|FD|FETCH|PC|DOUT [0] & ((\Processador|FD|BancoReg|registrador~29_q ))))) ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|memROM~2_combout  & ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( \Processador|FD|BancoReg|registrador~29_q  ) ) ) # ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( 
// \Processador|FD|BancoReg|registrador~29_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~2_combout  & ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( \Processador|FD|BancoReg|registrador~29_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~169_q ),
	.datab(!\Processador|FD|BancoReg|registrador~29_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datad(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datae(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~197 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~197 .lut_mask = 64'h3333333333333533;
defparam \Processador|FD|BancoReg|registrador~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N54
cyclonev_lcell_comb \Processador|FD|ULA|Equal8~2 (
// Equation(s):
// \Processador|FD|ULA|Equal8~2_combout  = ( \Processador|FD|BancoReg|registrador~197_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout  & (!\Processador|FD|BancoReg|registrador~19_q ))) # 
// (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|FETCH|ROM|memROM~5_combout  $ (((!\Processador|FD|BancoReg|registrador~89_q ))))) ) ) # ( !\Processador|FD|BancoReg|registrador~197_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  
// & (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~19_q ))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (((\Processador|FD|BancoReg|registrador~89_q )))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~19_q ),
	.datad(!\Processador|FD|BancoReg|registrador~89_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~197_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|Equal8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Equal8~2 .extended_lut = "off";
defparam \Processador|FD|ULA|Equal8~2 .lut_mask = 64'h0257025731643164;
defparam \Processador|FD|ULA|Equal8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N2
dffeas \Processador|FD|BancoReg|registrador~170 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~170 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N2
dffeas \Processador|FD|BancoReg|registrador~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~30 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N14
dffeas \Processador|FD|BancoReg|registrador~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~20 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~190 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~190_combout  = ( \Processador|FD|BancoReg|registrador~20_q  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((!\Processador|FD|FETCH|ROM|memROM~5_combout ) # ((\Processador|FD|BancoReg|registrador~30_q )))) # 
// (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~170_q ))) ) ) # ( !\Processador|FD|BancoReg|registrador~20_q  & ( (\Processador|FD|FETCH|ROM|memROM~5_combout  & 
// ((!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((\Processador|FD|BancoReg|registrador~30_q ))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|BancoReg|registrador~170_q )))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~170_q ),
	.datad(!\Processador|FD|BancoReg|registrador~30_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~20_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~190 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~190 .lut_mask = 64'h0123012389AB89AB;
defparam \Processador|FD|BancoReg|registrador~190 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N9
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[5]~3 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[5]~3_combout  = ( \Processador|UC|palavraControle[7]~15_combout  & ( (\Processador|FD|MUX_ULA|saida_MUX[3]~0_combout ) # (\Processador|FD|BancoReg|registrador~190_combout ) ) ) # ( 
// !\Processador|UC|palavraControle[7]~15_combout  & ( \Processador|FD|MUX_ULA|saida_MUX[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|BancoReg|registrador~190_combout ),
	.datad(!\Processador|FD|MUX_ULA|saida_MUX[3]~0_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|palavraControle[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[5]~3 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[5]~3 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \Processador|FD|MUX_ULA|saida_MUX[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N20
dffeas \Processador|FD|BancoReg|registrador~90 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~90 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N18
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~180 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~180_combout  = ( \Processador|FD|BancoReg|registrador~90_q  & ( \Processador|FD|BancoReg|registrador~20_q  ) ) # ( !\Processador|FD|BancoReg|registrador~90_q  & ( \Processador|FD|BancoReg|registrador~20_q  & ( 
// (!\Processador|FD|FETCH|ROM|memROM~2_combout ) # ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|ROM|memROM~1_combout ) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) ) ) ) # ( \Processador|FD|BancoReg|registrador~90_q  & 
// ( !\Processador|FD|BancoReg|registrador~20_q  & ( (\Processador|FD|FETCH|ROM|memROM~2_combout  & (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & \Processador|FD|FETCH|ROM|memROM~1_combout ))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~90_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~20_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~180 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~180 .lut_mask = 64'h00000010FFEFFFFF;
defparam \Processador|FD|BancoReg|registrador~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y3_N56
dffeas \Processador|FD|BancoReg|registrador~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~21 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N26
dffeas \Processador|FD|BancoReg|registrador~31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~31 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N14
dffeas \Processador|FD|BancoReg|registrador~171 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~171 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~171 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~191 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~191_combout  = ( \Processador|FD|BancoReg|registrador~171_q  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((!\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~21_q )) # 
// (\Processador|FD|FETCH|ROM|memROM~5_combout  & ((\Processador|FD|BancoReg|registrador~31_q ))))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout )) ) ) # ( !\Processador|FD|BancoReg|registrador~171_q  & ( 
// (!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((!\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~21_q )) # (\Processador|FD|FETCH|ROM|memROM~5_combout  & ((\Processador|FD|BancoReg|registrador~31_q ))))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~21_q ),
	.datad(!\Processador|FD|BancoReg|registrador~31_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~171_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~191 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~191 .lut_mask = 64'h082A082A193B193B;
defparam \Processador|FD|BancoReg|registrador~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N12
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[6]~4 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[6]~4_combout  = ( \Processador|FD|BancoReg|registrador~191_combout  & ( (\Processador|UC|palavraControle[7]~15_combout ) # (\Processador|FD|MUX_ULA|saida_MUX[3]~0_combout ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~191_combout  & ( \Processador|FD|MUX_ULA|saida_MUX[3]~0_combout  ) )

	.dataa(!\Processador|FD|MUX_ULA|saida_MUX[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|UC|palavraControle[7]~15_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[6]~4 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[6]~4 .lut_mask = 64'h5555555555FF55FF;
defparam \Processador|FD|MUX_ULA|saida_MUX[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N23
dffeas \Processador|FD|BancoReg|registrador~91 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~91 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N21
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~181 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~181_combout  = ( \Processador|FD|BancoReg|registrador~91_q  & ( \Processador|FD|BancoReg|registrador~21_q  ) ) # ( !\Processador|FD|BancoReg|registrador~91_q  & ( \Processador|FD|BancoReg|registrador~21_q  & ( 
// (!\Processador|FD|FETCH|ROM|memROM~2_combout ) # ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|ROM|memROM~1_combout ) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) ) ) ) # ( \Processador|FD|BancoReg|registrador~91_q  & 
// ( !\Processador|FD|BancoReg|registrador~21_q  & ( (\Processador|FD|FETCH|ROM|memROM~2_combout  & (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (\Processador|FD|FETCH|ROM|memROM~1_combout  & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~91_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~21_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~181 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~181 .lut_mask = 64'h00000100FEFFFFFF;
defparam \Processador|FD|BancoReg|registrador~181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y3_N17
dffeas \Processador|FD|BancoReg|registrador~172 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~172 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N43
dffeas \Processador|FD|BancoReg|registrador~22DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~22DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~22DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~22DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N19
dffeas \Processador|FD|BancoReg|registrador~32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~32 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N27
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~192 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~192_combout  = ( \Processador|FD|BancoReg|registrador~32_q  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & (((\Processador|FD|BancoReg|registrador~22DUPLICATE_q )) # (\Processador|FD|FETCH|ROM|memROM~5_combout ))) 
// # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~172_q ))) ) ) # ( !\Processador|FD|BancoReg|registrador~32_q  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & 
// (!\Processador|FD|FETCH|ROM|memROM~5_combout  & ((\Processador|FD|BancoReg|registrador~22DUPLICATE_q )))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~172_q ))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~172_q ),
	.datad(!\Processador|FD|BancoReg|registrador~22DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~192 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~192 .lut_mask = 64'h0189018923AB23AB;
defparam \Processador|FD|BancoReg|registrador~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N15
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[7]~5 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[7]~5_combout  = ( \Processador|FD|BancoReg|registrador~192_combout  & ( (\Processador|UC|palavraControle[7]~15_combout ) # (\Processador|FD|MUX_ULA|saida_MUX[3]~0_combout ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~192_combout  & ( \Processador|FD|MUX_ULA|saida_MUX[3]~0_combout  ) )

	.dataa(!\Processador|FD|MUX_ULA|saida_MUX[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|UC|palavraControle[7]~15_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~192_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[7]~5 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[7]~5 .lut_mask = 64'h5555555555FF55FF;
defparam \Processador|FD|MUX_ULA|saida_MUX[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N28
dffeas \Processador|FD|BancoReg|registrador~92 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~92 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N44
dffeas \Processador|FD|BancoReg|registrador~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~22 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N45
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~182 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~182_combout  = ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (((\Processador|FD|BancoReg|registrador~22_q )))) # 
// (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [0] & (\Processador|FD|BancoReg|registrador~92_q )) # (\Processador|FD|FETCH|PC|DOUT [0] & ((\Processador|FD|BancoReg|registrador~22_q ))))) ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|memROM~2_combout  & ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( \Processador|FD|BancoReg|registrador~22_q  ) ) ) # ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( 
// \Processador|FD|BancoReg|registrador~22_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~2_combout  & ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( \Processador|FD|BancoReg|registrador~22_q  ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\Processador|FD|BancoReg|registrador~92_q ),
	.datac(!\Processador|FD|BancoReg|registrador~22_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datae(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~182 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~182 .lut_mask = 64'h0F0F0F0F0F0F1B0F;
defparam \Processador|FD|BancoReg|registrador~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \Processador|FD|ULA|Equal8~3 (
// Equation(s):
// \Processador|FD|ULA|Equal8~3_combout  = ( \Processador|FD|BancoReg|registrador~190_combout  & ( \Processador|FD|BancoReg|registrador~192_combout  & ( (\Processador|FD|BancoReg|registrador~180_combout  & (\Processador|FD|BancoReg|registrador~182_combout  & 
// (!\Processador|FD|BancoReg|registrador~181_combout  $ (\Processador|FD|BancoReg|registrador~191_combout )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~190_combout  & ( \Processador|FD|BancoReg|registrador~192_combout  & ( 
// (!\Processador|FD|BancoReg|registrador~180_combout  & (\Processador|FD|BancoReg|registrador~182_combout  & (!\Processador|FD|BancoReg|registrador~181_combout  $ (\Processador|FD|BancoReg|registrador~191_combout )))) ) ) ) # ( 
// \Processador|FD|BancoReg|registrador~190_combout  & ( !\Processador|FD|BancoReg|registrador~192_combout  & ( (\Processador|FD|BancoReg|registrador~180_combout  & (!\Processador|FD|BancoReg|registrador~182_combout  & 
// (!\Processador|FD|BancoReg|registrador~181_combout  $ (\Processador|FD|BancoReg|registrador~191_combout )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~190_combout  & ( !\Processador|FD|BancoReg|registrador~192_combout  & ( 
// (!\Processador|FD|BancoReg|registrador~180_combout  & (!\Processador|FD|BancoReg|registrador~182_combout  & (!\Processador|FD|BancoReg|registrador~181_combout  $ (\Processador|FD|BancoReg|registrador~191_combout )))) ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~180_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~181_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~191_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~182_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~190_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~192_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|Equal8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Equal8~3 .extended_lut = "off";
defparam \Processador|FD|ULA|Equal8~3 .lut_mask = 64'h8200410000820041;
defparam \Processador|FD|ULA|Equal8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N35
dffeas \Processador|FD|BancoReg|registrador~165 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~165 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N2
dffeas \Processador|FD|BancoReg|registrador~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~25 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N47
dffeas \Processador|FD|BancoReg|registrador~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~15 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N6
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~185 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~185_combout  = ( \Processador|FD|BancoReg|registrador~15_q  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((!\Processador|FD|FETCH|ROM|memROM~5_combout ) # ((\Processador|FD|BancoReg|registrador~25_q )))) # 
// (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~165_q ))) ) ) # ( !\Processador|FD|BancoReg|registrador~15_q  & ( (\Processador|FD|FETCH|ROM|memROM~5_combout  & 
// ((!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((\Processador|FD|BancoReg|registrador~25_q ))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|BancoReg|registrador~165_q )))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~165_q ),
	.datad(!\Processador|FD|BancoReg|registrador~25_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~15_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~185 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~185 .lut_mask = 64'h0123012389AB89AB;
defparam \Processador|FD|BancoReg|registrador~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N33
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[0]~10 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[0]~10_combout  = ( \Processador|FD|FETCH|PC|DOUT [0] & ( \Processador|FD|BancoReg|registrador~185_combout  & ( (\Processador|FD|FETCH|ROM|memROM~1_combout  & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (!\Processador|FD|FETCH|PC|DOUT [1] $ (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT [0] & ( \Processador|FD|BancoReg|registrador~185_combout  & ( (\Processador|FD|FETCH|ROM|memROM~1_combout  & 
// (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [1]) # (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( \Processador|FD|FETCH|PC|DOUT [0] & ( !\Processador|FD|BancoReg|registrador~185_combout  & ( 
// (\Processador|FD|FETCH|ROM|memROM~1_combout  & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [1] $ (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT [0] & ( 
// !\Processador|FD|BancoReg|registrador~185_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & (\Processador|FD|FETCH|ROM|memROM~1_combout  & !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datae(!\Processador|FD|FETCH|PC|DOUT [0]),
	.dataf(!\Processador|FD|BancoReg|registrador~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[0]~10 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[0]~10 .lut_mask = 64'h2200120032001200;
defparam \Processador|FD|MUX_ULA|saida_MUX[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N46
dffeas \Processador|FD|BancoReg|registrador~15DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~15DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~15DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~15DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N26
dffeas \Processador|FD|BancoReg|registrador~85 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~85 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~85 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N39
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~175 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~175_combout  = ( \Processador|FD|BancoReg|registrador~15DUPLICATE_q  & ( \Processador|FD|BancoReg|registrador~85_q  ) ) # ( !\Processador|FD|BancoReg|registrador~15DUPLICATE_q  & ( 
// \Processador|FD|BancoReg|registrador~85_q  & ( (!\Processador|FD|FETCH|PC|DOUT [0] & (\Processador|FD|FETCH|PC|DOUT [1] & (\Processador|FD|FETCH|ROM|memROM~2_combout  & \Processador|FD|FETCH|ROM|memROM~1_combout ))) ) ) ) # ( 
// \Processador|FD|BancoReg|registrador~15DUPLICATE_q  & ( !\Processador|FD|BancoReg|registrador~85_q  & ( ((!\Processador|FD|FETCH|PC|DOUT [1]) # ((!\Processador|FD|FETCH|ROM|memROM~2_combout ) # (!\Processador|FD|FETCH|ROM|memROM~1_combout ))) # 
// (\Processador|FD|FETCH|PC|DOUT [0]) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datab(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datac(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~15DUPLICATE_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~85_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~175 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~175 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \Processador|FD|BancoReg|registrador~175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N32
dffeas \Processador|FD|BancoReg|registrador~166 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~166 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N10
dffeas \Processador|FD|BancoReg|registrador~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~26 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N9
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~186 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~186_combout  = ( \Processador|FD|BancoReg|registrador~16_q  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((!\Processador|FD|FETCH|ROM|memROM~5_combout ) # ((\Processador|FD|BancoReg|registrador~26_q )))) # 
// (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~166_q ))) ) ) # ( !\Processador|FD|BancoReg|registrador~16_q  & ( (\Processador|FD|FETCH|ROM|memROM~5_combout  & 
// ((!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((\Processador|FD|BancoReg|registrador~26_q ))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|BancoReg|registrador~166_q )))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~166_q ),
	.datad(!\Processador|FD|BancoReg|registrador~26_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~16_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~186 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~186 .lut_mask = 64'h0123012389AB89AB;
defparam \Processador|FD|BancoReg|registrador~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[1]~9 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[1]~9_combout  = ( \Processador|FD|FETCH|PC|DOUT [0] & ( \Processador|FD|BancoReg|registrador~186_combout  & ( (\Processador|FD|FETCH|ROM|memROM~1_combout  & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (!\Processador|FD|FETCH|PC|DOUT [1] $ (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT [0] & ( \Processador|FD|BancoReg|registrador~186_combout  & ( (\Processador|FD|FETCH|ROM|memROM~1_combout  & 
// (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [1]) # (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( \Processador|FD|FETCH|PC|DOUT [0] & ( !\Processador|FD|BancoReg|registrador~186_combout  & ( 
// (\Processador|FD|FETCH|ROM|memROM~1_combout  & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [1] $ (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT [0] & ( 
// !\Processador|FD|BancoReg|registrador~186_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & (\Processador|FD|FETCH|ROM|memROM~1_combout  & !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\Processador|FD|FETCH|PC|DOUT [0]),
	.dataf(!\Processador|FD|BancoReg|registrador~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[1]~9 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[1]~9 .lut_mask = 64'h2020102030201020;
defparam \Processador|FD|MUX_ULA|saida_MUX[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N20
dffeas \Processador|FD|BancoReg|registrador~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~16 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N31
dffeas \Processador|FD|BancoReg|registrador~86 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~86 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N18
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~176 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~176_combout  = ( \Processador|FD|BancoReg|registrador~16_q  & ( \Processador|FD|BancoReg|registrador~86_q  ) ) # ( !\Processador|FD|BancoReg|registrador~16_q  & ( \Processador|FD|BancoReg|registrador~86_q  & ( 
// (\Processador|FD|FETCH|ROM|memROM~1_combout  & (\Processador|FD|FETCH|PC|DOUT [1] & (!\Processador|FD|FETCH|PC|DOUT [0] & \Processador|FD|FETCH|ROM|memROM~2_combout ))) ) ) ) # ( \Processador|FD|BancoReg|registrador~16_q  & ( 
// !\Processador|FD|BancoReg|registrador~86_q  & ( (!\Processador|FD|FETCH|ROM|memROM~1_combout ) # ((!\Processador|FD|FETCH|PC|DOUT [1]) # ((!\Processador|FD|FETCH|ROM|memROM~2_combout ) # (\Processador|FD|FETCH|PC|DOUT [0]))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datab(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datac(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datad(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~16_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~86_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~176 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~176 .lut_mask = 64'h0000FFEF0010FFFF;
defparam \Processador|FD|BancoReg|registrador~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N27
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~4 (
// Equation(s):
// \Processador|UC|palavraControle[8]~4_combout  = (!\Processador|FD|BancoReg|registrador~176_combout  & (((!\Processador|FD|BancoReg|registrador~175_combout  & \Processador|FD|BancoReg|registrador~185_combout )) # 
// (\Processador|FD|BancoReg|registrador~186_combout ))) # (\Processador|FD|BancoReg|registrador~176_combout  & (!\Processador|FD|BancoReg|registrador~175_combout  & (\Processador|FD|BancoReg|registrador~186_combout  & 
// \Processador|FD|BancoReg|registrador~185_combout )))

	.dataa(!\Processador|FD|BancoReg|registrador~175_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~176_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~186_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~185_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~4 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~4 .lut_mask = 64'h0C8E0C8E0C8E0C8E;
defparam \Processador|UC|palavraControle[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N36
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~0 (
// Equation(s):
// \Processador|UC|palavraControle[8]~0_combout  = ( \Processador|FD|BancoReg|registrador~188_combout  & ( (\Processador|FD|BancoReg|registrador~178_combout  & (!\Processador|FD|BancoReg|registrador~187_combout  $ 
// (\Processador|FD|BancoReg|registrador~177_combout ))) ) ) # ( !\Processador|FD|BancoReg|registrador~188_combout  & ( (!\Processador|FD|BancoReg|registrador~178_combout  & (!\Processador|FD|BancoReg|registrador~187_combout  $ 
// (\Processador|FD|BancoReg|registrador~177_combout ))) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~178_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|BancoReg|registrador~187_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~177_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~0 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~0 .lut_mask = 64'hA00AA00A50055005;
defparam \Processador|UC|palavraControle[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N6
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~6 (
// Equation(s):
// \Processador|UC|palavraControle[8]~6_combout  = ( \Processador|UC|palavraControle[8]~0_combout  & ( (!\Processador|FD|ULA|Equal8~2_combout  & (\Processador|FD|ULA|Equal8~3_combout  & ((\Processador|UC|palavraControle[8]~4_combout ) # 
// (\Processador|UC|palavraControle[8]~5_combout )))) ) ) # ( !\Processador|UC|palavraControle[8]~0_combout  & ( (\Processador|UC|palavraControle[8]~5_combout  & (!\Processador|FD|ULA|Equal8~2_combout  & \Processador|FD|ULA|Equal8~3_combout )) ) )

	.dataa(!\Processador|UC|palavraControle[8]~5_combout ),
	.datab(!\Processador|FD|ULA|Equal8~2_combout ),
	.datac(!\Processador|FD|ULA|Equal8~3_combout ),
	.datad(!\Processador|UC|palavraControle[8]~4_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|palavraControle[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~6 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~6 .lut_mask = 64'h04040404040C040C;
defparam \Processador|UC|palavraControle[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N42
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~179 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~179_combout  = ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( \Processador|FD|FETCH|PC|DOUT [1] & ( (!\Processador|FD|FETCH|ROM|memROM~1_combout  & (\Processador|FD|BancoReg|registrador~19_q )) # 
// (\Processador|FD|FETCH|ROM|memROM~1_combout  & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((\Processador|FD|BancoReg|registrador~89_q ))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|BancoReg|registrador~19_q )))) ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|memROM~2_combout  & ( \Processador|FD|FETCH|PC|DOUT [1] & ( \Processador|FD|BancoReg|registrador~19_q  ) ) ) # ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( !\Processador|FD|FETCH|PC|DOUT [1] & ( 
// \Processador|FD|BancoReg|registrador~19_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~2_combout  & ( !\Processador|FD|FETCH|PC|DOUT [1] & ( \Processador|FD|BancoReg|registrador~19_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~19_q ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\Processador|FD|BancoReg|registrador~89_q ),
	.datae(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~179 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~179 .lut_mask = 64'h5555555555554575;
defparam \Processador|FD|BancoReg|registrador~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~7 (
// Equation(s):
// \Processador|UC|palavraControle[8]~7_combout  = ( \Processador|FD|BancoReg|registrador~192_combout  & ( \Processador|FD|BancoReg|registrador~191_combout  & ( (!\Processador|FD|BancoReg|registrador~181_combout ) # 
// ((!\Processador|FD|BancoReg|registrador~182_combout ) # ((\Processador|FD|BancoReg|registrador~190_combout  & !\Processador|FD|BancoReg|registrador~180_combout ))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~192_combout  & ( 
// \Processador|FD|BancoReg|registrador~191_combout  & ( (!\Processador|FD|BancoReg|registrador~182_combout  & ((!\Processador|FD|BancoReg|registrador~181_combout ) # ((\Processador|FD|BancoReg|registrador~190_combout  & 
// !\Processador|FD|BancoReg|registrador~180_combout )))) ) ) ) # ( \Processador|FD|BancoReg|registrador~192_combout  & ( !\Processador|FD|BancoReg|registrador~191_combout  & ( (!\Processador|FD|BancoReg|registrador~182_combout ) # 
// ((\Processador|FD|BancoReg|registrador~190_combout  & (!\Processador|FD|BancoReg|registrador~180_combout  & !\Processador|FD|BancoReg|registrador~181_combout ))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~192_combout  & ( 
// !\Processador|FD|BancoReg|registrador~191_combout  & ( (\Processador|FD|BancoReg|registrador~190_combout  & (!\Processador|FD|BancoReg|registrador~180_combout  & (!\Processador|FD|BancoReg|registrador~181_combout  & 
// !\Processador|FD|BancoReg|registrador~182_combout ))) ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~190_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~180_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~181_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~182_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~192_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~7 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~7 .lut_mask = 64'h4000FF40F400FFF4;
defparam \Processador|UC|palavraControle[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N33
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~8 (
// Equation(s):
// \Processador|UC|palavraControle[8]~8_combout  = ( \Processador|FD|ULA|Equal8~3_combout  & ( (!\Processador|UC|palavraControle[8]~7_combout  & ((!\Processador|FD|BancoReg|registrador~189_combout ) # (\Processador|FD|BancoReg|registrador~179_combout ))) ) ) 
// # ( !\Processador|FD|ULA|Equal8~3_combout  & ( !\Processador|UC|palavraControle[8]~7_combout  ) )

	.dataa(gnd),
	.datab(!\Processador|FD|BancoReg|registrador~179_combout ),
	.datac(!\Processador|UC|palavraControle[8]~7_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~189_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|Equal8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~8 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~8 .lut_mask = 64'hF0F0F0F0F030F030;
defparam \Processador|UC|palavraControle[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N36
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~195 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~195_combout  = ( \Processador|FD|BancoReg|registrador~33_q  & ( \Processador|FD|BancoReg|registrador~173_q  ) ) # ( !\Processador|FD|BancoReg|registrador~33_q  & ( \Processador|FD|BancoReg|registrador~173_q  & ( 
// (!\Processador|FD|FETCH|PC|DOUT [0] & (\Processador|FD|FETCH|PC|DOUT [1] & (\Processador|FD|FETCH|ROM|memROM~1_combout  & \Processador|FD|FETCH|ROM|memROM~2_combout ))) ) ) ) # ( \Processador|FD|BancoReg|registrador~33_q  & ( 
// !\Processador|FD|BancoReg|registrador~173_q  & ( ((!\Processador|FD|FETCH|PC|DOUT [1]) # ((!\Processador|FD|FETCH|ROM|memROM~1_combout ) # (!\Processador|FD|FETCH|ROM|memROM~2_combout ))) # (\Processador|FD|FETCH|PC|DOUT [0]) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datab(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datac(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~33_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~173_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~195 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~195 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \Processador|FD|BancoReg|registrador~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N3
cyclonev_lcell_comb \Processador|FD|ULA|Equal8~0 (
// Equation(s):
// \Processador|FD|ULA|Equal8~0_combout  = ( \Processador|FD|BancoReg|registrador~195_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout  & (!\Processador|FD|BancoReg|registrador~23_q ))) # 
// (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|FETCH|ROM|memROM~5_combout  $ (((!\Processador|FD|BancoReg|registrador~93_q ))))) ) ) # ( !\Processador|FD|BancoReg|registrador~195_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  
// & (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~23_q ))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (((\Processador|FD|BancoReg|registrador~93_q )))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~23_q ),
	.datad(!\Processador|FD|BancoReg|registrador~93_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Equal8~0 .extended_lut = "off";
defparam \Processador|FD|ULA|Equal8~0 .lut_mask = 64'h0257025731643164;
defparam \Processador|FD|ULA|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N48
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~1 (
// Equation(s):
// \Processador|UC|palavraControle[8]~1_combout  = ( !\Processador|FD|FETCH|ROM|memROM~6_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [0] & (\Processador|FD|FETCH|ROM|memROM~2_combout  & (\Processador|FD|FETCH|ROM|memROM~4_combout  & 
// \Processador|FD|FETCH|ROM|memROM~1_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~4_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~1 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~1 .lut_mask = 64'h0002000200000000;
defparam \Processador|UC|palavraControle[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N24
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~2 (
// Equation(s):
// \Processador|UC|palavraControle[8]~2_combout  = ( \Processador|FD|BancoReg|registrador~186_combout  & ( (\Processador|FD|BancoReg|registrador~176_combout  & (\Processador|UC|palavraControle[8]~1_combout  & 
// (!\Processador|FD|BancoReg|registrador~175_combout  $ (\Processador|FD|BancoReg|registrador~185_combout )))) ) ) # ( !\Processador|FD|BancoReg|registrador~186_combout  & ( (!\Processador|FD|BancoReg|registrador~176_combout  & 
// (\Processador|UC|palavraControle[8]~1_combout  & (!\Processador|FD|BancoReg|registrador~175_combout  $ (\Processador|FD|BancoReg|registrador~185_combout )))) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~175_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~176_combout ),
	.datac(!\Processador|UC|palavraControle[8]~1_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~185_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~2 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~2 .lut_mask = 64'h0804080402010201;
defparam \Processador|UC|palavraControle[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N14
dffeas \Processador|FD|BancoReg|registrador~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[9]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~24 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N41
dffeas \Processador|FD|BancoReg|registrador~174 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[9]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~174 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N7
dffeas \Processador|FD|BancoReg|registrador~34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[9]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~34 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N6
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~194 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~194_combout  = ( \Processador|FD|FETCH|ROM|memROM~5_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & ((\Processador|FD|BancoReg|registrador~34_q ))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & 
// (\Processador|FD|BancoReg|registrador~174_q )) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~5_combout  & ( (\Processador|FD|BancoReg|registrador~24_q  & !\Processador|FD|FETCH|ROM|memROM~3_combout ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~24_q ),
	.datab(!\Processador|FD|BancoReg|registrador~174_q ),
	.datac(!\Processador|FD|BancoReg|registrador~34_q ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~194 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~194 .lut_mask = 64'h550055000F330F33;
defparam \Processador|FD|BancoReg|registrador~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N39
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[9]~7 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[9]~7_combout  = ( \Processador|FD|BancoReg|registrador~194_combout  & ( \Processador|UC|palavraControle[7]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|UC|palavraControle[7]~15_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[9]~7 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[9]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \Processador|FD|MUX_ULA|saida_MUX[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N2
dffeas \Processador|FD|BancoReg|registrador~94 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[9]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~94 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N6
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~196 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~196_combout  = ( \Processador|FD|BancoReg|registrador~34_q  & ( \Processador|FD|BancoReg|registrador~174_q  ) ) # ( !\Processador|FD|BancoReg|registrador~34_q  & ( \Processador|FD|BancoReg|registrador~174_q  & ( 
// (!\Processador|FD|FETCH|PC|DOUT [0] & (\Processador|FD|FETCH|PC|DOUT [1] & (\Processador|FD|FETCH|ROM|memROM~1_combout  & \Processador|FD|FETCH|ROM|memROM~2_combout ))) ) ) ) # ( \Processador|FD|BancoReg|registrador~34_q  & ( 
// !\Processador|FD|BancoReg|registrador~174_q  & ( ((!\Processador|FD|FETCH|PC|DOUT [1]) # ((!\Processador|FD|FETCH|ROM|memROM~1_combout ) # (!\Processador|FD|FETCH|ROM|memROM~2_combout ))) # (\Processador|FD|FETCH|PC|DOUT [0]) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datab(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datac(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~34_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~174_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~196 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~196 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \Processador|FD|BancoReg|registrador~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N12
cyclonev_lcell_comb \Processador|FD|ULA|Equal8~1 (
// Equation(s):
// \Processador|FD|ULA|Equal8~1_combout  = ( \Processador|FD|BancoReg|registrador~196_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & (((\Processador|FD|FETCH|ROM|memROM~5_combout  & !\Processador|FD|BancoReg|registrador~24_q )))) # 
// (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~94_q  $ ((!\Processador|FD|FETCH|ROM|memROM~5_combout )))) ) ) # ( !\Processador|FD|BancoReg|registrador~196_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & 
// (((\Processador|FD|FETCH|ROM|memROM~5_combout  & \Processador|FD|BancoReg|registrador~24_q )))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|BancoReg|registrador~94_q )) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~94_q ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~24_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Equal8~1 .extended_lut = "off";
defparam \Processador|FD|ULA|Equal8~1 .lut_mask = 64'h0535053536063606;
defparam \Processador|FD|ULA|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~3 (
// Equation(s):
// \Processador|UC|palavraControle[8]~3_combout  = ( !\Processador|FD|ULA|Equal8~1_combout  & ( \Processador|FD|ULA|Equal8~3_combout  & ( (!\Processador|FD|ULA|Equal8~2_combout  & (!\Processador|FD|ULA|Equal8~0_combout  & 
// (\Processador|UC|palavraControle[8]~0_combout  & \Processador|UC|palavraControle[8]~2_combout ))) ) ) )

	.dataa(!\Processador|FD|ULA|Equal8~2_combout ),
	.datab(!\Processador|FD|ULA|Equal8~0_combout ),
	.datac(!\Processador|UC|palavraControle[8]~0_combout ),
	.datad(!\Processador|UC|palavraControle[8]~2_combout ),
	.datae(!\Processador|FD|ULA|Equal8~1_combout ),
	.dataf(!\Processador|FD|ULA|Equal8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~3 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~3 .lut_mask = 64'h0000000000080000;
defparam \Processador|UC|palavraControle[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N36
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~10 (
// Equation(s):
// \Processador|UC|palavraControle[8]~10_combout  = ( !\Processador|FD|FETCH|ROM|memROM~4_combout  & ( (\Processador|FD|FETCH|ROM|memROM~1_combout  & (\Processador|FD|FETCH|ROM|memROM~6_combout  & ((!\Processador|FD|FETCH|ROM|memROM~2_combout ) # 
// (\Processador|FD|FETCH|PC|DOUT [0])))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~6_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~10 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~10 .lut_mask = 64'h0301030100000000;
defparam \Processador|UC|palavraControle[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N15
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~10 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~10_combout  = ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT [0]) ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datad(gnd),
	.datae(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~10 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~10 .lut_mask = 64'h000000000000C0C0;
defparam \Processador|FD|FETCH|ROM|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N18
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~198 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~198_combout  = ( \Processador|FD|BancoReg|registrador~32_q  & ( \Processador|FD|BancoReg|registrador~172_q  ) ) # ( !\Processador|FD|BancoReg|registrador~32_q  & ( \Processador|FD|BancoReg|registrador~172_q  & ( 
// (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [0] & (\Processador|FD|FETCH|ROM|memROM~2_combout  & \Processador|FD|FETCH|ROM|memROM~1_combout ))) ) ) ) # ( \Processador|FD|BancoReg|registrador~32_q  & ( 
// !\Processador|FD|BancoReg|registrador~172_q  & ( (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (((!\Processador|FD|FETCH|ROM|memROM~2_combout ) # (!\Processador|FD|FETCH|ROM|memROM~1_combout )) # (\Processador|FD|FETCH|PC|DOUT [0])) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datac(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~32_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~172_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~198 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~198 .lut_mask = 64'h0000FFFB0004FFFF;
defparam \Processador|FD|BancoReg|registrador~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N30
cyclonev_lcell_comb \Processador|FD|ULA|Equal8~4 (
// Equation(s):
// \Processador|FD|ULA|Equal8~4_combout  = ( \Processador|FD|BancoReg|registrador~198_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & (((!\Processador|FD|BancoReg|registrador~22DUPLICATE_q  & \Processador|FD|FETCH|ROM|memROM~5_combout )))) # 
// (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~92_q  $ (((!\Processador|FD|FETCH|ROM|memROM~5_combout ))))) ) ) # ( !\Processador|FD|BancoReg|registrador~198_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  
// & (((\Processador|FD|BancoReg|registrador~22DUPLICATE_q  & \Processador|FD|FETCH|ROM|memROM~5_combout )))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|BancoReg|registrador~92_q )) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~92_q ),
	.datab(!\Processador|FD|BancoReg|registrador~22DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|Equal8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Equal8~4 .extended_lut = "off";
defparam \Processador|FD|ULA|Equal8~4 .lut_mask = 64'h0535053505CA05CA;
defparam \Processador|FD|ULA|Equal8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N36
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~9 (
// Equation(s):
// \Processador|UC|palavraControle[8]~9_combout  = ( !\Processador|FD|ULA|Equal8~2_combout  & ( !\Processador|FD|ULA|Equal8~4_combout  & ( (!\Processador|FD|BancoReg|registrador~190_combout  & (!\Processador|FD|BancoReg|registrador~180_combout  & 
// (!\Processador|FD|BancoReg|registrador~181_combout  $ (\Processador|FD|BancoReg|registrador~191_combout )))) # (\Processador|FD|BancoReg|registrador~190_combout  & (\Processador|FD|BancoReg|registrador~180_combout  & 
// (!\Processador|FD|BancoReg|registrador~181_combout  $ (\Processador|FD|BancoReg|registrador~191_combout )))) ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~190_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~180_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~181_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~191_combout ),
	.datae(!\Processador|FD|ULA|Equal8~2_combout ),
	.dataf(!\Processador|FD|ULA|Equal8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~9 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~9 .lut_mask = 64'h9009000000000000;
defparam \Processador|UC|palavraControle[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N0
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~12 (
// Equation(s):
// \Processador|UC|palavraControle[8]~12_combout  = ( \Processador|FD|BancoReg|registrador~196_combout  & ( (\Processador|FD|FETCH|ROM|memROM~5_combout  & ((!\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~24_q )) # 
// (\Processador|FD|FETCH|ROM|memROM~3_combout  & ((!\Processador|FD|BancoReg|registrador~94_q ))))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~24_q ),
	.datad(!\Processador|FD|BancoReg|registrador~94_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~12 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~12 .lut_mask = 64'h0000000031203120;
defparam \Processador|UC|palavraControle[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N9
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~199 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~199_combout  = ( \Processador|FD|BancoReg|registrador~26_q  & ( \Processador|FD|BancoReg|registrador~166_q  ) ) # ( !\Processador|FD|BancoReg|registrador~26_q  & ( \Processador|FD|BancoReg|registrador~166_q  & ( 
// (!\Processador|FD|FETCH|PC|DOUT [0] & (\Processador|FD|FETCH|PC|DOUT [1] & (\Processador|FD|FETCH|ROM|memROM~2_combout  & \Processador|FD|FETCH|ROM|memROM~1_combout ))) ) ) ) # ( \Processador|FD|BancoReg|registrador~26_q  & ( 
// !\Processador|FD|BancoReg|registrador~166_q  & ( ((!\Processador|FD|FETCH|PC|DOUT [1]) # ((!\Processador|FD|FETCH|ROM|memROM~2_combout ) # (!\Processador|FD|FETCH|ROM|memROM~1_combout ))) # (\Processador|FD|FETCH|PC|DOUT [0]) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datab(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datac(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~26_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~166_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~199 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~199 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \Processador|FD|BancoReg|registrador~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N30
cyclonev_lcell_comb \Processador|FD|ULA|Equal8~5 (
// Equation(s):
// \Processador|FD|ULA|Equal8~5_combout  = ( \Processador|FD|BancoReg|registrador~199_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout  & (!\Processador|FD|BancoReg|registrador~16_q ))) # 
// (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|FETCH|ROM|memROM~5_combout  $ (((!\Processador|FD|BancoReg|registrador~86_q ))))) ) ) # ( !\Processador|FD|BancoReg|registrador~199_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  
// & (\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|BancoReg|registrador~16_q ))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (((\Processador|FD|BancoReg|registrador~86_q )))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~16_q ),
	.datad(!\Processador|FD|BancoReg|registrador~86_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~199_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|Equal8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Equal8~5 .extended_lut = "off";
defparam \Processador|FD|ULA|Equal8~5 .lut_mask = 64'h0257025731643164;
defparam \Processador|FD|ULA|Equal8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N24
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~11 (
// Equation(s):
// \Processador|UC|palavraControle[8]~11_combout  = ( !\Processador|FD|ULA|Equal8~0_combout  & ( \Processador|FD|BancoReg|registrador~185_combout  & ( (\Processador|UC|palavraControle[8]~1_combout  & (!\Processador|FD|ULA|Equal8~1_combout  & 
// (\Processador|FD|BancoReg|registrador~175_combout  & !\Processador|FD|ULA|Equal8~5_combout ))) ) ) ) # ( !\Processador|FD|ULA|Equal8~0_combout  & ( !\Processador|FD|BancoReg|registrador~185_combout  & ( (\Processador|UC|palavraControle[8]~1_combout  & 
// (!\Processador|FD|ULA|Equal8~1_combout  & (!\Processador|FD|BancoReg|registrador~175_combout  & !\Processador|FD|ULA|Equal8~5_combout ))) ) ) )

	.dataa(!\Processador|UC|palavraControle[8]~1_combout ),
	.datab(!\Processador|FD|ULA|Equal8~1_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~175_combout ),
	.datad(!\Processador|FD|ULA|Equal8~5_combout ),
	.datae(!\Processador|FD|ULA|Equal8~0_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~11 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~11 .lut_mask = 64'h4000000004000000;
defparam \Processador|UC|palavraControle[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N24
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~13 (
// Equation(s):
// \Processador|UC|palavraControle[8]~13_combout  = ( \Processador|UC|palavraControle[8]~0_combout  & ( \Processador|UC|palavraControle[8]~11_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~10_combout  & (((\Processador|UC|palavraControle[8]~9_combout )) # 
// (\Processador|UC|palavraControle[8]~10_combout ))) # (\Processador|FD|FETCH|ROM|memROM~10_combout  & (((\Processador|UC|palavraControle[8]~9_combout  & \Processador|UC|palavraControle[8]~12_combout )))) ) ) ) # ( 
// !\Processador|UC|palavraControle[8]~0_combout  & ( \Processador|UC|palavraControle[8]~11_combout  & ( (\Processador|UC|palavraControle[8]~10_combout  & !\Processador|FD|FETCH|ROM|memROM~10_combout ) ) ) ) # ( \Processador|UC|palavraControle[8]~0_combout  
// & ( !\Processador|UC|palavraControle[8]~11_combout  & ( (\Processador|UC|palavraControle[8]~10_combout  & !\Processador|FD|FETCH|ROM|memROM~10_combout ) ) ) ) # ( !\Processador|UC|palavraControle[8]~0_combout  & ( 
// !\Processador|UC|palavraControle[8]~11_combout  & ( (\Processador|UC|palavraControle[8]~10_combout  & !\Processador|FD|FETCH|ROM|memROM~10_combout ) ) ) )

	.dataa(!\Processador|UC|palavraControle[8]~10_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~10_combout ),
	.datac(!\Processador|UC|palavraControle[8]~9_combout ),
	.datad(!\Processador|UC|palavraControle[8]~12_combout ),
	.datae(!\Processador|UC|palavraControle[8]~0_combout ),
	.dataf(!\Processador|UC|palavraControle[8]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~13 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~13 .lut_mask = 64'h4444444444444C4F;
defparam \Processador|UC|palavraControle[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N18
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~14 (
// Equation(s):
// \Processador|UC|palavraControle[8]~14_combout  = ( \Processador|UC|palavraControle[8]~3_combout  & ( \Processador|UC|palavraControle[8]~13_combout  ) ) # ( !\Processador|UC|palavraControle[8]~3_combout  & ( \Processador|UC|palavraControle[8]~13_combout  ) 
// ) # ( \Processador|UC|palavraControle[8]~3_combout  & ( !\Processador|UC|palavraControle[8]~13_combout  & ( (!\Processador|FD|BancoReg|registrador~193_combout  & (!\Processador|FD|BancoReg|registrador~183_combout  & 
// ((!\Processador|UC|palavraControle[8]~8_combout ) # (\Processador|UC|palavraControle[8]~6_combout )))) # (\Processador|FD|BancoReg|registrador~193_combout  & ((!\Processador|FD|BancoReg|registrador~183_combout ) # 
// ((!\Processador|UC|palavraControle[8]~8_combout ) # (\Processador|UC|palavraControle[8]~6_combout )))) ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~193_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~183_combout ),
	.datac(!\Processador|UC|palavraControle[8]~6_combout ),
	.datad(!\Processador|UC|palavraControle[8]~8_combout ),
	.datae(!\Processador|UC|palavraControle[8]~3_combout ),
	.dataf(!\Processador|UC|palavraControle[8]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~14 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~14 .lut_mask = 64'h0000DD4DFFFFFFFF;
defparam \Processador|UC|palavraControle[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N34
dffeas \Processador|FD|FETCH|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~5_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|memROM~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[1] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N36
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~9 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~9_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [2] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~6  ))
// \Processador|FD|FETCH|SOMA|Add0~10  = CARRY(( \Processador|FD|FETCH|PC|DOUT [2] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~9_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~9 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N37
dffeas \Processador|FD|FETCH|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~9_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|memROM~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[2] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N39
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~13 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~13_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [3] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~10  ))
// \Processador|FD|FETCH|SOMA|Add0~14  = CARRY(( \Processador|FD|FETCH|PC|DOUT [3] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~13_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~13 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N41
dffeas \Processador|FD|FETCH|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[3] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N42
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~17 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~17_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [4] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~14  ))
// \Processador|FD|FETCH|SOMA|Add0~18  = CARRY(( \Processador|FD|FETCH|PC|DOUT [4] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~17_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~17 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N44
dffeas \Processador|FD|FETCH|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[4] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N45
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~21 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~21_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [5] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~18  ))
// \Processador|FD|FETCH|SOMA|Add0~22  = CARRY(( \Processador|FD|FETCH|PC|DOUT [5] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~21_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~21 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N47
dffeas \Processador|FD|FETCH|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[5] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N48
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~25 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~25_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [6] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~22  ))
// \Processador|FD|FETCH|SOMA|Add0~26  = CARRY(( \Processador|FD|FETCH|PC|DOUT [6] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~25_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~25 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N50
dffeas \Processador|FD|FETCH|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[6] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N51
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~29 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~29_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [7] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~26  ))
// \Processador|FD|FETCH|SOMA|Add0~30  = CARRY(( \Processador|FD|FETCH|PC|DOUT [7] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~29_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~29 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N53
dffeas \Processador|FD|FETCH|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[7] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N54
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~33 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~33_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [8] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~30  ))
// \Processador|FD|FETCH|SOMA|Add0~34  = CARRY(( \Processador|FD|FETCH|PC|DOUT [8] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~33_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~33 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N56
dffeas \Processador|FD|FETCH|PC|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~33_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[8] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N57
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~37 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~37_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [9] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~37 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N59
dffeas \Processador|FD|FETCH|PC|DOUT[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~37_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[9] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N12
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~1 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~1_combout  = ( !\Processador|FD|FETCH|PC|DOUT [5] & ( !\Processador|FD|FETCH|PC|DOUT [6] & ( (!\Processador|FD|FETCH|PC|DOUT [8] & (!\Processador|FD|FETCH|PC|DOUT [4] & (!\Processador|FD|FETCH|PC|DOUT [7] & 
// !\Processador|FD|FETCH|PC|DOUT [9]))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [8]),
	.datab(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datac(!\Processador|FD|FETCH|PC|DOUT [7]),
	.datad(!\Processador|FD|FETCH|PC|DOUT [9]),
	.datae(!\Processador|FD|FETCH|PC|DOUT [5]),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~1 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~1 .lut_mask = 64'h8000000000000000;
defparam \Processador|FD|FETCH|ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N48
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~0 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~0_combout  = ( \Processador|FD|FETCH|PC|DOUT [0] & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q  $ (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~0 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~0 .lut_mask = 64'h0000000030C030C0;
defparam \Processador|FD|FETCH|ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N51
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~8 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~8_combout  = ( \Processador|FD|FETCH|ROM|memROM~0_combout  & ( \Processador|FD|FETCH|ROM|memROM~1_combout  ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~8 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~8 .lut_mask = 64'h0000000055555555;
defparam \Processador|FD|FETCH|ROM|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N31
dffeas \Processador|FD|FETCH|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~1_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|memROM~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[0] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N42
cyclonev_lcell_comb \DECODER|Equal1~0 (
// Equation(s):
// \DECODER|Equal1~0_combout  = ( \Processador|FD|FETCH|ROM|memROM~0_combout  & ( (\Processador|FD|FETCH|PC|DOUT [0] & (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (\Processador|FD|FETCH|ROM|memROM~2_combout  & \Processador|FD|FETCH|ROM|memROM~1_combout 
// ))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER|Equal1~0 .extended_lut = "off";
defparam \DECODER|Equal1~0 .lut_mask = 64'h0000000000010001;
defparam \DECODER|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N54
cyclonev_lcell_comb \SEGU|process_0~0 (
// Equation(s):
// \SEGU|process_0~0_combout  = ( !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & (\Processador|FD|FETCH|ROM|memROM~1_combout  & (\Processador|FD|FETCH|PC|DOUT [2] & !\Processador|FD|FETCH|PC|DOUT [0]))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datad(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEGU|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEGU|process_0~0 .extended_lut = "off";
defparam \SEGU|process_0~0 .lut_mask = 64'h0200020000000000;
defparam \SEGU|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N8
dffeas \SEGU|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|BancoReg|registrador~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEGU|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGU|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGU|DOUT[0] .is_wysiwyg = "true";
defparam \SEGU|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N20
dffeas \SEGU|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGU|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGU|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGU|DOUT[2] .is_wysiwyg = "true";
defparam \SEGU|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N46
dffeas \SEGU|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGU|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGU|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGU|DOUT[3] .is_wysiwyg = "true";
defparam \SEGU|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N22
dffeas \SEGU|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGU|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGU|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGU|DOUT[1] .is_wysiwyg = "true";
defparam \SEGU|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N36
cyclonev_lcell_comb \showHEX0|saida7seg[0]~0 (
// Equation(s):
// \showHEX0|saida7seg[0]~0_combout  = ( \SEGU|DOUT [3] & ( \SEGU|DOUT [1] ) ) # ( \SEGU|DOUT [3] & ( !\SEGU|DOUT [1] & ( \SEGU|DOUT [2] ) ) ) # ( !\SEGU|DOUT [3] & ( !\SEGU|DOUT [1] & ( !\SEGU|DOUT [0] $ (!\SEGU|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(!\SEGU|DOUT [0]),
	.datac(!\SEGU|DOUT [2]),
	.datad(gnd),
	.datae(!\SEGU|DOUT [3]),
	.dataf(!\SEGU|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX0|saida7seg[0]~0 .lut_mask = 64'h3C3C0F0F0000FFFF;
defparam \showHEX0|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N6
cyclonev_lcell_comb \showHEX0|saida7seg[1]~1 (
// Equation(s):
// \showHEX0|saida7seg[1]~1_combout  = ( \SEGU|DOUT [3] & ( \SEGU|DOUT [1] ) ) # ( !\SEGU|DOUT [3] & ( \SEGU|DOUT [1] & ( (!\SEGU|DOUT [0] & \SEGU|DOUT [2]) ) ) ) # ( \SEGU|DOUT [3] & ( !\SEGU|DOUT [1] & ( \SEGU|DOUT [2] ) ) ) # ( !\SEGU|DOUT [3] & ( 
// !\SEGU|DOUT [1] & ( (\SEGU|DOUT [0] & \SEGU|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(!\SEGU|DOUT [0]),
	.datac(!\SEGU|DOUT [2]),
	.datad(gnd),
	.datae(!\SEGU|DOUT [3]),
	.dataf(!\SEGU|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX0|saida7seg[1]~1 .lut_mask = 64'h03030F0F0C0CFFFF;
defparam \showHEX0|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N3
cyclonev_lcell_comb \showHEX0|saida7seg[2]~2 (
// Equation(s):
// \showHEX0|saida7seg[2]~2_combout  = ( \SEGU|DOUT [3] & ( \SEGU|DOUT [1] ) ) # ( !\SEGU|DOUT [3] & ( \SEGU|DOUT [1] & ( (!\SEGU|DOUT [2] & !\SEGU|DOUT [0]) ) ) ) # ( \SEGU|DOUT [3] & ( !\SEGU|DOUT [1] & ( \SEGU|DOUT [2] ) ) )

	.dataa(!\SEGU|DOUT [2]),
	.datab(gnd),
	.datac(!\SEGU|DOUT [0]),
	.datad(gnd),
	.datae(!\SEGU|DOUT [3]),
	.dataf(!\SEGU|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX0|saida7seg[2]~2 .lut_mask = 64'h00005555A0A0FFFF;
defparam \showHEX0|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N54
cyclonev_lcell_comb \showHEX0|saida7seg[3]~3 (
// Equation(s):
// \showHEX0|saida7seg[3]~3_combout  = ( \SEGU|DOUT [3] & ( \SEGU|DOUT [1] ) ) # ( !\SEGU|DOUT [3] & ( \SEGU|DOUT [1] & ( (\SEGU|DOUT [0] & \SEGU|DOUT [2]) ) ) ) # ( \SEGU|DOUT [3] & ( !\SEGU|DOUT [1] & ( \SEGU|DOUT [2] ) ) ) # ( !\SEGU|DOUT [3] & ( 
// !\SEGU|DOUT [1] & ( !\SEGU|DOUT [0] $ (!\SEGU|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(!\SEGU|DOUT [0]),
	.datac(!\SEGU|DOUT [2]),
	.datad(gnd),
	.datae(!\SEGU|DOUT [3]),
	.dataf(!\SEGU|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX0|saida7seg[3]~3 .lut_mask = 64'h3C3C0F0F0303FFFF;
defparam \showHEX0|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N15
cyclonev_lcell_comb \showHEX0|saida7seg[4]~4 (
// Equation(s):
// \showHEX0|saida7seg[4]~4_combout  = ( \SEGU|DOUT [3] & ( \SEGU|DOUT [1] ) ) # ( !\SEGU|DOUT [3] & ( \SEGU|DOUT [1] & ( \SEGU|DOUT [0] ) ) ) # ( \SEGU|DOUT [3] & ( !\SEGU|DOUT [1] & ( (\SEGU|DOUT [0]) # (\SEGU|DOUT [2]) ) ) ) # ( !\SEGU|DOUT [3] & ( 
// !\SEGU|DOUT [1] & ( (\SEGU|DOUT [0]) # (\SEGU|DOUT [2]) ) ) )

	.dataa(!\SEGU|DOUT [2]),
	.datab(gnd),
	.datac(!\SEGU|DOUT [0]),
	.datad(gnd),
	.datae(!\SEGU|DOUT [3]),
	.dataf(!\SEGU|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX0|saida7seg[4]~4 .lut_mask = 64'h5F5F5F5F0F0FFFFF;
defparam \showHEX0|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N18
cyclonev_lcell_comb \showHEX0|saida7seg[5]~5 (
// Equation(s):
// \showHEX0|saida7seg[5]~5_combout  = ( \SEGU|DOUT [3] & ( \SEGU|DOUT [1] ) ) # ( !\SEGU|DOUT [3] & ( \SEGU|DOUT [1] & ( (!\SEGU|DOUT [2]) # (\SEGU|DOUT [0]) ) ) ) # ( \SEGU|DOUT [3] & ( !\SEGU|DOUT [1] & ( \SEGU|DOUT [2] ) ) ) # ( !\SEGU|DOUT [3] & ( 
// !\SEGU|DOUT [1] & ( (\SEGU|DOUT [0] & !\SEGU|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(!\SEGU|DOUT [0]),
	.datac(!\SEGU|DOUT [2]),
	.datad(gnd),
	.datae(!\SEGU|DOUT [3]),
	.dataf(!\SEGU|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX0|saida7seg[5]~5 .lut_mask = 64'h30300F0FF3F3FFFF;
defparam \showHEX0|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N51
cyclonev_lcell_comb \showHEX0|saida7seg[6]~6 (
// Equation(s):
// \showHEX0|saida7seg[6]~6_combout  = ( \SEGU|DOUT [3] & ( \SEGU|DOUT [1] ) ) # ( !\SEGU|DOUT [3] & ( \SEGU|DOUT [1] & ( (\SEGU|DOUT [2] & \SEGU|DOUT [0]) ) ) ) # ( \SEGU|DOUT [3] & ( !\SEGU|DOUT [1] & ( \SEGU|DOUT [2] ) ) ) # ( !\SEGU|DOUT [3] & ( 
// !\SEGU|DOUT [1] & ( !\SEGU|DOUT [2] ) ) )

	.dataa(!\SEGU|DOUT [2]),
	.datab(gnd),
	.datac(!\SEGU|DOUT [0]),
	.datad(gnd),
	.datae(!\SEGU|DOUT [3]),
	.dataf(!\SEGU|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX0|saida7seg[6]~6 .lut_mask = 64'hAAAA55550505FFFF;
defparam \showHEX0|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N21
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~184 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~184_combout  = ( \Processador|FD|BancoReg|registrador~24_q  & ( \Processador|FD|BancoReg|registrador~94_q  ) ) # ( !\Processador|FD|BancoReg|registrador~24_q  & ( \Processador|FD|BancoReg|registrador~94_q  & ( 
// (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [0] & (\Processador|FD|FETCH|ROM|memROM~1_combout  & \Processador|FD|FETCH|ROM|memROM~2_combout ))) ) ) ) # ( \Processador|FD|BancoReg|registrador~24_q  & ( 
// !\Processador|FD|BancoReg|registrador~94_q  & ( (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (((!\Processador|FD|FETCH|ROM|memROM~1_combout ) # (!\Processador|FD|FETCH|ROM|memROM~2_combout )) # (\Processador|FD|FETCH|PC|DOUT [0])) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datac(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~24_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~94_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~184 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~184 .lut_mask = 64'h0000FFFB0004FFFF;
defparam \Processador|FD|BancoReg|registrador~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N43
dffeas \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N46
dffeas \Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N49
dffeas \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N52
dffeas \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N55
dffeas \Processador|FD|FETCH|PC|DOUT[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~33_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N58
dffeas \Processador|FD|FETCH|PC|DOUT[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~37_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[9]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
