;redcode
;assert 1
	SPL 0, #42
	CMP -208, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV 311, -90
	ADD 3, 29
	MOV 311, -90
	ADD #901, @-7
	JMN 0, <402
	ADD #901, @-7
	CMP 32, 10
	ADD #32, 200
	SLT 30, 9
	SLT 30, 9
	DAT #0, <402
	JMP 3, @-0
	DJN 121, 0
	SPL 0, #0
	CMP -208, <-120
	SPL 0, #0
	CMP 32, 10
	SLT 20, <12
	CMP 32, 10
	ADD 3, 20
	SUB 3, 20
	ADD 3, 20
	ADD 300, 90
	CMP 32, 10
	SUB @3, 0
	MOV -7, <-20
	MOV -7, <-20
	SPL -0, -900
	SPL 3, 20
	SPL -0, -900
	SUB @127, 106
	SPL 200, 10
	SUB -0, 0
	ADD 1, <-1
	CMP @127, 106
	ADD 1, <-1
	ADD @933, -208
	MOV -7, <-20
	ADD #32, 208
	SPL 0, 200
	MOV -1, <-20
	MOV -47, <-20
	DJN -1, @-20
	SPL 0, <-24
	MOV -7, <-20
	SLT 30, 9
