AR sipo_2_n sipo4_2_arch "D:/git repositories/vlsi-system-design/lab/lab 6 - converters/converter_ise/sipo.vhd" sub00/vhpl04 1685277384
AR piso2bit_mod behavioral "D:/git repositories/vlsi-system-design/lab/lab 6 - converters/converter_ise/piso.vhd" sub00/vhpl02 1685277214
EN p2s NULL "D:/git repositories/vlsi-system-design/lab/lab 6 - converters/converter_ise/P2S.vhd" sub00/vhpl00 1684715719
EN sipo_2_n NULL "D:/git repositories/vlsi-system-design/lab/lab 6 - converters/converter_ise/sipo.vhd" sub00/vhpl03 1685277383
EN piso2bit_mod NULL "D:/git repositories/vlsi-system-design/lab/lab 6 - converters/converter_ise/piso.vhd" sub00/vhpl01 1685277213
