

================================================================
== Vitis HLS Report for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'
================================================================
* Date:           Mon May  2 12:37:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.859 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1039|     1039|  10.390 us|  10.390 us|  1039|  1039|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_INIT_DIV_TABLE  |     1037|     1037|        15|          1|          1|  1024|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     129|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     841|     617|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     115|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     956|     814|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |sdiv_11ns_18ns_18_15_1_U1  |sdiv_11ns_18ns_18_15_1  |        0|   0|  841|  617|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |Total                      |                        |        0|   0|  841|  617|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |i_fu_91_p2              |         +|   0|  0|  18|          11|           1|
    |overflow_1_fu_196_p2    |       and|   0|  0|   2|           1|           1|
    |underflow_fu_208_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_85_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln924_fu_184_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln942_fu_202_p2    |      icmp|   0|  0|   8|           2|           2|
    |or_ln392_fu_222_p2      |        or|   0|  0|   2|           1|           1|
    |overflow_fu_125_p2      |        or|   0|  0|   2|           1|           1|
    |div_table_V_d0          |    select|   0|  0|  17|           1|          18|
    |grp_fu_145_p1           |    select|   0|  0|  17|           1|           2|
    |select_ln392_fu_214_p3  |    select|   0|  0|  18|           1|          17|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1349_fu_131_p2    |       xor|   0|  0|  19|          18|          19|
    |xor_ln941_fu_190_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 129|          53|          80|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_Val2_2  |   9|          2|   11|         22|
    |p_Val2_1_fu_60             |   9|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  36|          8|   24|         48|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |p_Val2_1_fu_60                     |  11|   0|   11|          0|
    |p_Val2_2_reg_244                   |  11|   0|   11|          0|
    |p_Val2_2_reg_244                   |  64|  32|   11|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 115|  32|   62|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE|  return value|
|div_table_V_address0  |  out|   10|   ap_memory|                              div_table_V|         array|
|div_table_V_ce0       |  out|    1|   ap_memory|                              div_table_V|         array|
|div_table_V_we0       |  out|    1|   ap_memory|                              div_table_V|         array|
|div_table_V_d0        |  out|   18|   ap_memory|                              div_table_V|         array|
+----------------------+-----+-----+------------+-----------------------------------------+--------------+

