[{"chunk_id": "info_2979d2", "title": "EC31004: Vlsi Engg. - Quick Facts", "text": "EC31004\nCourse name | Vlsi Engg.\nOffered by | Electronics & Electrical Communication Engineering\nCredits | 3\nL-T-P | 3-0-0\nPrevious Year Grade Distribution\n19 43 43 7 5 2 EX A B C D P F | 19 | 19 | 43 | 43 | 43 | 43 | 7 | 7 | 5 | 5 | 2 | 2 | EX | A | B | C | D | P | F\n19 | 19 | 43 | 43 | 43 | 43 | 7 | 7 | 5 | 5 | 2 | 2\n19\n43\n43\n7\n5\n2\nEX | A | B | C | D | P | F\nSemester | Spring", "page": "EC31004: Vlsi Engg."}, {"chunk_id": "35737fa0", "title": "Syllabus mentioned in ERP", "text": "Pre-requisites: EC21007, EC21002 and EC31003Introduction: Design hierarchy, layers of abstraction, integration density and Moore\u00c3\u00a2\u00c2\u00c2s law, VLSI design styles, packaging styles, design automation principles; Fabrication Technology: Basic steps of fabrication, bipolar, CMOS and Bi-CMOS fabrication processes, layout design rules; MOS and Bi-CMOS characteristics and circuits: MOS transistor characteristics, MOS switch and inverter, Bi-CMOS inverter, latch-up in CMOS inverter, super-buffers, propagation delay models, switching delay in logic circuits, CMOS analog amplifier; Logic Design: switch logic, gate restoring logic, various logic families and logic gates, PLA; Dynamic Circuits: Basic concept, noise considerations, charge sharing, cascading dynamic gates, domino logic, np-CMOS logic, clocking schemes; Sequential Circuits: Basic regenerative circuits, bistable circuit elements, CMOS SR latch, clocked latch and flip-flops; Low-power Circuits: low-power designthrough voltage scaling, estimation and optimization of switching activity, reduction of switched capacitance, adiabatic logic circuits; Subsystem Design: design of arithmetic building blocks like adders, multipliers, shifters, area-speed-power tradeoff; Semiconductor Memories: SRAM, DRAM, non-volatile memories; Bipolar ECL Inverter: Features of ECL gate, robustness and noise immunity, logic design in ECL, single-ended and differential ECL gates; Testability of VLSI: Fault models, scan-based techniques, BIST, test vector generation; Physical Design: Brief ideas on partitioning, placement, routing and compaction.", "page": "EC31004: Vlsi Engg."}]