Analysis & Synthesis report for CoreBassier
Fri Jul 13 10:06:59 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated
 15. Source assignments for DataMemory:dataMemory|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 16. Parameter Settings for User Entity Instance: InstructionsMemory:instructionsMemory
 17. Parameter Settings for User Entity Instance: DataMemory:dataMemory
 18. Parameter Settings for Inferred Entity Instance: InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0
 19. Parameter Settings for Inferred Entity Instance: DataMemory:dataMemory|altsyncram:ram_rtl_0
 20. Parameter Settings for Inferred Entity Instance: ALU:alu|lpm_mult:Mult0
 21. Parameter Settings for Inferred Entity Instance: ALU:alu|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: ALU:alu|lpm_divide:Div0
 23. altsyncram Parameter Settings by Entity Instance
 24. lpm_mult Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "teste:testera"
 26. Port Connectivity Checks: "DataMemory:dataMemory"
 27. Port Connectivity Checks: "InstructionsMemory:instructionsMemory"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 13 10:06:59 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; CoreBassier                                 ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,048                                       ;
;     Total combinational functions  ; 5,056                                       ;
;     Dedicated logic registers      ; 1,062                                       ;
; Total registers                    ; 1062                                        ;
; Total pins                         ; 455                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; main               ; CoreBassier        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                               ; Library ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; divfreq.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Users/leoco/Documents/college/Lab AOC/Processor/divfreq.v                                               ;         ;
; teste.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v                                                 ;         ;
; main.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v                                                  ;         ;
; PC/PC.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/leoco/Documents/college/Lab AOC/Processor/PC/PC.v                                                 ;         ;
; InstructionsMemory/InstructionsMemory.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/leoco/Documents/college/Lab AOC/Processor/InstructionsMemory/InstructionsMemory.v                 ;         ;
; DataMemory/DataMemory.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/leoco/Documents/college/Lab AOC/Processor/DataMemory/DataMemory.v                                 ;         ;
; ControlUnit/ControlUnit.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v                               ;         ;
; ALU/ALU.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v                                               ;         ;
; RegistersBank/RegistersBank.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/leoco/Documents/college/Lab AOC/Processor/RegistersBank/RegistersBank.v                           ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                      ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                         ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                      ;         ;
; aglobal171.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                      ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;         ;
; altrom.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                          ;         ;
; altram.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                          ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                        ;         ;
; db/altsyncram_3o81.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf                                  ;         ;
; db/corebassier.ram0_instructionsmemory_d253ae8a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/leoco/Documents/college/Lab AOC/Processor/db/corebassier.ram0_instructionsmemory_d253ae8a.hdl.mif ;         ;
; db/altsyncram_eg81.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_eg81.tdf                                  ;         ;
; lpm_mult.tdf                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                        ;         ;
; lpm_add_sub.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                     ;         ;
; multcore.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                                        ;         ;
; bypassff.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                        ;         ;
; altshift.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                        ;         ;
; db/mult_7dt.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/leoco/Documents/college/Lab AOC/Processor/db/mult_7dt.tdf                                         ;         ;
; lpm_divide.tdf                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                      ;         ;
; abs_divider.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                     ;         ;
; sign_div_unsign.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                 ;         ;
; db/lpm_divide_kcm.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/leoco/Documents/college/Lab AOC/Processor/db/lpm_divide_kcm.tdf                                   ;         ;
; db/sign_div_unsign_9nh.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/leoco/Documents/college/Lab AOC/Processor/db/sign_div_unsign_9nh.tdf                              ;         ;
; db/alt_u_div_6af.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/leoco/Documents/college/Lab AOC/Processor/db/alt_u_div_6af.tdf                                    ;         ;
; db/add_sub_7pc.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/leoco/Documents/college/Lab AOC/Processor/db/add_sub_7pc.tdf                                      ;         ;
; db/add_sub_8pc.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/leoco/Documents/college/Lab AOC/Processor/db/add_sub_8pc.tdf                                      ;         ;
; db/lpm_divide_hkm.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/leoco/Documents/college/Lab AOC/Processor/db/lpm_divide_hkm.tdf                                   ;         ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 6,048                ;
;                                             ;                      ;
; Total combinational functions               ; 5056                 ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 3124                 ;
;     -- 3 input functions                    ; 1781                 ;
;     -- <=2 input functions                  ; 151                  ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 3742                 ;
;     -- arithmetic mode                      ; 1314                 ;
;                                             ;                      ;
; Total registers                             ; 1062                 ;
;     -- Dedicated logic registers            ; 1062                 ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 455                  ;
; Total memory bits                           ; 65536                ;
;                                             ;                      ;
; Embedded Multiplier 9-bit elements          ; 8                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; divfreq:div|clockOut ;
; Maximum fan-out                             ; 1091                 ;
; Total fan-out                               ; 22966                ;
; Average fan-out                             ; 3.23                 ;
+---------------------------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Entity Name         ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |main                                      ; 5056 (116)          ; 1062 (0)                  ; 65536       ; 8            ; 0       ; 4         ; 455  ; 0            ; |main                                                                                                                               ; main                ; work         ;
;    |ALU:alu|                               ; 3106 (858)          ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |main|ALU:alu                                                                                                                       ; ALU                 ; work         ;
;       |lpm_divide:Div0|                    ; 1088 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ALU:alu|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_hkm:auto_generated|   ; 1088 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ALU:alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                         ; lpm_divide_hkm      ; work         ;
;             |sign_div_unsign_9nh:divider|  ; 1088 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ALU:alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_6af:divider|     ; 1088 (1086)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ALU:alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; alt_u_div_6af       ; work         ;
;                   |add_sub_7pc:add_sub_0|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ALU:alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0 ; add_sub_7pc         ; work         ;
;                   |add_sub_8pc:add_sub_1|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ALU:alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc         ; work         ;
;       |lpm_divide:Mod0|                    ; 1081 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ALU:alu|lpm_divide:Mod0                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_kcm:auto_generated|   ; 1081 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ALU:alu|lpm_divide:Mod0|lpm_divide_kcm:auto_generated                                                                         ; lpm_divide_kcm      ; work         ;
;             |sign_div_unsign_9nh:divider|  ; 1081 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ALU:alu|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                             ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_6af:divider|     ; 1081 (1081)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ALU:alu|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; alt_u_div_6af       ; work         ;
;       |lpm_mult:Mult0|                     ; 79 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |main|ALU:alu|lpm_mult:Mult0                                                                                                        ; lpm_mult            ; work         ;
;          |mult_7dt:auto_generated|         ; 79 (79)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |main|ALU:alu|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; mult_7dt            ; work         ;
;    |ControlUnit:controlUnit|               ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ControlUnit:controlUnit                                                                                                       ; ControlUnit         ; work         ;
;    |DataMemory:dataMemory|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DataMemory:dataMemory                                                                                                         ; DataMemory          ; work         ;
;       |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DataMemory:dataMemory|altsyncram:ram_rtl_0                                                                                    ; altsyncram          ; work         ;
;          |altsyncram_eg81:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DataMemory:dataMemory|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                                     ; altsyncram_eg81     ; work         ;
;    |InstructionsMemory:instructionsMemory| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|InstructionsMemory:instructionsMemory                                                                                         ; InstructionsMemory  ; work         ;
;       |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0                                                                    ; altsyncram          ; work         ;
;          |altsyncram_3o81:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated                                     ; altsyncram_3o81     ; work         ;
;    |PC:programCounter|                     ; 67 (67)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PC:programCounter                                                                                                             ; PC                  ; work         ;
;    |RegistersBank:registersBank|           ; 1392 (1392)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RegistersBank:registersBank                                                                                                   ; RegistersBank       ; work         ;
;    |divfreq:div|                           ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|divfreq:div                                                                                                                   ; divfreq             ; work         ;
;    |teste:testera|                         ; 341 (341)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|teste:testera                                                                                                                 ; teste               ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+
; Name                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                     ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+
; DataMemory:dataMemory|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM                 ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None                                                    ;
; InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 1024         ; 32           ; --           ; --           ; 32768 ; db/CoreBassier.ram0_InstructionsMemory_d253ae8a.hdl.mif ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+------------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal            ; Free of Timing Hazards ;
+------------------------------------------------------+--------------------------------+------------------------+
; teste:testera|hex0[0]                                ; teste:testera|hex0[6]          ; yes                    ;
; teste:testera|hex0[1]                                ; teste:testera|hex0[6]          ; yes                    ;
; teste:testera|hex0[2]                                ; teste:testera|hex0[6]          ; yes                    ;
; teste:testera|hex0[3]                                ; teste:testera|hex0[6]          ; yes                    ;
; teste:testera|hex0[4]                                ; teste:testera|hex0[6]          ; yes                    ;
; teste:testera|hex0[5]                                ; teste:testera|hex0[6]          ; yes                    ;
; teste:testera|hex0[6]                                ; teste:testera|hex0[6]          ; yes                    ;
; teste:testera|_hex1[0]                               ; teste:testera|_hex1[6]         ; yes                    ;
; teste:testera|_hex1[1]                               ; teste:testera|_hex1[6]         ; yes                    ;
; teste:testera|_hex1[2]                               ; teste:testera|_hex1[6]         ; yes                    ;
; teste:testera|_hex1[3]                               ; teste:testera|_hex1[6]         ; yes                    ;
; teste:testera|_hex1[4]                               ; teste:testera|_hex1[6]         ; yes                    ;
; teste:testera|_hex1[5]                               ; teste:testera|_hex1[6]         ; yes                    ;
; teste:testera|_hex1[6]                               ; teste:testera|_hex1[6]         ; yes                    ;
; teste:testera|_hex2[0]                               ; teste:testera|_hex2[6]         ; yes                    ;
; teste:testera|_hex2[1]                               ; teste:testera|_hex2[6]         ; yes                    ;
; teste:testera|_hex2[2]                               ; teste:testera|_hex2[6]         ; yes                    ;
; teste:testera|_hex2[3]                               ; teste:testera|_hex2[6]         ; yes                    ;
; teste:testera|_hex2[4]                               ; teste:testera|_hex2[6]         ; yes                    ;
; teste:testera|_hex2[5]                               ; teste:testera|_hex2[6]         ; yes                    ;
; teste:testera|_hex2[6]                               ; teste:testera|_hex2[6]         ; yes                    ;
; teste:testera|_hex3[0]                               ; teste:testera|_hex3[6]         ; yes                    ;
; teste:testera|_hex3[1]                               ; teste:testera|_hex3[6]         ; yes                    ;
; teste:testera|_hex3[2]                               ; teste:testera|_hex3[6]         ; yes                    ;
; teste:testera|_hex3[3]                               ; teste:testera|_hex3[6]         ; yes                    ;
; teste:testera|_hex3[4]                               ; teste:testera|_hex3[6]         ; yes                    ;
; teste:testera|_hex3[5]                               ; teste:testera|_hex3[6]         ; yes                    ;
; teste:testera|_hex3[6]                               ; teste:testera|_hex3[6]         ; yes                    ;
; teste:testera|_hex4[0]                               ; teste:testera|_hex4[6]         ; yes                    ;
; teste:testera|_hex4[1]                               ; teste:testera|_hex4[6]         ; yes                    ;
; teste:testera|_hex4[2]                               ; teste:testera|_hex4[6]         ; yes                    ;
; teste:testera|_hex4[3]                               ; teste:testera|_hex4[6]         ; yes                    ;
; teste:testera|_hex4[4]                               ; teste:testera|_hex4[6]         ; yes                    ;
; teste:testera|_hex4[5]                               ; teste:testera|_hex4[6]         ; yes                    ;
; teste:testera|_hex4[6]                               ; teste:testera|_hex4[6]         ; yes                    ;
; teste:testera|_hex5[0]                               ; teste:testera|_hex5[6]         ; yes                    ;
; teste:testera|_hex5[1]                               ; teste:testera|_hex5[6]         ; yes                    ;
; teste:testera|_hex5[2]                               ; teste:testera|_hex5[6]         ; yes                    ;
; teste:testera|_hex5[3]                               ; teste:testera|_hex5[6]         ; yes                    ;
; teste:testera|_hex5[4]                               ; teste:testera|_hex5[6]         ; yes                    ;
; teste:testera|_hex5[5]                               ; teste:testera|_hex5[6]         ; yes                    ;
; teste:testera|_hex5[6]                               ; teste:testera|_hex5[6]         ; yes                    ;
; teste:testera|_hex6[0]                               ; teste:testera|_hex6[6]         ; yes                    ;
; teste:testera|_hex6[1]                               ; teste:testera|_hex6[6]         ; yes                    ;
; teste:testera|_hex6[2]                               ; teste:testera|_hex6[6]         ; yes                    ;
; teste:testera|_hex6[3]                               ; teste:testera|_hex6[6]         ; yes                    ;
; teste:testera|_hex6[4]                               ; teste:testera|_hex6[6]         ; yes                    ;
; teste:testera|_hex6[5]                               ; teste:testera|_hex6[6]         ; yes                    ;
; teste:testera|_hex6[6]                               ; teste:testera|_hex6[6]         ; yes                    ;
; teste:testera|_hex7[0]                               ; teste:testera|_hex7[6]         ; yes                    ;
; teste:testera|_hex7[1]                               ; teste:testera|_hex7[6]         ; yes                    ;
; teste:testera|_hex7[2]                               ; teste:testera|_hex7[6]         ; yes                    ;
; teste:testera|_hex7[3]                               ; teste:testera|_hex7[6]         ; yes                    ;
; teste:testera|_hex7[4]                               ; teste:testera|_hex7[6]         ; yes                    ;
; teste:testera|_hex7[5]                               ; teste:testera|_hex7[6]         ; yes                    ;
; teste:testera|_hex7[6]                               ; teste:testera|_hex7[6]         ; yes                    ;
; ALU:alu|dataC[0]                                     ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[0]                               ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[1]                                     ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[1]                               ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[2]                                     ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[2]                               ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[3]                                     ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[3]                               ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[4]                                     ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[4]                               ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[5]                                     ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[5]                               ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[6]                                     ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[6]                               ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[7]                                     ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[7]                               ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[8]                                     ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[8]                               ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[9]                                     ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[9]                               ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[10]                                    ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[10]                              ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[11]                                    ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[11]                              ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[12]                                    ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[12]                              ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[13]                                    ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[13]                              ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[14]                                    ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[14]                              ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[15]                                    ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[15]                              ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[16]                                    ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[16]                              ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[17]                                    ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[17]                              ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[18]                                    ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[18]                              ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[19]                                    ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[19]                              ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[20]                                    ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[20]                              ; teste:testera|_temp[0]         ; yes                    ;
; ALU:alu|dataC[21]                                    ; ControlUnit:controlUnit|branch ; yes                    ;
; teste:testera|_temp[21]                              ; teste:testera|_temp[0]         ; yes                    ;
; Number of user-specified and inferred latches = 121  ;                                ;                        ;
+------------------------------------------------------+--------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1062  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1056  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                            ;
+------------------------------------------------+-------------------------------------------------+------+
; Register Name                                  ; Megafunction                                    ; Type ;
+------------------------------------------------+-------------------------------------------------+------+
; InstructionsMemory:instructionsMemory|q[0..31] ; InstructionsMemory:instructionsMemory|ram_rtl_0 ; RAM  ;
; DataMemory:dataMemory|q[0..31]                 ; DataMemory:dataMemory|ram_rtl_0                 ; RAM  ;
+------------------------------------------------+-------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |main|PC:programCounter|_programCounter[19] ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |main|teste:testera|Selector3               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |main|Mux30                                 ;
; 67:1               ; 8 bits    ; 352 LEs       ; 80 LEs               ; 272 LEs                ; No         ; |main|ALU:alu|Selector14                    ;
; 67:1               ; 8 bits    ; 352 LEs       ; 80 LEs               ; 272 LEs                ; No         ; |main|ALU:alu|Selector19                    ;
; 68:1               ; 4 bits    ; 180 LEs       ; 44 LEs               ; 136 LEs                ; No         ; |main|ALU:alu|Selector9                     ;
; 68:1               ; 4 bits    ; 180 LEs       ; 44 LEs               ; 136 LEs                ; No         ; |main|ALU:alu|Selector30                    ;
; 69:1               ; 2 bits    ; 92 LEs        ; 20 LEs               ; 72 LEs                 ; No         ; |main|ALU:alu|Selector5                     ;
; 69:1               ; 2 bits    ; 92 LEs        ; 20 LEs               ; 72 LEs                 ; No         ; |main|ALU:alu|Selector32                    ;
; 70:1               ; 2 bits    ; 92 LEs        ; 20 LEs               ; 72 LEs                 ; No         ; |main|ALU:alu|Selector3                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:dataMemory|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionsMemory:instructionsMemory ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:dataMemory ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                            ;
; ADDR_WIDTH     ; 10    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0   ;
+------------------------------------+---------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                   ; Type           ;
+------------------------------------+---------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                       ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                     ; Untyped        ;
; WIDTH_A                            ; 32                                                      ; Untyped        ;
; WIDTHAD_A                          ; 10                                                      ; Untyped        ;
; NUMWORDS_A                         ; 1024                                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                    ; Untyped        ;
; WIDTH_B                            ; 1                                                       ; Untyped        ;
; WIDTHAD_B                          ; 1                                                       ; Untyped        ;
; NUMWORDS_B                         ; 1                                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                    ; Untyped        ;
; INIT_FILE                          ; db/CoreBassier.ram0_InstructionsMemory_d253ae8a.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_3o81                                         ; Untyped        ;
+------------------------------------+---------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataMemory:dataMemory|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Untyped                         ;
; WIDTHAD_A                          ; 10                   ; Untyped                         ;
; NUMWORDS_A                         ; 1024                 ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:alu|lpm_mult:Mult0             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:alu|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:alu|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 2                                                          ;
; Entity Instance                           ; InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; DataMemory:dataMemory|altsyncram:ram_rtl_0                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                 ;
+---------------------------------------+------------------------+
; Name                                  ; Value                  ;
+---------------------------------------+------------------------+
; Number of entity instances            ; 1                      ;
; Entity Instance                       ; ALU:alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                     ;
;     -- LPM_WIDTHB                     ; 32                     ;
;     -- LPM_WIDTHP                     ; 64                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
+---------------------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "teste:testera"                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; key3 ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:dataMemory"                                                                                                                                                                   ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_addr  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; write_addr ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionsMemory:instructionsMemory"                                                                                                                                                  ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_addr ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 455                         ;
; cycloneiii_ff         ; 1062                        ;
;     ENA               ; 1056                        ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 5060                        ;
;     arith             ; 1314                        ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 1271                        ;
;     normal            ; 3746                        ;
;         0 data inputs ; 63                          ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 510                         ;
;         4 data inputs ; 3124                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 135.50                      ;
; Average LUT depth     ; 96.36                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Jul 13 10:06:19 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CoreBassier -c CoreBassier
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file divfreq.v
    Info (12023): Found entity 1: divfreq File: C:/Users/leoco/Documents/college/Lab AOC/Processor/divfreq.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file teste.v
    Info (12023): Found entity 1: teste File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 1
Warning (10238): Verilog Module Declaration warning at main.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 21
Warning (10238): Verilog Module Declaration warning at main.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 20
Warning (10238): Verilog Module Declaration warning at main.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 19
Warning (10238): Verilog Module Declaration warning at main.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 18
Warning (10238): Verilog Module Declaration warning at main.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 17
Warning (10238): Verilog Module Declaration warning at main.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 16
Warning (10238): Verilog Module Declaration warning at main.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 15
Warning (10238): Verilog Module Declaration warning at main.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 14
Warning (10238): Verilog Module Declaration warning at main.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 13
Warning (10238): Verilog Module Declaration warning at main.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 12
Warning (10238): Verilog Module Declaration warning at main.v(11): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 11
Warning (10238): Verilog Module Declaration warning at main.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 10
Warning (10238): Verilog Module Declaration warning at main.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 9
Warning (10238): Verilog Module Declaration warning at main.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc/pc.v
    Info (12023): Found entity 1: PC File: C:/Users/leoco/Documents/college/Lab AOC/Processor/PC/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file io/io.v
    Info (12023): Found entity 1: IO File: C:/Users/leoco/Documents/college/Lab AOC/Processor/IO/IO.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file instructionsmemory/instructionsmemory.v
    Info (12023): Found entity 1: InstructionsMemory File: C:/Users/leoco/Documents/college/Lab AOC/Processor/InstructionsMemory/InstructionsMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory/datamemory.v
    Info (12023): Found entity 1: DataMemory File: C:/Users/leoco/Documents/college/Lab AOC/Processor/DataMemory/DataMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit/controlunit.v
    Info (12023): Found entity 1: ControlUnit File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v Line: 1
Warning (10229): Verilog HDL Expression warning at ALU.v(34): truncated literal to match 8 bits File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 34
Warning (10229): Verilog HDL Expression warning at ALU.v(48): truncated literal to match 8 bits File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registersbank/registersbank.v
    Info (12023): Found entity 1: RegistersBank File: C:/Users/leoco/Documents/college/Lab AOC/Processor/RegistersBank/RegistersBank.v Line: 1
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at main.v(82): variable "dataB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at main.v(86): variable "dataA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 86
Warning (10235): Verilog HDL Always Construct warning at main.v(92): variable "aluOut" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at main.v(93): variable "memoryOut" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 93
Warning (10235): Verilog HDL Always Construct warning at main.v(94): variable "inputOut" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 94
Warning (10270): Verilog HDL Case Statement warning at main.v(91): incomplete case statement has no default case item File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at main.v(77): inferring latch(es) for variable "dataToWrite", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (10034): Output port "aluError" at main.v(48) has no driver File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 48
Info (10041): Inferred latch for "dataToWrite[0]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[1]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[2]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[3]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[4]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[5]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[6]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[7]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[8]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[9]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[10]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[11]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[12]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[13]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[14]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[15]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[16]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[17]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[18]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[19]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[20]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[21]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[22]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[23]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[24]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[25]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[26]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[27]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[28]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[29]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[30]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (10041): Inferred latch for "dataToWrite[31]" at main.v(77) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Info (12128): Elaborating entity "divfreq" for hierarchy "divfreq:div" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 59
Info (12128): Elaborating entity "PC" for hierarchy "PC:programCounter" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 60
Info (12128): Elaborating entity "InstructionsMemory" for hierarchy "InstructionsMemory:instructionsMemory" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 61
Warning (10030): Net "ram.data_a" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/leoco/Documents/college/Lab AOC/Processor/InstructionsMemory/InstructionsMemory.v Line: 10
Warning (10030): Net "ram.waddr_a" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/leoco/Documents/college/Lab AOC/Processor/InstructionsMemory/InstructionsMemory.v Line: 10
Warning (10030): Net "ram.we_a" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/leoco/Documents/college/Lab AOC/Processor/InstructionsMemory/InstructionsMemory.v Line: 10
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:controlUnit" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 63
Warning (10230): Verilog HDL assignment warning at ControlUnit.v(117): truncated value with size 32 to match size of target (1) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v Line: 117
Warning (10230): Verilog HDL assignment warning at ControlUnit.v(118): truncated value with size 32 to match size of target (1) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v Line: 118
Warning (10230): Verilog HDL assignment warning at ControlUnit.v(119): truncated value with size 32 to match size of target (1) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v Line: 119
Info (12128): Elaborating entity "RegistersBank" for hierarchy "RegistersBank:registersBank" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 67
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 68
Warning (10230): Verilog HDL assignment warning at ALU.v(34): truncated value with size 32 to match size of target (1) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 34
Warning (10230): Verilog HDL assignment warning at ALU.v(35): truncated value with size 64 to match size of target (32) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 35
Warning (10230): Verilog HDL assignment warning at ALU.v(48): truncated value with size 32 to match size of target (1) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 48
Warning (10230): Verilog HDL assignment warning at ALU.v(49): truncated value with size 64 to match size of target (32) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 49
Warning (10230): Verilog HDL assignment warning at ALU.v(56): truncated value with size 32 to match size of target (1) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 56
Warning (10230): Verilog HDL assignment warning at ALU.v(107): truncated value with size 32 to match size of target (1) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 107
Warning (10240): Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable "dataC", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable "_temp", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable "overflow", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "overflow" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[0]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[1]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[2]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[3]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[4]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[5]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[6]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[7]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[8]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[9]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[10]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[11]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[12]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[13]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[14]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[15]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[16]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[17]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[18]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[19]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[20]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[21]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[22]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[23]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[24]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[25]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[26]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[27]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[28]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[29]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[30]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (10041): Inferred latch for "dataC[31]" at ALU.v(25) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:dataMemory" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 69
Info (12128): Elaborating entity "teste" for hierarchy "teste:testera" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at teste.v(23): object "negative" assigned a value but never read File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at teste.v(29): object "_hex0" assigned a value but never read File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 29
Warning (10235): Verilog HDL Always Construct warning at teste.v(50): variable "opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at teste.v(57): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 57
Warning (10235): Verilog HDL Always Construct warning at teste.v(60): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 60
Warning (10235): Verilog HDL Always Construct warning at teste.v(65): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 65
Warning (10230): Verilog HDL assignment warning at teste.v(78): truncated value with size 32 to match size of target (4) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 78
Warning (10230): Verilog HDL assignment warning at teste.v(76): truncated value with size 32 to match size of target (4) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 76
Warning (10230): Verilog HDL assignment warning at teste.v(74): truncated value with size 32 to match size of target (4) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 74
Warning (10235): Verilog HDL Always Construct warning at teste.v(130): variable "address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 130
Warning (10230): Verilog HDL assignment warning at teste.v(134): truncated value with size 8 to match size of target (7) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 134
Warning (10230): Verilog HDL assignment warning at teste.v(135): truncated value with size 8 to match size of target (7) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 135
Warning (10230): Verilog HDL assignment warning at teste.v(136): truncated value with size 8 to match size of target (7) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 136
Warning (10230): Verilog HDL assignment warning at teste.v(138): truncated value with size 8 to match size of target (7) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 138
Warning (10230): Verilog HDL assignment warning at teste.v(139): truncated value with size 8 to match size of target (7) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 139
Warning (10230): Verilog HDL assignment warning at teste.v(140): truncated value with size 8 to match size of target (7) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 140
Warning (10230): Verilog HDL assignment warning at teste.v(143): truncated value with size 8 to match size of target (7) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 143
Warning (10230): Verilog HDL assignment warning at teste.v(144): truncated value with size 8 to match size of target (7) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 144
Warning (10230): Verilog HDL assignment warning at teste.v(146): truncated value with size 8 to match size of target (7) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 146
Warning (10230): Verilog HDL assignment warning at teste.v(149): truncated value with size 8 to match size of target (7) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 149
Warning (10230): Verilog HDL assignment warning at teste.v(150): truncated value with size 8 to match size of target (7) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 150
Warning (10230): Verilog HDL assignment warning at teste.v(152): truncated value with size 8 to match size of target (7) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 152
Warning (10270): Verilog HDL Case Statement warning at teste.v(130): incomplete case statement has no default case item File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 130
Warning (10235): Verilog HDL Always Construct warning at teste.v(158): variable "address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 158
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw17" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw16" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw15" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(178): variable "sw0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at teste.v(180): variable "key1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 180
Warning (10235): Verilog HDL Always Construct warning at teste.v(181): variable "key2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 181
Warning (10235): Verilog HDL Always Construct warning at teste.v(182): variable "key3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 182
Warning (10270): Verilog HDL Case Statement warning at teste.v(158): incomplete case statement has no default case item File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 158
Warning (10270): Verilog HDL Case Statement warning at teste.v(50): incomplete case statement has no default case item File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "_hex1", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "_hex2", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "_hex3", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "_hex4", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "_hex5", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "_hex6", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "_hex7", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "_temp", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "hundred", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "ten", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "unit", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "outHundreds", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "outTens", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "outUnits", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable "hex0", which holds its previous value in one or more paths through the always construct File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 34
Info (10041): Inferred latch for "hex0[0]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "hex0[1]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "hex0[2]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "hex0[3]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "hex0[4]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "hex0[5]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "hex0[6]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[0]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[1]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[2]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[3]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[4]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[5]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[6]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[7]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[8]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[9]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[10]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[11]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[12]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[13]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[14]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[15]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[16]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[17]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[18]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[19]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[20]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[21]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[22]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[23]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[24]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[25]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[26]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[27]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[28]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[29]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[30]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_temp[31]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex7[0]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex7[1]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex7[2]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex7[3]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex7[4]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex7[5]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex7[6]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex6[0]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex6[1]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex6[2]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex6[3]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex6[4]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex6[5]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex6[6]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex5[0]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex5[1]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex5[2]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex5[3]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex5[4]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex5[5]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex5[6]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex4[0]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex4[1]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex4[2]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex4[3]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex4[4]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex4[5]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex4[6]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex3[0]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex3[1]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex3[2]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex3[3]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex3[4]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex3[5]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex3[6]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex2[0]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex2[1]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex2[2]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex2[3]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex2[4]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex2[5]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex2[6]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex1[0]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex1[1]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex1[2]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex1[3]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex1[4]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex1[5]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (10041): Inferred latch for "_hex1[6]" at teste.v(50) File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "RegistersBank:registersBank|registers" is uninferred due to asynchronous read logic File: C:/Users/leoco/Documents/college/Lab AOC/Processor/RegistersBank/RegistersBank.v Line: 15
Warning (14026): LATCH primitive "dataToWrite[0]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[1]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[2]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[3]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[4]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[5]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[6]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[7]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[8]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[9]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[10]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[11]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[12]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[13]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[14]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[15]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[16]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[17]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[18]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[19]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[20]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[21]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[22]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[23]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[24]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[25]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[26]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[27]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[28]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[29]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[30]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (14026): LATCH primitive "dataToWrite[31]$latch" is permanently enabled File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 77
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/CoreBassier.ram0_RegistersBank_9280d5ac.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "InstructionsMemory:instructionsMemory|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CoreBassier.ram0_InstructionsMemory_d253ae8a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DataMemory:dataMemory|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:alu|Mult0" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:alu|Mod0" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 62
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:alu|Div0" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 57
Info (12130): Elaborated megafunction instantiation "InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CoreBassier.ram0_InstructionsMemory_d253ae8a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3o81.tdf
    Info (12023): Found entity 1: altsyncram_3o81 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "DataMemory:dataMemory|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "DataMemory:dataMemory|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_eg81.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ALU:alu|lpm_mult:Mult0" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 47
Info (12133): Instantiated megafunction "ALU:alu|lpm_mult:Mult0" with the following parameter: File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 47
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "ALU:alu|lpm_divide:Mod0" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 62
Info (12133): Instantiated megafunction "ALU:alu|lpm_divide:Mod0" with the following parameter: File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 62
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/lpm_divide_kcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ALU:alu|lpm_divide:Div0" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 57
Info (12133): Instantiated megafunction "ALU:alu|lpm_divide:Div0" with the following parameter: File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 57
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/lpm_divide_hkm.tdf Line: 24
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 222 buffer(s)
    Info (13019): Ignored 222 SOFT buffer(s)
Warning (13012): Latch teste:testera|hex0[0] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|hex0[1] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|hex0[2] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|hex0[3] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|hex0[4] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|hex0[5] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|hex0[6] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex1[0] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex1[1] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex1[2] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex1[3] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex1[4] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex1[5] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex1[6] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex2[0] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a0 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 34
Warning (13012): Latch teste:testera|_hex2[1] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a0 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 34
Warning (13012): Latch teste:testera|_hex2[2] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a0 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 34
Warning (13012): Latch teste:testera|_hex2[3] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a0 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 34
Warning (13012): Latch teste:testera|_hex2[4] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a0 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 34
Warning (13012): Latch teste:testera|_hex2[5] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a0 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 34
Warning (13012): Latch teste:testera|_hex2[6] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a0 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 34
Warning (13012): Latch teste:testera|_hex3[0] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex3[1] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex3[2] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex3[3] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex3[4] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex3[5] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex3[6] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex4[0] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex4[1] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex4[2] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex4[3] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex4[4] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex4[5] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex4[6] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex5[0] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex5[1] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex5[2] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex5[3] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex5[4] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex5[5] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex5[6] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex6[0] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex6[1] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex6[2] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex6[3] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex6[4] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex6[5] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex6[6] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch teste:testera|_hex7[0] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex7[1] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex7[2] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex7[3] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex7[4] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex7[5] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch teste:testera|_hex7[6] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a1 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 55
Warning (13012): Latch ALU:alu|dataC[0] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[0] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a4 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 118
Warning (13012): Latch ALU:alu|dataC[1] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[1] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[2] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a30 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 664
Warning (13012): Latch teste:testera|_temp[2] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[3] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a30 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 664
Warning (13012): Latch teste:testera|_temp[3] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[4] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[4] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[5] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[5] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[6] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[6] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[7] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[7] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[8] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[8] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[9] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[9] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[10] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[10] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[11] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[11] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[12] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[12] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[13] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[13] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[14] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[14] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[15] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[15] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[16] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[16] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[17] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[17] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[18] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[18] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[19] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[19] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[20] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[20] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[21] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[21] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[22] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[22] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[23] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[23] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[24] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[24] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[25] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[25] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[26] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[26] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[27] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a31 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 685
Warning (13012): Latch teste:testera|_temp[27] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[28] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a30 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 664
Warning (13012): Latch teste:testera|_temp[28] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[29] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a30 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 664
Warning (13012): Latch teste:testera|_temp[29] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[30] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a30 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 664
Warning (13012): Latch teste:testera|_temp[30] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13012): Latch ALU:alu|dataC[31] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a30 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 664
Warning (13012): Latch teste:testera|_temp[31] has unsafe behavior File: C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory|altsyncram:ram_rtl_0|altsyncram_3o81:auto_generated|ram_block1a26 File: C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf Line: 580
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "aluCode[5]" is stuck at GND File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 37
    Warning (13410): Pin "memoryToRegister[2]" is stuck at GND File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 40
    Warning (13410): Pin "aluError" is stuck at GND File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 48
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key3" File: C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v Line: 30
Info (21057): Implemented 6608 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 432 output pins
    Info (21061): Implemented 6081 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 383 warnings
    Info: Peak virtual memory: 4819 megabytes
    Info: Processing ended: Fri Jul 13 10:06:59 2018
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:01


