# ğŸ§  SAP-1 Microprocessor â€” Manual & Automatic Implementation (CUET ETE-404)

> âš ï¸ **Important:** Please **wear earphones or headphones** while watching the documentation videos for clear narration and timing explanations.

---

## ğŸ« Project Information
**Course:** VLSI Technology Sessional  
**Course Code:** ETE-404  
**Department:** Electronics and Telecommunication Engineering  
**University:** Chittagong University of Engineering and Technology (CUET)  
**Student:** Yeasir Mahmud (ID: 2008036)

---

## ğŸ¯ Project Overview
This project implements a complete **SAP-1 (Simple-As-Possible) Microprocessor** in **Logisim Evolution**, featuring both **Manual** and **Automatic (Auto Loader)** operation modes.

- **Manual Mode:** Classic SAP-1 design with manual program entry and step execution.  
- **Automatic Mode:** Enhanced version with an **Instruction Loader** that automatically transfers programs from ROM to SRAM.  

A **Python-based Assembler** is included to convert assembly code into machine-readable binary/hex format for direct ROM programming.

---

## ğŸ§© Features
- âœ… Full SAP-1 implementation in Logisim Evolution  
- âš™ï¸ **Hardwired Control Sequencer** designed from Boolean equations  
- â±ï¸ **Ring Counter (Tâ‚â€“Tâ‚†)** generating instruction timing pulses  
- ğŸ”¡ **Instruction Decoder (4-to-16)** one-hot opcode expansion  
- ğŸ’¾ **Instruction Loader** automating ROM â†’ SRAM transfer (Auto Mode)  
- ğŸ’» **Python Compiler/Assembler** to generate `.txt` and `.hex` code  
- ğŸ§¾ **Comprehensive Documentation Report** (PDF)  
- ğŸ¥ **YouTube Documentation Videos** for both manual and auto operation  

---

## ğŸ§± Architecture Overview
| Component | Description |
|------------|-------------|
| **Program Counter (PC)** | Generates next instruction address; supports reset & jump. |
| **Memory Address Register (MAR)** | Holds address for memory access. |
| **SRAM** | Instruction & data memory controlled by `sram_rd/sram_wr`. |
| **Instruction Register (IR)** | Stores opcode + operand. |
| **Decoder** | Converts opcode into one-hot instruction lines. |
| **Ring Counter** | Generates timing pulses (T1â€“T6). |
| **Control Sequencer** | Generates control signals using opcode & timing. |
| **Instruction Loader** | Copies program from ROM â†’ SRAM automatically. |
| **Registers A & B** | General-purpose registers (A = Accumulator). |
| **ALU** | Performs add/sub; controlled by `alu_sub`. |
| **Output Register** | Displays final result from Accumulator. |

---

## ğŸ’¾ Files Included
| File | Description |
|------|-------------|
| `sap1_2008036.circ` | Manual SAP-1 circuit |
| `sap1_2008036_auto.circ` | Automatic SAP-1 circuit (with loader) |
| `sap_1_compiler.py` | Python-based assembler/compiler |
| `sample_program.txt` | Example assembly code |
| `Documentation_Report.pdf` | Full project report (LaTeX/PDF) |
| `Documentation_video_links.md` | YouTube documentation video links |
| `APP_LINK.md` | Application or compiler app link |

---

## ğŸ¥ Documentation Videos

> âš ï¸ Please use earphones/headphones for clear voice and timing narration.

- ğŸ¬ **Video 1 â€“ Manual SAP-1 Implementation and Working**  
  â–¶ [https://youtu.be/Qg41prMnh7M?si=I5qifFfr43NMmPTR](https://youtu.be/Qg41prMnh7M?si=I5qifFfr43NMmPTR)

- âš™ï¸ **Video 2 â€“ Automatic SAP-1 (Instruction Loader & Control Sequencer)**  
  â–¶ [https://youtu.be/Fg9NOlhEnMM?si=H7XgJqqebU_cU_0Q](https://youtu.be/Fg9NOlhEnMM?si=H7XgJqqebU_cU_0Q)

ğŸ“ [View all documentation video links â†’ `Documentation_video_links.md`](Documentation_video_links.md)

---

## ğŸ§  Example Program

**Assembly Code**
LDA 7
LDB 8
ADD
ST 9
HLT

DATA 7 10
DATA 8 5
DATA 9 0


**Machine Code (Hex)**
17 28 30 59 E0 00 00 0A 05 00 00 00 00 00 00 00

â¡ï¸ This program loads 10 into A, 5 into B, performs A+B, stores 15 at address 9, then halts.

---

## ğŸ§° Tools Used
- ğŸ§© **Logisim Evolution** â€“ for circuit design & simulation  
- ğŸ **Python 3.x** â€“ for assembler/compiler development  
- ğŸ“„ **LaTeX** â€“ for documentation report  
- â˜ï¸ **GitHub** â€“ for project hosting & version control  

---

## ğŸ“„ Documentation
ğŸ“˜ [Download Full Project Report (PDF)](Documentation_Report.pdf)  
ğŸ“º [Watch Documentation Videos](Documentation_video_links.md)

---

## ğŸ§© Demonstration Workflow
1. Load program into ROM (via compiler output).  
2. In **Auto Mode**, set `debug = 1` â†’ loader copies ROM â†’ SRAM using `I1/I2` handshake.  
3. After loading, set `debug = 0`, reset PC, enable `rc_en`.  
4. Apply clock pulses â€” each 6 pulses = one instruction cycle.  
5. Observe Register A, B, ALU, and Output registers update accordingly.

---

## ğŸ“˜ Repository Link
ğŸ”— **GitHub:** [https://github.com/yeasirmahmud01/SAP_1_2008036](https://github.com/yeasirmahmud01/SAP_1_2008036)

---

### ğŸ Acknowledgment
Special thanks to the **Department of Electronics and Telecommunication Engineering, CUET**,  
for continuous support and guidance during the **VLSI Technology Sessional Project**.

---

Â© 2025 **Yeasir Mahmud**  
Department of Electronics and Telecommunication Engineering  
Chittagong University of Engineering and Technology (CUET)
