/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/cmac_usplus_v2_4_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap cmac_usplus_v2_4_3 /home/feilong/Storages/fpga/000_vivado_sim_linux32/cmac_usplus_v2_4_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work cmac_usplus_v2_4_3 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/cmac_usplus_v2_4_3/.cxl.verilog.cmac_usplus_v2_4_3.cmac_usplus_v2_4_3.lin64.cmf
