INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rw22242/FPGA/Lab1/Lab1.srcs/sources_1/new/Lab1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rw22242/FPGA/Lab1/Lab1.srcs/sim_1/new/testbenchLab1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbenchLab1
