
metaporter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002920  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  080029dc  080029dc  000129dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b88  08002b88  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002b88  08002b88  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b88  08002b88  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b88  08002b88  00012b88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b8c  08002b8c  00012b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002b90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000034  20000070  08002c00  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000a4  08002c00  000200a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003d1f  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001393  00000000  00000000  00023db7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004b0  00000000  00000000  00025150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000003e8  00000000  00000000  00025600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aeb0  00000000  00000000  000259e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006739  00000000  00000000  00040898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c948  00000000  00000000  00046fd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e3919  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017a8  00000000  00000000  000e396c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000070 	.word	0x20000070
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080029c4 	.word	0x080029c4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000074 	.word	0x20000074
 8000100:	080029c4 	.word	0x080029c4

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <Keypad_Init>:
// Keypad will be configured in such a way that
// Row will be the output and the Column will be the input
// @Param = None
// @ReturnVal = None
void Keypad_Init()
{
 8000230:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000232:	b099      	sub	sp, #100	; 0x64
 8000234:	af00      	add	r7, sp, #0
	//Port setup
	//enable GPIOA RCC
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000236:	4b49      	ldr	r3, [pc, #292]	; (800035c <Keypad_Init+0x12c>)
 8000238:	695a      	ldr	r2, [r3, #20]
 800023a:	4b48      	ldr	r3, [pc, #288]	; (800035c <Keypad_Init+0x12c>)
 800023c:	2180      	movs	r1, #128	; 0x80
 800023e:	0289      	lsls	r1, r1, #10
 8000240:	430a      	orrs	r2, r1
 8000242:	615a      	str	r2, [r3, #20]
	/* Enable SYSCFG clock */
	//RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);


	// Setting up row for output high
	for (int idx = 0; idx < KEYPAD_ROW_SIZE; idx++)
 8000244:	2300      	movs	r3, #0
 8000246:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000248:	e02f      	b.n	80002aa <Keypad_Init+0x7a>
	{
		GPIO_InitTypeDef RowDefault =
		{
				.Pin = kpPinout.Rows[idx].GPIO_Pin,
 800024a:	4a45      	ldr	r2, [pc, #276]	; (8000360 <Keypad_Init+0x130>)
 800024c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800024e:	00db      	lsls	r3, r3, #3
 8000250:	18d3      	adds	r3, r2, r3
 8000252:	3304      	adds	r3, #4
 8000254:	881b      	ldrh	r3, [r3, #0]
 8000256:	001a      	movs	r2, r3
		GPIO_InitTypeDef RowDefault =
 8000258:	2118      	movs	r1, #24
 800025a:	187b      	adds	r3, r7, r1
 800025c:	601a      	str	r2, [r3, #0]
 800025e:	187b      	adds	r3, r7, r1
 8000260:	2201      	movs	r2, #1
 8000262:	605a      	str	r2, [r3, #4]
 8000264:	187b      	adds	r3, r7, r1
 8000266:	2201      	movs	r2, #1
 8000268:	609a      	str	r2, [r3, #8]
 800026a:	187b      	adds	r3, r7, r1
 800026c:	2200      	movs	r2, #0
 800026e:	60da      	str	r2, [r3, #12]
 8000270:	187b      	adds	r3, r7, r1
 8000272:	2200      	movs	r2, #0
 8000274:	611a      	str	r2, [r3, #16]
				.Mode = GPIO_MODE_OUTPUT_PP,
				.Pull = GPIO_PULLUP,
				.Speed = GPIO_SPEED_FREQ_LOW,
				.Alternate = 0
		};
		HAL_GPIO_Init(kpPinout.Rows[idx].GPIOx,&RowDefault);
 8000276:	4b3a      	ldr	r3, [pc, #232]	; (8000360 <Keypad_Init+0x130>)
 8000278:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800027a:	00d2      	lsls	r2, r2, #3
 800027c:	58d3      	ldr	r3, [r2, r3]
 800027e:	187a      	adds	r2, r7, r1
 8000280:	0011      	movs	r1, r2
 8000282:	0018      	movs	r0, r3
 8000284:	f000 fc9c 	bl	8000bc0 <HAL_GPIO_Init>

		// Toggles to high for output
		HAL_GPIO_WritePin(kpPinout.Rows[idx].GPIOx,kpPinout.Rows[idx].GPIO_Pin,GPIO_PIN_SET);
 8000288:	4b35      	ldr	r3, [pc, #212]	; (8000360 <Keypad_Init+0x130>)
 800028a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800028c:	00d2      	lsls	r2, r2, #3
 800028e:	58d0      	ldr	r0, [r2, r3]
 8000290:	4a33      	ldr	r2, [pc, #204]	; (8000360 <Keypad_Init+0x130>)
 8000292:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000294:	00db      	lsls	r3, r3, #3
 8000296:	18d3      	adds	r3, r2, r3
 8000298:	3304      	adds	r3, #4
 800029a:	881b      	ldrh	r3, [r3, #0]
 800029c:	2201      	movs	r2, #1
 800029e:	0019      	movs	r1, r3
 80002a0:	f000 fe23 	bl	8000eea <HAL_GPIO_WritePin>
	for (int idx = 0; idx < KEYPAD_ROW_SIZE; idx++)
 80002a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80002a6:	3301      	adds	r3, #1
 80002a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80002aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80002ac:	2b03      	cmp	r3, #3
 80002ae:	ddcc      	ble.n	800024a <Keypad_Init+0x1a>


	}

	// Setting up col for input
	for (int idx = 0; idx < KEYPAD_COL_SIZE; idx++)
 80002b0:	2300      	movs	r3, #0
 80002b2:	65bb      	str	r3, [r7, #88]	; 0x58
 80002b4:	e022      	b.n	80002fc <Keypad_Init+0xcc>
	{
			GPIO_InitTypeDef ColDefault =
			{
					.Pin = kpPinout.Cols[idx].GPIO_Pin,
 80002b6:	4a2a      	ldr	r2, [pc, #168]	; (8000360 <Keypad_Init+0x130>)
 80002b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80002ba:	3304      	adds	r3, #4
 80002bc:	00db      	lsls	r3, r3, #3
 80002be:	18d3      	adds	r3, r2, r3
 80002c0:	3304      	adds	r3, #4
 80002c2:	881b      	ldrh	r3, [r3, #0]
 80002c4:	001a      	movs	r2, r3
			GPIO_InitTypeDef ColDefault =
 80002c6:	1d3b      	adds	r3, r7, #4
 80002c8:	601a      	str	r2, [r3, #0]
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	2200      	movs	r2, #0
 80002ce:	605a      	str	r2, [r3, #4]
 80002d0:	1d3b      	adds	r3, r7, #4
 80002d2:	2202      	movs	r2, #2
 80002d4:	609a      	str	r2, [r3, #8]
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	2200      	movs	r2, #0
 80002da:	60da      	str	r2, [r3, #12]
 80002dc:	1d3b      	adds	r3, r7, #4
 80002de:	2200      	movs	r2, #0
 80002e0:	611a      	str	r2, [r3, #16]
					.Mode = GPIO_MODE_INPUT,
					.Pull = GPIO_PULLDOWN,
					.Speed = GPIO_SPEED_FREQ_LOW,
					.Alternate = 0
			};
			HAL_GPIO_Init(kpPinout.Cols[idx].GPIOx,&ColDefault);
 80002e2:	4b1f      	ldr	r3, [pc, #124]	; (8000360 <Keypad_Init+0x130>)
 80002e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80002e6:	3204      	adds	r2, #4
 80002e8:	00d2      	lsls	r2, r2, #3
 80002ea:	58d3      	ldr	r3, [r2, r3]
 80002ec:	1d3a      	adds	r2, r7, #4
 80002ee:	0011      	movs	r1, r2
 80002f0:	0018      	movs	r0, r3
 80002f2:	f000 fc65 	bl	8000bc0 <HAL_GPIO_Init>
	for (int idx = 0; idx < KEYPAD_COL_SIZE; idx++)
 80002f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80002f8:	3301      	adds	r3, #1
 80002fa:	65bb      	str	r3, [r7, #88]	; 0x58
 80002fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80002fe:	2b03      	cmp	r3, #3
 8000300:	ddd9      	ble.n	80002b6 <Keypad_Init+0x86>
			//HAL_GPIO_WritePin(kpPinout.Cols[idx].GPIOx,kpPinout.Cols[idx].GPIO_Pin,GPIO_PIN_RESET);
	}

	//Setup EXTI interrupts

	EXTI_ConfigTypeDef IrqSettings =
 8000302:	2448      	movs	r4, #72	; 0x48
 8000304:	193b      	adds	r3, r7, r4
 8000306:	4a17      	ldr	r2, [pc, #92]	; (8000364 <Keypad_Init+0x134>)
 8000308:	ca23      	ldmia	r2!, {r0, r1, r5}
 800030a:	c323      	stmia	r3!, {r0, r1, r5}
 800030c:	6812      	ldr	r2, [r2, #0]
 800030e:	601a      	str	r2, [r3, #0]
			.Line = EXTI_LINE_8,
			.Mode = EXTI_MODE_INTERRUPT,
			.Trigger = EXTI_TRIGGER_RISING,
			.GPIOSel = EXTI_GPIOA
	};
	GPIO_InitTypeDef ItDefault =
 8000310:	2134      	movs	r1, #52	; 0x34
 8000312:	187b      	adds	r3, r7, r1
 8000314:	4a14      	ldr	r2, [pc, #80]	; (8000368 <Keypad_Init+0x138>)
 8000316:	ca61      	ldmia	r2!, {r0, r5, r6}
 8000318:	c361      	stmia	r3!, {r0, r5, r6}
 800031a:	ca21      	ldmia	r2!, {r0, r5}
 800031c:	c321      	stmia	r3!, {r0, r5}
						.Mode = GPIO_MODE_IT_RISING,
						.Pull = GPIO_NOPULL,
						.Speed = GPIO_SPEED_FREQ_LOW,
						.Alternate = 0
				};
	HAL_GPIO_Init(GPIOA,&ItDefault);
 800031e:	187a      	adds	r2, r7, r1
 8000320:	2390      	movs	r3, #144	; 0x90
 8000322:	05db      	lsls	r3, r3, #23
 8000324:	0011      	movs	r1, r2
 8000326:	0018      	movs	r0, r3
 8000328:	f000 fc4a 	bl	8000bc0 <HAL_GPIO_Init>
	EXTI_HandleTypeDef IrqHandle;
	IrqHandle.Line = IrqSettings.Line;
 800032c:	193b      	adds	r3, r7, r4
 800032e:	681a      	ldr	r2, [r3, #0]
 8000330:	212c      	movs	r1, #44	; 0x2c
 8000332:	187b      	adds	r3, r7, r1
 8000334:	601a      	str	r2, [r3, #0]
	HAL_EXTI_SetConfigLine(&IrqHandle,&IrqSettings);
 8000336:	193a      	adds	r2, r7, r4
 8000338:	187b      	adds	r3, r7, r1
 800033a:	0011      	movs	r1, r2
 800033c:	0018      	movs	r0, r3
 800033e:	f000 fb9b 	bl	8000a78 <HAL_EXTI_SetConfigLine>
	HAL_NVIC_SetPriority(EXTI4_15_IRQn, 2U, 0);
 8000342:	2200      	movs	r2, #0
 8000344:	2102      	movs	r1, #2
 8000346:	2007      	movs	r0, #7
 8000348:	f000 fb64 	bl	8000a14 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800034c:	2007      	movs	r0, #7
 800034e:	f000 fb76 	bl	8000a3e <HAL_NVIC_EnableIRQ>

}
 8000352:	46c0      	nop			; (mov r8, r8)
 8000354:	46bd      	mov	sp, r7
 8000356:	b019      	add	sp, #100	; 0x64
 8000358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035a:	46c0      	nop			; (mov r8, r8)
 800035c:	40021000 	.word	0x40021000
 8000360:	08002a48 	.word	0x08002a48
 8000364:	080029dc 	.word	0x080029dc
 8000368:	080029ec 	.word	0x080029ec

0800036c <Keypad_Scan>:
// Scans the keypad to find any outputs
// This is the function to invoke in a IRQ or Timer routine (TBD)
// @Param returnChar = returns the keypad option if keypad is pressed
// @ReturnVal = the status of keypad, 0 for not pressed and 1 for pressed
int Keypad_Scan(char* returnChar)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b086      	sub	sp, #24
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
	int KeyNotPressed = 0;
 8000374:	2300      	movs	r3, #0
 8000376:	613b      	str	r3, [r7, #16]
	int KeyPressed = 1;
 8000378:	2301      	movs	r3, #1
 800037a:	60fb      	str	r3, [r7, #12]

	for (int colIdx = 0; colIdx < KEYPAD_COL_SIZE; colIdx++)
 800037c:	2300      	movs	r3, #0
 800037e:	617b      	str	r3, [r7, #20]
 8000380:	e02d      	b.n	80003de <Keypad_Scan+0x72>
	{
		// If the column pin input is pulled high (registered press)
		if (HAL_GPIO_ReadPin(kpPinout.Cols[colIdx].GPIOx,kpPinout.Cols[colIdx].GPIO_Pin))
 8000382:	4b1b      	ldr	r3, [pc, #108]	; (80003f0 <Keypad_Scan+0x84>)
 8000384:	697a      	ldr	r2, [r7, #20]
 8000386:	3204      	adds	r2, #4
 8000388:	00d2      	lsls	r2, r2, #3
 800038a:	58d0      	ldr	r0, [r2, r3]
 800038c:	4a18      	ldr	r2, [pc, #96]	; (80003f0 <Keypad_Scan+0x84>)
 800038e:	697b      	ldr	r3, [r7, #20]
 8000390:	3304      	adds	r3, #4
 8000392:	00db      	lsls	r3, r3, #3
 8000394:	18d3      	adds	r3, r2, r3
 8000396:	3304      	adds	r3, #4
 8000398:	881b      	ldrh	r3, [r3, #0]
 800039a:	0019      	movs	r1, r3
 800039c:	f000 fd88 	bl	8000eb0 <HAL_GPIO_ReadPin>
 80003a0:	1e03      	subs	r3, r0, #0
 80003a2:	d019      	beq.n	80003d8 <Keypad_Scan+0x6c>
		{
			int rowIdx = Keypad_Search_Row(colIdx);
 80003a4:	697b      	ldr	r3, [r7, #20]
 80003a6:	0018      	movs	r0, r3
 80003a8:	f000 f82c 	bl	8000404 <Keypad_Search_Row>
 80003ac:	0003      	movs	r3, r0
 80003ae:	60bb      	str	r3, [r7, #8]
			assert(rowIdx != -1);
 80003b0:	68bb      	ldr	r3, [r7, #8]
 80003b2:	3301      	adds	r3, #1
 80003b4:	d105      	bne.n	80003c2 <Keypad_Scan+0x56>
 80003b6:	4b0f      	ldr	r3, [pc, #60]	; (80003f4 <Keypad_Scan+0x88>)
 80003b8:	4a0f      	ldr	r2, [pc, #60]	; (80003f8 <Keypad_Scan+0x8c>)
 80003ba:	4810      	ldr	r0, [pc, #64]	; (80003fc <Keypad_Scan+0x90>)
 80003bc:	2162      	movs	r1, #98	; 0x62
 80003be:	f001 fa91 	bl	80018e4 <__assert_func>
			*returnChar = KeyPadMatrix[rowIdx][colIdx];
 80003c2:	4a0f      	ldr	r2, [pc, #60]	; (8000400 <Keypad_Scan+0x94>)
 80003c4:	68bb      	ldr	r3, [r7, #8]
 80003c6:	009b      	lsls	r3, r3, #2
 80003c8:	18d2      	adds	r2, r2, r3
 80003ca:	697b      	ldr	r3, [r7, #20]
 80003cc:	18d3      	adds	r3, r2, r3
 80003ce:	781a      	ldrb	r2, [r3, #0]
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	701a      	strb	r2, [r3, #0]
			return KeyPressed;
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	e006      	b.n	80003e6 <Keypad_Scan+0x7a>
	for (int colIdx = 0; colIdx < KEYPAD_COL_SIZE; colIdx++)
 80003d8:	697b      	ldr	r3, [r7, #20]
 80003da:	3301      	adds	r3, #1
 80003dc:	617b      	str	r3, [r7, #20]
 80003de:	697b      	ldr	r3, [r7, #20]
 80003e0:	2b03      	cmp	r3, #3
 80003e2:	ddce      	ble.n	8000382 <Keypad_Scan+0x16>
		}

	}

	return KeyNotPressed;
 80003e4:	693b      	ldr	r3, [r7, #16]
}
 80003e6:	0018      	movs	r0, r3
 80003e8:	46bd      	mov	sp, r7
 80003ea:	b006      	add	sp, #24
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	46c0      	nop			; (mov r8, r8)
 80003f0:	08002a48 	.word	0x08002a48
 80003f4:	08002a00 	.word	0x08002a00
 80003f8:	08002a98 	.word	0x08002a98
 80003fc:	08002a10 	.word	0x08002a10
 8000400:	08002a88 	.word	0x08002a88

08000404 <Keypad_Search_Row>:
// Helper function of Keypad_Scan
// toggleConfig goes from 1000, 0100, 0010, 0001 to test out the button read
// @Param colIdx = column index that registered a button pressed
// @ReturnVal = the row index that registered a button pressed , -1 for state of error
int Keypad_Search_Row(int colIdx)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b088      	sub	sp, #32
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
	int retVal = -1;
 800040c:	2301      	movs	r3, #1
 800040e:	425b      	negs	r3, r3
 8000410:	61fb      	str	r3, [r7, #28]

	// Column pin config goes from 1000, 0100, 0010, to 0001
	for (int toggleConfig = 0; toggleConfig < KEYPAD_ROW_SIZE; toggleConfig++)
 8000412:	2300      	movs	r3, #0
 8000414:	61bb      	str	r3, [r7, #24]
 8000416:	e03a      	b.n	800048e <Keypad_Search_Row+0x8a>
	{
		// Going through each row pins to set the output signal logic
		for(int idx = 0; idx < KEYPAD_ROW_SIZE; idx++)
 8000418:	2300      	movs	r3, #0
 800041a:	617b      	str	r3, [r7, #20]
 800041c:	e01d      	b.n	800045a <Keypad_Search_Row+0x56>
		{
			uint8_t BitState = GPIO_PIN_RESET; // 0u
 800041e:	2113      	movs	r1, #19
 8000420:	187b      	adds	r3, r7, r1
 8000422:	2200      	movs	r2, #0
 8000424:	701a      	strb	r2, [r3, #0]
			if(idx == toggleConfig) BitState = GPIO_PIN_SET; // 1u
 8000426:	697a      	ldr	r2, [r7, #20]
 8000428:	69bb      	ldr	r3, [r7, #24]
 800042a:	429a      	cmp	r2, r3
 800042c:	d102      	bne.n	8000434 <Keypad_Search_Row+0x30>
 800042e:	187b      	adds	r3, r7, r1
 8000430:	2201      	movs	r2, #1
 8000432:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(kpPinout.Rows[idx].GPIOx,kpPinout.Rows[idx].GPIO_Pin,BitState);
 8000434:	4b25      	ldr	r3, [pc, #148]	; (80004cc <Keypad_Search_Row+0xc8>)
 8000436:	697a      	ldr	r2, [r7, #20]
 8000438:	00d2      	lsls	r2, r2, #3
 800043a:	58d0      	ldr	r0, [r2, r3]
 800043c:	4a23      	ldr	r2, [pc, #140]	; (80004cc <Keypad_Search_Row+0xc8>)
 800043e:	697b      	ldr	r3, [r7, #20]
 8000440:	00db      	lsls	r3, r3, #3
 8000442:	18d3      	adds	r3, r2, r3
 8000444:	3304      	adds	r3, #4
 8000446:	8819      	ldrh	r1, [r3, #0]
 8000448:	2313      	movs	r3, #19
 800044a:	18fb      	adds	r3, r7, r3
 800044c:	781b      	ldrb	r3, [r3, #0]
 800044e:	001a      	movs	r2, r3
 8000450:	f000 fd4b 	bl	8000eea <HAL_GPIO_WritePin>
		for(int idx = 0; idx < KEYPAD_ROW_SIZE; idx++)
 8000454:	697b      	ldr	r3, [r7, #20]
 8000456:	3301      	adds	r3, #1
 8000458:	617b      	str	r3, [r7, #20]
 800045a:	697b      	ldr	r3, [r7, #20]
 800045c:	2b03      	cmp	r3, #3
 800045e:	ddde      	ble.n	800041e <Keypad_Search_Row+0x1a>

		}

		// If the column pin input is still registered as high, (found the corresponding row pin)
		if (HAL_GPIO_ReadPin(kpPinout.Cols[colIdx].GPIOx,kpPinout.Cols[colIdx].GPIO_Pin))
 8000460:	4b1a      	ldr	r3, [pc, #104]	; (80004cc <Keypad_Search_Row+0xc8>)
 8000462:	687a      	ldr	r2, [r7, #4]
 8000464:	3204      	adds	r2, #4
 8000466:	00d2      	lsls	r2, r2, #3
 8000468:	58d0      	ldr	r0, [r2, r3]
 800046a:	4a18      	ldr	r2, [pc, #96]	; (80004cc <Keypad_Search_Row+0xc8>)
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	3304      	adds	r3, #4
 8000470:	00db      	lsls	r3, r3, #3
 8000472:	18d3      	adds	r3, r2, r3
 8000474:	3304      	adds	r3, #4
 8000476:	881b      	ldrh	r3, [r3, #0]
 8000478:	0019      	movs	r1, r3
 800047a:	f000 fd19 	bl	8000eb0 <HAL_GPIO_ReadPin>
 800047e:	1e03      	subs	r3, r0, #0
 8000480:	d002      	beq.n	8000488 <Keypad_Search_Row+0x84>
		{
			retVal = toggleConfig;
 8000482:	69bb      	ldr	r3, [r7, #24]
 8000484:	61fb      	str	r3, [r7, #28]
			break;
 8000486:	e005      	b.n	8000494 <Keypad_Search_Row+0x90>
	for (int toggleConfig = 0; toggleConfig < KEYPAD_ROW_SIZE; toggleConfig++)
 8000488:	69bb      	ldr	r3, [r7, #24]
 800048a:	3301      	adds	r3, #1
 800048c:	61bb      	str	r3, [r7, #24]
 800048e:	69bb      	ldr	r3, [r7, #24]
 8000490:	2b03      	cmp	r3, #3
 8000492:	ddc1      	ble.n	8000418 <Keypad_Search_Row+0x14>
		}
	}

	//Reset all row output pins to high
	for (int idx = 0; idx < KEYPAD_ROW_SIZE; idx++)
 8000494:	2300      	movs	r3, #0
 8000496:	60fb      	str	r3, [r7, #12]
 8000498:	e010      	b.n	80004bc <Keypad_Search_Row+0xb8>
	{
		HAL_GPIO_WritePin(kpPinout.Rows[idx].GPIOx,kpPinout.Rows[idx].GPIO_Pin,GPIO_PIN_SET);
 800049a:	4b0c      	ldr	r3, [pc, #48]	; (80004cc <Keypad_Search_Row+0xc8>)
 800049c:	68fa      	ldr	r2, [r7, #12]
 800049e:	00d2      	lsls	r2, r2, #3
 80004a0:	58d0      	ldr	r0, [r2, r3]
 80004a2:	4a0a      	ldr	r2, [pc, #40]	; (80004cc <Keypad_Search_Row+0xc8>)
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	00db      	lsls	r3, r3, #3
 80004a8:	18d3      	adds	r3, r2, r3
 80004aa:	3304      	adds	r3, #4
 80004ac:	881b      	ldrh	r3, [r3, #0]
 80004ae:	2201      	movs	r2, #1
 80004b0:	0019      	movs	r1, r3
 80004b2:	f000 fd1a 	bl	8000eea <HAL_GPIO_WritePin>
	for (int idx = 0; idx < KEYPAD_ROW_SIZE; idx++)
 80004b6:	68fb      	ldr	r3, [r7, #12]
 80004b8:	3301      	adds	r3, #1
 80004ba:	60fb      	str	r3, [r7, #12]
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	2b03      	cmp	r3, #3
 80004c0:	ddeb      	ble.n	800049a <Keypad_Search_Row+0x96>
	}

	return retVal;
 80004c2:	69fb      	ldr	r3, [r7, #28]
}
 80004c4:	0018      	movs	r0, r3
 80004c6:	46bd      	mov	sp, r7
 80004c8:	b008      	add	sp, #32
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	08002a48 	.word	0x08002a48

080004d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d4:	f000 f98e 	bl	80007f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d8:	f000 f818 	bl	800050c <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  Keypad_Init();
 80004dc:	f7ff fea8 	bl	8000230 <Keypad_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80004e0:	e7fe      	b.n	80004e0 <main+0x10>

080004e2 <HAL_GPIO_EXTI_Callback>:
  }
  /* USER CODE END 3 */
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80004e2:	b580      	push	{r7, lr}
 80004e4:	b084      	sub	sp, #16
 80004e6:	af00      	add	r7, sp, #0
 80004e8:	0002      	movs	r2, r0
 80004ea:	1dbb      	adds	r3, r7, #6
 80004ec:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == GPIO_PIN_8){
 80004ee:	1dbb      	adds	r3, r7, #6
 80004f0:	881a      	ldrh	r2, [r3, #0]
 80004f2:	2380      	movs	r3, #128	; 0x80
 80004f4:	005b      	lsls	r3, r3, #1
 80004f6:	429a      	cmp	r2, r3
 80004f8:	d104      	bne.n	8000504 <HAL_GPIO_EXTI_Callback+0x22>
		char buttonVal;
		if(Keypad_Scan(&buttonVal))
 80004fa:	230f      	movs	r3, #15
 80004fc:	18fb      	adds	r3, r7, r3
 80004fe:	0018      	movs	r0, r3
 8000500:	f7ff ff34 	bl	800036c <Keypad_Scan>
		{
			//fprintf("%c",buttonVal);
		}
	}
}
 8000504:	46c0      	nop			; (mov r8, r8)
 8000506:	46bd      	mov	sp, r7
 8000508:	b004      	add	sp, #16
 800050a:	bd80      	pop	{r7, pc}

0800050c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800050c:	b590      	push	{r4, r7, lr}
 800050e:	b093      	sub	sp, #76	; 0x4c
 8000510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000512:	2414      	movs	r4, #20
 8000514:	193b      	adds	r3, r7, r4
 8000516:	0018      	movs	r0, r3
 8000518:	2334      	movs	r3, #52	; 0x34
 800051a:	001a      	movs	r2, r3
 800051c:	2100      	movs	r1, #0
 800051e:	f001 fa39 	bl	8001994 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	0018      	movs	r0, r3
 8000526:	2310      	movs	r3, #16
 8000528:	001a      	movs	r2, r3
 800052a:	2100      	movs	r1, #0
 800052c:	f001 fa32 	bl	8001994 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8000530:	193b      	adds	r3, r7, r4
 8000532:	2220      	movs	r2, #32
 8000534:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000536:	193b      	adds	r3, r7, r4
 8000538:	2201      	movs	r2, #1
 800053a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800053c:	193b      	adds	r3, r7, r4
 800053e:	2200      	movs	r2, #0
 8000540:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000542:	193b      	adds	r3, r7, r4
 8000544:	0018      	movs	r0, r3
 8000546:	f000 fced 	bl	8000f24 <HAL_RCC_OscConfig>
 800054a:	1e03      	subs	r3, r0, #0
 800054c:	d001      	beq.n	8000552 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800054e:	f000 f819 	bl	8000584 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000552:	1d3b      	adds	r3, r7, #4
 8000554:	2207      	movs	r2, #7
 8000556:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8000558:	1d3b      	adds	r3, r7, #4
 800055a:	2203      	movs	r2, #3
 800055c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055e:	1d3b      	adds	r3, r7, #4
 8000560:	2200      	movs	r2, #0
 8000562:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000564:	1d3b      	adds	r3, r7, #4
 8000566:	2200      	movs	r2, #0
 8000568:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800056a:	1d3b      	adds	r3, r7, #4
 800056c:	2101      	movs	r1, #1
 800056e:	0018      	movs	r0, r3
 8000570:	f001 f85e 	bl	8001630 <HAL_RCC_ClockConfig>
 8000574:	1e03      	subs	r3, r0, #0
 8000576:	d001      	beq.n	800057c <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000578:	f000 f804 	bl	8000584 <Error_Handler>
  }
}
 800057c:	46c0      	nop			; (mov r8, r8)
 800057e:	46bd      	mov	sp, r7
 8000580:	b013      	add	sp, #76	; 0x4c
 8000582:	bd90      	pop	{r4, r7, pc}

08000584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000588:	b672      	cpsid	i
}
 800058a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800058c:	e7fe      	b.n	800058c <Error_Handler+0x8>
	...

08000590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000596:	4b0f      	ldr	r3, [pc, #60]	; (80005d4 <HAL_MspInit+0x44>)
 8000598:	699a      	ldr	r2, [r3, #24]
 800059a:	4b0e      	ldr	r3, [pc, #56]	; (80005d4 <HAL_MspInit+0x44>)
 800059c:	2101      	movs	r1, #1
 800059e:	430a      	orrs	r2, r1
 80005a0:	619a      	str	r2, [r3, #24]
 80005a2:	4b0c      	ldr	r3, [pc, #48]	; (80005d4 <HAL_MspInit+0x44>)
 80005a4:	699b      	ldr	r3, [r3, #24]
 80005a6:	2201      	movs	r2, #1
 80005a8:	4013      	ands	r3, r2
 80005aa:	607b      	str	r3, [r7, #4]
 80005ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ae:	4b09      	ldr	r3, [pc, #36]	; (80005d4 <HAL_MspInit+0x44>)
 80005b0:	69da      	ldr	r2, [r3, #28]
 80005b2:	4b08      	ldr	r3, [pc, #32]	; (80005d4 <HAL_MspInit+0x44>)
 80005b4:	2180      	movs	r1, #128	; 0x80
 80005b6:	0549      	lsls	r1, r1, #21
 80005b8:	430a      	orrs	r2, r1
 80005ba:	61da      	str	r2, [r3, #28]
 80005bc:	4b05      	ldr	r3, [pc, #20]	; (80005d4 <HAL_MspInit+0x44>)
 80005be:	69da      	ldr	r2, [r3, #28]
 80005c0:	2380      	movs	r3, #128	; 0x80
 80005c2:	055b      	lsls	r3, r3, #21
 80005c4:	4013      	ands	r3, r2
 80005c6:	603b      	str	r3, [r7, #0]
 80005c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	b002      	add	sp, #8
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	40021000 	.word	0x40021000

080005d8 <EXTI4_15_IRQHandler>:
/******************************************************************************/
/*           Cortex-M0 Processor Interruption and Exception Handlers          */
/******************************************************************************/

void EXTI4_15_IRQHandler(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_Callback(GPIO_PIN_8);
 80005dc:	2380      	movs	r3, #128	; 0x80
 80005de:	005b      	lsls	r3, r3, #1
 80005e0:	0018      	movs	r0, r3
 80005e2:	f7ff ff7e 	bl	80004e2 <HAL_GPIO_EXTI_Callback>

}
 80005e6:	46c0      	nop			; (mov r8, r8)
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <NMI_Handler>:

/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005f0:	e7fe      	b.n	80005f0 <NMI_Handler+0x4>

080005f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005f2:	b580      	push	{r7, lr}
 80005f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005f6:	e7fe      	b.n	80005f6 <HardFault_Handler+0x4>

080005f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80005fc:	46c0      	nop			; (mov r8, r8)
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}

08000602 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000602:	b580      	push	{r7, lr}
 8000604:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000606:	46c0      	nop			; (mov r8, r8)
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}

0800060c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000610:	f000 f938 	bl	8000884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000614:	46c0      	nop			; (mov r8, r8)
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}

0800061a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800061a:	b580      	push	{r7, lr}
 800061c:	af00      	add	r7, sp, #0
	return 1;
 800061e:	2301      	movs	r3, #1
}
 8000620:	0018      	movs	r0, r3
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}

08000626 <_kill>:

int _kill(int pid, int sig)
{
 8000626:	b580      	push	{r7, lr}
 8000628:	b082      	sub	sp, #8
 800062a:	af00      	add	r7, sp, #0
 800062c:	6078      	str	r0, [r7, #4]
 800062e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000630:	f001 f976 	bl	8001920 <__errno>
 8000634:	0003      	movs	r3, r0
 8000636:	2216      	movs	r2, #22
 8000638:	601a      	str	r2, [r3, #0]
	return -1;
 800063a:	2301      	movs	r3, #1
 800063c:	425b      	negs	r3, r3
}
 800063e:	0018      	movs	r0, r3
 8000640:	46bd      	mov	sp, r7
 8000642:	b002      	add	sp, #8
 8000644:	bd80      	pop	{r7, pc}

08000646 <_exit>:

void _exit (int status)
{
 8000646:	b580      	push	{r7, lr}
 8000648:	b082      	sub	sp, #8
 800064a:	af00      	add	r7, sp, #0
 800064c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800064e:	2301      	movs	r3, #1
 8000650:	425a      	negs	r2, r3
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	0011      	movs	r1, r2
 8000656:	0018      	movs	r0, r3
 8000658:	f7ff ffe5 	bl	8000626 <_kill>
	while (1) {}		/* Make sure we hang here */
 800065c:	e7fe      	b.n	800065c <_exit+0x16>

0800065e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800065e:	b580      	push	{r7, lr}
 8000660:	b086      	sub	sp, #24
 8000662:	af00      	add	r7, sp, #0
 8000664:	60f8      	str	r0, [r7, #12]
 8000666:	60b9      	str	r1, [r7, #8]
 8000668:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800066a:	2300      	movs	r3, #0
 800066c:	617b      	str	r3, [r7, #20]
 800066e:	e00a      	b.n	8000686 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000670:	e000      	b.n	8000674 <_read+0x16>
 8000672:	bf00      	nop
 8000674:	0001      	movs	r1, r0
 8000676:	68bb      	ldr	r3, [r7, #8]
 8000678:	1c5a      	adds	r2, r3, #1
 800067a:	60ba      	str	r2, [r7, #8]
 800067c:	b2ca      	uxtb	r2, r1
 800067e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000680:	697b      	ldr	r3, [r7, #20]
 8000682:	3301      	adds	r3, #1
 8000684:	617b      	str	r3, [r7, #20]
 8000686:	697a      	ldr	r2, [r7, #20]
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	429a      	cmp	r2, r3
 800068c:	dbf0      	blt.n	8000670 <_read+0x12>
	}

return len;
 800068e:	687b      	ldr	r3, [r7, #4]
}
 8000690:	0018      	movs	r0, r3
 8000692:	46bd      	mov	sp, r7
 8000694:	b006      	add	sp, #24
 8000696:	bd80      	pop	{r7, pc}

08000698 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b086      	sub	sp, #24
 800069c:	af00      	add	r7, sp, #0
 800069e:	60f8      	str	r0, [r7, #12]
 80006a0:	60b9      	str	r1, [r7, #8]
 80006a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006a4:	2300      	movs	r3, #0
 80006a6:	617b      	str	r3, [r7, #20]
 80006a8:	e009      	b.n	80006be <_write+0x26>
	{
		__io_putchar(*ptr++);
 80006aa:	68bb      	ldr	r3, [r7, #8]
 80006ac:	1c5a      	adds	r2, r3, #1
 80006ae:	60ba      	str	r2, [r7, #8]
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	0018      	movs	r0, r3
 80006b4:	e000      	b.n	80006b8 <_write+0x20>
 80006b6:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006b8:	697b      	ldr	r3, [r7, #20]
 80006ba:	3301      	adds	r3, #1
 80006bc:	617b      	str	r3, [r7, #20]
 80006be:	697a      	ldr	r2, [r7, #20]
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	429a      	cmp	r2, r3
 80006c4:	dbf1      	blt.n	80006aa <_write+0x12>
	}
	return len;
 80006c6:	687b      	ldr	r3, [r7, #4]
}
 80006c8:	0018      	movs	r0, r3
 80006ca:	46bd      	mov	sp, r7
 80006cc:	b006      	add	sp, #24
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <_close>:

int _close(int file)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
	return -1;
 80006d8:	2301      	movs	r3, #1
 80006da:	425b      	negs	r3, r3
}
 80006dc:	0018      	movs	r0, r3
 80006de:	46bd      	mov	sp, r7
 80006e0:	b002      	add	sp, #8
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	2280      	movs	r2, #128	; 0x80
 80006f2:	0192      	lsls	r2, r2, #6
 80006f4:	605a      	str	r2, [r3, #4]
	return 0;
 80006f6:	2300      	movs	r3, #0
}
 80006f8:	0018      	movs	r0, r3
 80006fa:	46bd      	mov	sp, r7
 80006fc:	b002      	add	sp, #8
 80006fe:	bd80      	pop	{r7, pc}

08000700 <_isatty>:

int _isatty(int file)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
	return 1;
 8000708:	2301      	movs	r3, #1
}
 800070a:	0018      	movs	r0, r3
 800070c:	46bd      	mov	sp, r7
 800070e:	b002      	add	sp, #8
 8000710:	bd80      	pop	{r7, pc}

08000712 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000712:	b580      	push	{r7, lr}
 8000714:	b084      	sub	sp, #16
 8000716:	af00      	add	r7, sp, #0
 8000718:	60f8      	str	r0, [r7, #12]
 800071a:	60b9      	str	r1, [r7, #8]
 800071c:	607a      	str	r2, [r7, #4]
	return 0;
 800071e:	2300      	movs	r3, #0
}
 8000720:	0018      	movs	r0, r3
 8000722:	46bd      	mov	sp, r7
 8000724:	b004      	add	sp, #16
 8000726:	bd80      	pop	{r7, pc}

08000728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b086      	sub	sp, #24
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000730:	4a14      	ldr	r2, [pc, #80]	; (8000784 <_sbrk+0x5c>)
 8000732:	4b15      	ldr	r3, [pc, #84]	; (8000788 <_sbrk+0x60>)
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800073c:	4b13      	ldr	r3, [pc, #76]	; (800078c <_sbrk+0x64>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d102      	bne.n	800074a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000744:	4b11      	ldr	r3, [pc, #68]	; (800078c <_sbrk+0x64>)
 8000746:	4a12      	ldr	r2, [pc, #72]	; (8000790 <_sbrk+0x68>)
 8000748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800074a:	4b10      	ldr	r3, [pc, #64]	; (800078c <_sbrk+0x64>)
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	18d3      	adds	r3, r2, r3
 8000752:	693a      	ldr	r2, [r7, #16]
 8000754:	429a      	cmp	r2, r3
 8000756:	d207      	bcs.n	8000768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000758:	f001 f8e2 	bl	8001920 <__errno>
 800075c:	0003      	movs	r3, r0
 800075e:	220c      	movs	r2, #12
 8000760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000762:	2301      	movs	r3, #1
 8000764:	425b      	negs	r3, r3
 8000766:	e009      	b.n	800077c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000768:	4b08      	ldr	r3, [pc, #32]	; (800078c <_sbrk+0x64>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800076e:	4b07      	ldr	r3, [pc, #28]	; (800078c <_sbrk+0x64>)
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	18d2      	adds	r2, r2, r3
 8000776:	4b05      	ldr	r3, [pc, #20]	; (800078c <_sbrk+0x64>)
 8000778:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800077a:	68fb      	ldr	r3, [r7, #12]
}
 800077c:	0018      	movs	r0, r3
 800077e:	46bd      	mov	sp, r7
 8000780:	b006      	add	sp, #24
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20008000 	.word	0x20008000
 8000788:	00000400 	.word	0x00000400
 800078c:	2000008c 	.word	0x2000008c
 8000790:	200000a8 	.word	0x200000a8

08000794 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000798:	46c0      	nop			; (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
	...

080007a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007a0:	480d      	ldr	r0, [pc, #52]	; (80007d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007a2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007a4:	480d      	ldr	r0, [pc, #52]	; (80007dc <LoopForever+0x6>)
  ldr r1, =_edata
 80007a6:	490e      	ldr	r1, [pc, #56]	; (80007e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007a8:	4a0e      	ldr	r2, [pc, #56]	; (80007e4 <LoopForever+0xe>)
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007ac:	e002      	b.n	80007b4 <LoopCopyDataInit>

080007ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007b2:	3304      	adds	r3, #4

080007b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007b8:	d3f9      	bcc.n	80007ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ba:	4a0b      	ldr	r2, [pc, #44]	; (80007e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007bc:	4c0b      	ldr	r4, [pc, #44]	; (80007ec <LoopForever+0x16>)
  movs r3, #0
 80007be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c0:	e001      	b.n	80007c6 <LoopFillZerobss>

080007c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c4:	3204      	adds	r2, #4

080007c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007c8:	d3fb      	bcc.n	80007c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80007ca:	f7ff ffe3 	bl	8000794 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80007ce:	f001 f8bd 	bl	800194c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007d2:	f7ff fe7d 	bl	80004d0 <main>

080007d6 <LoopForever>:

LoopForever:
    b LoopForever
 80007d6:	e7fe      	b.n	80007d6 <LoopForever>
  ldr   r0, =_estack
 80007d8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80007dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007e0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80007e4:	08002b90 	.word	0x08002b90
  ldr r2, =_sbss
 80007e8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80007ec:	200000a4 	.word	0x200000a4

080007f0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007f0:	e7fe      	b.n	80007f0 <ADC1_COMP_IRQHandler>
	...

080007f4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007f8:	4b07      	ldr	r3, [pc, #28]	; (8000818 <HAL_Init+0x24>)
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	4b06      	ldr	r3, [pc, #24]	; (8000818 <HAL_Init+0x24>)
 80007fe:	2110      	movs	r1, #16
 8000800:	430a      	orrs	r2, r1
 8000802:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000804:	2003      	movs	r0, #3
 8000806:	f000 f809 	bl	800081c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800080a:	f7ff fec1 	bl	8000590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800080e:	2300      	movs	r3, #0
}
 8000810:	0018      	movs	r0, r3
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	46c0      	nop			; (mov r8, r8)
 8000818:	40022000 	.word	0x40022000

0800081c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800081c:	b590      	push	{r4, r7, lr}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000824:	4b14      	ldr	r3, [pc, #80]	; (8000878 <HAL_InitTick+0x5c>)
 8000826:	681c      	ldr	r4, [r3, #0]
 8000828:	4b14      	ldr	r3, [pc, #80]	; (800087c <HAL_InitTick+0x60>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	0019      	movs	r1, r3
 800082e:	23fa      	movs	r3, #250	; 0xfa
 8000830:	0098      	lsls	r0, r3, #2
 8000832:	f7ff fc71 	bl	8000118 <__udivsi3>
 8000836:	0003      	movs	r3, r0
 8000838:	0019      	movs	r1, r3
 800083a:	0020      	movs	r0, r4
 800083c:	f7ff fc6c 	bl	8000118 <__udivsi3>
 8000840:	0003      	movs	r3, r0
 8000842:	0018      	movs	r0, r3
 8000844:	f000 f90b 	bl	8000a5e <HAL_SYSTICK_Config>
 8000848:	1e03      	subs	r3, r0, #0
 800084a:	d001      	beq.n	8000850 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800084c:	2301      	movs	r3, #1
 800084e:	e00f      	b.n	8000870 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2b03      	cmp	r3, #3
 8000854:	d80b      	bhi.n	800086e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000856:	6879      	ldr	r1, [r7, #4]
 8000858:	2301      	movs	r3, #1
 800085a:	425b      	negs	r3, r3
 800085c:	2200      	movs	r2, #0
 800085e:	0018      	movs	r0, r3
 8000860:	f000 f8d8 	bl	8000a14 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000864:	4b06      	ldr	r3, [pc, #24]	; (8000880 <HAL_InitTick+0x64>)
 8000866:	687a      	ldr	r2, [r7, #4]
 8000868:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800086a:	2300      	movs	r3, #0
 800086c:	e000      	b.n	8000870 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800086e:	2301      	movs	r3, #1
}
 8000870:	0018      	movs	r0, r3
 8000872:	46bd      	mov	sp, r7
 8000874:	b003      	add	sp, #12
 8000876:	bd90      	pop	{r4, r7, pc}
 8000878:	20000000 	.word	0x20000000
 800087c:	20000008 	.word	0x20000008
 8000880:	20000004 	.word	0x20000004

08000884 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000888:	4b05      	ldr	r3, [pc, #20]	; (80008a0 <HAL_IncTick+0x1c>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	001a      	movs	r2, r3
 800088e:	4b05      	ldr	r3, [pc, #20]	; (80008a4 <HAL_IncTick+0x20>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	18d2      	adds	r2, r2, r3
 8000894:	4b03      	ldr	r3, [pc, #12]	; (80008a4 <HAL_IncTick+0x20>)
 8000896:	601a      	str	r2, [r3, #0]
}
 8000898:	46c0      	nop			; (mov r8, r8)
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	46c0      	nop			; (mov r8, r8)
 80008a0:	20000008 	.word	0x20000008
 80008a4:	20000090 	.word	0x20000090

080008a8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  return uwTick;
 80008ac:	4b02      	ldr	r3, [pc, #8]	; (80008b8 <HAL_GetTick+0x10>)
 80008ae:	681b      	ldr	r3, [r3, #0]
}
 80008b0:	0018      	movs	r0, r3
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	46c0      	nop			; (mov r8, r8)
 80008b8:	20000090 	.word	0x20000090

080008bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	0002      	movs	r2, r0
 80008c4:	1dfb      	adds	r3, r7, #7
 80008c6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008c8:	1dfb      	adds	r3, r7, #7
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b7f      	cmp	r3, #127	; 0x7f
 80008ce:	d809      	bhi.n	80008e4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008d0:	1dfb      	adds	r3, r7, #7
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	001a      	movs	r2, r3
 80008d6:	231f      	movs	r3, #31
 80008d8:	401a      	ands	r2, r3
 80008da:	4b04      	ldr	r3, [pc, #16]	; (80008ec <__NVIC_EnableIRQ+0x30>)
 80008dc:	2101      	movs	r1, #1
 80008de:	4091      	lsls	r1, r2
 80008e0:	000a      	movs	r2, r1
 80008e2:	601a      	str	r2, [r3, #0]
  }
}
 80008e4:	46c0      	nop			; (mov r8, r8)
 80008e6:	46bd      	mov	sp, r7
 80008e8:	b002      	add	sp, #8
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	e000e100 	.word	0xe000e100

080008f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008f0:	b590      	push	{r4, r7, lr}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	0002      	movs	r2, r0
 80008f8:	6039      	str	r1, [r7, #0]
 80008fa:	1dfb      	adds	r3, r7, #7
 80008fc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008fe:	1dfb      	adds	r3, r7, #7
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	2b7f      	cmp	r3, #127	; 0x7f
 8000904:	d828      	bhi.n	8000958 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000906:	4a2f      	ldr	r2, [pc, #188]	; (80009c4 <__NVIC_SetPriority+0xd4>)
 8000908:	1dfb      	adds	r3, r7, #7
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	b25b      	sxtb	r3, r3
 800090e:	089b      	lsrs	r3, r3, #2
 8000910:	33c0      	adds	r3, #192	; 0xc0
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	589b      	ldr	r3, [r3, r2]
 8000916:	1dfa      	adds	r2, r7, #7
 8000918:	7812      	ldrb	r2, [r2, #0]
 800091a:	0011      	movs	r1, r2
 800091c:	2203      	movs	r2, #3
 800091e:	400a      	ands	r2, r1
 8000920:	00d2      	lsls	r2, r2, #3
 8000922:	21ff      	movs	r1, #255	; 0xff
 8000924:	4091      	lsls	r1, r2
 8000926:	000a      	movs	r2, r1
 8000928:	43d2      	mvns	r2, r2
 800092a:	401a      	ands	r2, r3
 800092c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	019b      	lsls	r3, r3, #6
 8000932:	22ff      	movs	r2, #255	; 0xff
 8000934:	401a      	ands	r2, r3
 8000936:	1dfb      	adds	r3, r7, #7
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	0018      	movs	r0, r3
 800093c:	2303      	movs	r3, #3
 800093e:	4003      	ands	r3, r0
 8000940:	00db      	lsls	r3, r3, #3
 8000942:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000944:	481f      	ldr	r0, [pc, #124]	; (80009c4 <__NVIC_SetPriority+0xd4>)
 8000946:	1dfb      	adds	r3, r7, #7
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	b25b      	sxtb	r3, r3
 800094c:	089b      	lsrs	r3, r3, #2
 800094e:	430a      	orrs	r2, r1
 8000950:	33c0      	adds	r3, #192	; 0xc0
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000956:	e031      	b.n	80009bc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000958:	4a1b      	ldr	r2, [pc, #108]	; (80009c8 <__NVIC_SetPriority+0xd8>)
 800095a:	1dfb      	adds	r3, r7, #7
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	0019      	movs	r1, r3
 8000960:	230f      	movs	r3, #15
 8000962:	400b      	ands	r3, r1
 8000964:	3b08      	subs	r3, #8
 8000966:	089b      	lsrs	r3, r3, #2
 8000968:	3306      	adds	r3, #6
 800096a:	009b      	lsls	r3, r3, #2
 800096c:	18d3      	adds	r3, r2, r3
 800096e:	3304      	adds	r3, #4
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	1dfa      	adds	r2, r7, #7
 8000974:	7812      	ldrb	r2, [r2, #0]
 8000976:	0011      	movs	r1, r2
 8000978:	2203      	movs	r2, #3
 800097a:	400a      	ands	r2, r1
 800097c:	00d2      	lsls	r2, r2, #3
 800097e:	21ff      	movs	r1, #255	; 0xff
 8000980:	4091      	lsls	r1, r2
 8000982:	000a      	movs	r2, r1
 8000984:	43d2      	mvns	r2, r2
 8000986:	401a      	ands	r2, r3
 8000988:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	019b      	lsls	r3, r3, #6
 800098e:	22ff      	movs	r2, #255	; 0xff
 8000990:	401a      	ands	r2, r3
 8000992:	1dfb      	adds	r3, r7, #7
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	0018      	movs	r0, r3
 8000998:	2303      	movs	r3, #3
 800099a:	4003      	ands	r3, r0
 800099c:	00db      	lsls	r3, r3, #3
 800099e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009a0:	4809      	ldr	r0, [pc, #36]	; (80009c8 <__NVIC_SetPriority+0xd8>)
 80009a2:	1dfb      	adds	r3, r7, #7
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	001c      	movs	r4, r3
 80009a8:	230f      	movs	r3, #15
 80009aa:	4023      	ands	r3, r4
 80009ac:	3b08      	subs	r3, #8
 80009ae:	089b      	lsrs	r3, r3, #2
 80009b0:	430a      	orrs	r2, r1
 80009b2:	3306      	adds	r3, #6
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	18c3      	adds	r3, r0, r3
 80009b8:	3304      	adds	r3, #4
 80009ba:	601a      	str	r2, [r3, #0]
}
 80009bc:	46c0      	nop			; (mov r8, r8)
 80009be:	46bd      	mov	sp, r7
 80009c0:	b003      	add	sp, #12
 80009c2:	bd90      	pop	{r4, r7, pc}
 80009c4:	e000e100 	.word	0xe000e100
 80009c8:	e000ed00 	.word	0xe000ed00

080009cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	1e5a      	subs	r2, r3, #1
 80009d8:	2380      	movs	r3, #128	; 0x80
 80009da:	045b      	lsls	r3, r3, #17
 80009dc:	429a      	cmp	r2, r3
 80009de:	d301      	bcc.n	80009e4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009e0:	2301      	movs	r3, #1
 80009e2:	e010      	b.n	8000a06 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009e4:	4b0a      	ldr	r3, [pc, #40]	; (8000a10 <SysTick_Config+0x44>)
 80009e6:	687a      	ldr	r2, [r7, #4]
 80009e8:	3a01      	subs	r2, #1
 80009ea:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ec:	2301      	movs	r3, #1
 80009ee:	425b      	negs	r3, r3
 80009f0:	2103      	movs	r1, #3
 80009f2:	0018      	movs	r0, r3
 80009f4:	f7ff ff7c 	bl	80008f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009f8:	4b05      	ldr	r3, [pc, #20]	; (8000a10 <SysTick_Config+0x44>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009fe:	4b04      	ldr	r3, [pc, #16]	; (8000a10 <SysTick_Config+0x44>)
 8000a00:	2207      	movs	r2, #7
 8000a02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a04:	2300      	movs	r3, #0
}
 8000a06:	0018      	movs	r0, r3
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	b002      	add	sp, #8
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	46c0      	nop			; (mov r8, r8)
 8000a10:	e000e010 	.word	0xe000e010

08000a14 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60b9      	str	r1, [r7, #8]
 8000a1c:	607a      	str	r2, [r7, #4]
 8000a1e:	210f      	movs	r1, #15
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	1c02      	adds	r2, r0, #0
 8000a24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a26:	68ba      	ldr	r2, [r7, #8]
 8000a28:	187b      	adds	r3, r7, r1
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	b25b      	sxtb	r3, r3
 8000a2e:	0011      	movs	r1, r2
 8000a30:	0018      	movs	r0, r3
 8000a32:	f7ff ff5d 	bl	80008f0 <__NVIC_SetPriority>
}
 8000a36:	46c0      	nop			; (mov r8, r8)
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	b004      	add	sp, #16
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b082      	sub	sp, #8
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	0002      	movs	r2, r0
 8000a46:	1dfb      	adds	r3, r7, #7
 8000a48:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a4a:	1dfb      	adds	r3, r7, #7
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	b25b      	sxtb	r3, r3
 8000a50:	0018      	movs	r0, r3
 8000a52:	f7ff ff33 	bl	80008bc <__NVIC_EnableIRQ>
}
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	b002      	add	sp, #8
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b082      	sub	sp, #8
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f7ff ffaf 	bl	80009cc <SysTick_Config>
 8000a6e:	0003      	movs	r3, r0
}
 8000a70:	0018      	movs	r0, r3
 8000a72:	46bd      	mov	sp, r7
 8000a74:	b002      	add	sp, #8
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <HAL_EXTI_SetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on EXTI configuration to be set.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	6039      	str	r1, [r7, #0]
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d002      	beq.n	8000a8e <HAL_EXTI_SetConfigLine+0x16>
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d101      	bne.n	8000a92 <HAL_EXTI_SetConfigLine+0x1a>
  {
    return HAL_ERROR;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	e08d      	b.n	8000bae <HAL_EXTI_SetConfigLine+0x136>
  /* Check parameters */
  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));

  /* Assign line number to handle */
  hexti->Line = pExtiConfig->Line;
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	601a      	str	r2, [r3, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	221f      	movs	r2, #31
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	409a      	lsls	r2, r3
 8000aaa:	0013      	movs	r3, r2
 8000aac:	613b      	str	r3, [r7, #16]

  /* Configure triggers for configurable lines */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	681a      	ldr	r2, [r3, #0]
 8000ab2:	2380      	movs	r3, #128	; 0x80
 8000ab4:	049b      	lsls	r3, r3, #18
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	d052      	beq.n	8000b60 <HAL_EXTI_SetConfigLine+0xe8>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u)
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	689b      	ldr	r3, [r3, #8]
 8000abe:	2201      	movs	r2, #1
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	d006      	beq.n	8000ad2 <HAL_EXTI_SetConfigLine+0x5a>
    {
      EXTI->RTSR |= maskline;
 8000ac4:	4b3c      	ldr	r3, [pc, #240]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000ac6:	6899      	ldr	r1, [r3, #8]
 8000ac8:	4b3b      	ldr	r3, [pc, #236]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	430a      	orrs	r2, r1
 8000ace:	609a      	str	r2, [r3, #8]
 8000ad0:	e006      	b.n	8000ae0 <HAL_EXTI_SetConfigLine+0x68>
    }
    else
    {
      EXTI->RTSR &= ~maskline;
 8000ad2:	4b39      	ldr	r3, [pc, #228]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000ad4:	689a      	ldr	r2, [r3, #8]
 8000ad6:	693b      	ldr	r3, [r7, #16]
 8000ad8:	43d9      	mvns	r1, r3
 8000ada:	4b37      	ldr	r3, [pc, #220]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000adc:	400a      	ands	r2, r1
 8000ade:	609a      	str	r2, [r3, #8]
    }

    /* Configure falling trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u)
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	689b      	ldr	r3, [r3, #8]
 8000ae4:	2202      	movs	r2, #2
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	d006      	beq.n	8000af8 <HAL_EXTI_SetConfigLine+0x80>
    {
      EXTI->FTSR |= maskline;
 8000aea:	4b33      	ldr	r3, [pc, #204]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000aec:	68d9      	ldr	r1, [r3, #12]
 8000aee:	4b32      	ldr	r3, [pc, #200]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000af0:	693a      	ldr	r2, [r7, #16]
 8000af2:	430a      	orrs	r2, r1
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	e006      	b.n	8000b06 <HAL_EXTI_SetConfigLine+0x8e>
    }
    else
    {
      EXTI->FTSR &= ~maskline;
 8000af8:	4b2f      	ldr	r3, [pc, #188]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000afa:	68da      	ldr	r2, [r3, #12]
 8000afc:	693b      	ldr	r3, [r7, #16]
 8000afe:	43d9      	mvns	r1, r3
 8000b00:	4b2d      	ldr	r3, [pc, #180]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000b02:	400a      	ands	r2, r1
 8000b04:	60da      	str	r2, [r3, #12]
    }


    /* Configure gpio port selection in case of gpio exti line */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	23c0      	movs	r3, #192	; 0xc0
 8000b0c:	04db      	lsls	r3, r3, #19
 8000b0e:	401a      	ands	r2, r3
 8000b10:	23c0      	movs	r3, #192	; 0xc0
 8000b12:	04db      	lsls	r3, r3, #19
 8000b14:	429a      	cmp	r2, r3
 8000b16:	d123      	bne.n	8000b60 <HAL_EXTI_SetConfigLine+0xe8>
    {
      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[linepos >> 2u];
 8000b18:	4a28      	ldr	r2, [pc, #160]	; (8000bbc <HAL_EXTI_SetConfigLine+0x144>)
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	089b      	lsrs	r3, r3, #2
 8000b1e:	3302      	adds	r3, #2
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	589b      	ldr	r3, [r3, r2]
 8000b24:	60fb      	str	r3, [r7, #12]
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	2203      	movs	r2, #3
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	220f      	movs	r2, #15
 8000b30:	409a      	lsls	r2, r3
 8000b32:	0013      	movs	r3, r2
 8000b34:	43da      	mvns	r2, r3
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	4013      	ands	r3, r2
 8000b3a:	60fb      	str	r3, [r7, #12]
      regval |= (pExtiConfig->GPIOSel << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	68da      	ldr	r2, [r3, #12]
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	2103      	movs	r1, #3
 8000b44:	400b      	ands	r3, r1
 8000b46:	009b      	lsls	r3, r3, #2
 8000b48:	409a      	lsls	r2, r3
 8000b4a:	0013      	movs	r3, r2
 8000b4c:	68fa      	ldr	r2, [r7, #12]
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	60fb      	str	r3, [r7, #12]
      SYSCFG->EXTICR[linepos >> 2u] = regval;
 8000b52:	491a      	ldr	r1, [pc, #104]	; (8000bbc <HAL_EXTI_SetConfigLine+0x144>)
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	089b      	lsrs	r3, r3, #2
 8000b58:	3302      	adds	r3, #2
 8000b5a:	009b      	lsls	r3, r3, #2
 8000b5c:	68fa      	ldr	r2, [r7, #12]
 8000b5e:	505a      	str	r2, [r3, r1]
    }
  }

  /* Configure interrupt mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u)
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	2201      	movs	r2, #1
 8000b66:	4013      	ands	r3, r2
 8000b68:	d006      	beq.n	8000b78 <HAL_EXTI_SetConfigLine+0x100>
  {
    EXTI->IMR |= maskline;
 8000b6a:	4b13      	ldr	r3, [pc, #76]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000b6c:	6819      	ldr	r1, [r3, #0]
 8000b6e:	4b12      	ldr	r3, [pc, #72]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000b70:	693a      	ldr	r2, [r7, #16]
 8000b72:	430a      	orrs	r2, r1
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	e006      	b.n	8000b86 <HAL_EXTI_SetConfigLine+0x10e>
  }
  else
  {
    EXTI->IMR &= ~maskline;
 8000b78:	4b0f      	ldr	r3, [pc, #60]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	693b      	ldr	r3, [r7, #16]
 8000b7e:	43d9      	mvns	r1, r3
 8000b80:	4b0d      	ldr	r3, [pc, #52]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000b82:	400a      	ands	r2, r1
 8000b84:	601a      	str	r2, [r3, #0]
  }

  /* Configure event mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u)
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	2202      	movs	r2, #2
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	d006      	beq.n	8000b9e <HAL_EXTI_SetConfigLine+0x126>
  {
    EXTI->EMR |= maskline;
 8000b90:	4b09      	ldr	r3, [pc, #36]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000b92:	6859      	ldr	r1, [r3, #4]
 8000b94:	4b08      	ldr	r3, [pc, #32]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	430a      	orrs	r2, r1
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	e006      	b.n	8000bac <HAL_EXTI_SetConfigLine+0x134>
  }
  else
  {
    EXTI->EMR &= ~maskline;
 8000b9e:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000ba0:	685a      	ldr	r2, [r3, #4]
 8000ba2:	693b      	ldr	r3, [r7, #16]
 8000ba4:	43d9      	mvns	r1, r3
 8000ba6:	4b04      	ldr	r3, [pc, #16]	; (8000bb8 <HAL_EXTI_SetConfigLine+0x140>)
 8000ba8:	400a      	ands	r2, r1
 8000baa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8000bac:	2300      	movs	r3, #0
}
 8000bae:	0018      	movs	r0, r3
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	b006      	add	sp, #24
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	46c0      	nop			; (mov r8, r8)
 8000bb8:	40010400 	.word	0x40010400
 8000bbc:	40010000 	.word	0x40010000

08000bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b086      	sub	sp, #24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bce:	e155      	b.n	8000e7c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	697a      	ldr	r2, [r7, #20]
 8000bd8:	4091      	lsls	r1, r2
 8000bda:	000a      	movs	r2, r1
 8000bdc:	4013      	ands	r3, r2
 8000bde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d100      	bne.n	8000be8 <HAL_GPIO_Init+0x28>
 8000be6:	e146      	b.n	8000e76 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	2203      	movs	r2, #3
 8000bee:	4013      	ands	r3, r2
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d005      	beq.n	8000c00 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	2203      	movs	r2, #3
 8000bfa:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000bfc:	2b02      	cmp	r3, #2
 8000bfe:	d130      	bne.n	8000c62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	005b      	lsls	r3, r3, #1
 8000c0a:	2203      	movs	r2, #3
 8000c0c:	409a      	lsls	r2, r3
 8000c0e:	0013      	movs	r3, r2
 8000c10:	43da      	mvns	r2, r3
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	4013      	ands	r3, r2
 8000c16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	68da      	ldr	r2, [r3, #12]
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	005b      	lsls	r3, r3, #1
 8000c20:	409a      	lsls	r2, r3
 8000c22:	0013      	movs	r3, r2
 8000c24:	693a      	ldr	r2, [r7, #16]
 8000c26:	4313      	orrs	r3, r2
 8000c28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	693a      	ldr	r2, [r7, #16]
 8000c2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c36:	2201      	movs	r2, #1
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	409a      	lsls	r2, r3
 8000c3c:	0013      	movs	r3, r2
 8000c3e:	43da      	mvns	r2, r3
 8000c40:	693b      	ldr	r3, [r7, #16]
 8000c42:	4013      	ands	r3, r2
 8000c44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	091b      	lsrs	r3, r3, #4
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	401a      	ands	r2, r3
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	409a      	lsls	r2, r3
 8000c54:	0013      	movs	r3, r2
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	2203      	movs	r2, #3
 8000c68:	4013      	ands	r3, r2
 8000c6a:	2b03      	cmp	r3, #3
 8000c6c:	d017      	beq.n	8000c9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	68db      	ldr	r3, [r3, #12]
 8000c72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	2203      	movs	r2, #3
 8000c7a:	409a      	lsls	r2, r3
 8000c7c:	0013      	movs	r3, r2
 8000c7e:	43da      	mvns	r2, r3
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	4013      	ands	r3, r2
 8000c84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	689a      	ldr	r2, [r3, #8]
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	005b      	lsls	r3, r3, #1
 8000c8e:	409a      	lsls	r2, r3
 8000c90:	0013      	movs	r3, r2
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	2203      	movs	r2, #3
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	2b02      	cmp	r3, #2
 8000ca8:	d123      	bne.n	8000cf2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000caa:	697b      	ldr	r3, [r7, #20]
 8000cac:	08da      	lsrs	r2, r3, #3
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	3208      	adds	r2, #8
 8000cb2:	0092      	lsls	r2, r2, #2
 8000cb4:	58d3      	ldr	r3, [r2, r3]
 8000cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	2207      	movs	r2, #7
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	220f      	movs	r2, #15
 8000cc2:	409a      	lsls	r2, r3
 8000cc4:	0013      	movs	r3, r2
 8000cc6:	43da      	mvns	r2, r3
 8000cc8:	693b      	ldr	r3, [r7, #16]
 8000cca:	4013      	ands	r3, r2
 8000ccc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	691a      	ldr	r2, [r3, #16]
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	2107      	movs	r1, #7
 8000cd6:	400b      	ands	r3, r1
 8000cd8:	009b      	lsls	r3, r3, #2
 8000cda:	409a      	lsls	r2, r3
 8000cdc:	0013      	movs	r3, r2
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	08da      	lsrs	r2, r3, #3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	3208      	adds	r2, #8
 8000cec:	0092      	lsls	r2, r2, #2
 8000cee:	6939      	ldr	r1, [r7, #16]
 8000cf0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	2203      	movs	r2, #3
 8000cfe:	409a      	lsls	r2, r3
 8000d00:	0013      	movs	r3, r2
 8000d02:	43da      	mvns	r2, r3
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	4013      	ands	r3, r2
 8000d08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	2203      	movs	r2, #3
 8000d10:	401a      	ands	r2, r3
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	005b      	lsls	r3, r3, #1
 8000d16:	409a      	lsls	r2, r3
 8000d18:	0013      	movs	r3, r2
 8000d1a:	693a      	ldr	r2, [r7, #16]
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	685a      	ldr	r2, [r3, #4]
 8000d2a:	23c0      	movs	r3, #192	; 0xc0
 8000d2c:	029b      	lsls	r3, r3, #10
 8000d2e:	4013      	ands	r3, r2
 8000d30:	d100      	bne.n	8000d34 <HAL_GPIO_Init+0x174>
 8000d32:	e0a0      	b.n	8000e76 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d34:	4b57      	ldr	r3, [pc, #348]	; (8000e94 <HAL_GPIO_Init+0x2d4>)
 8000d36:	699a      	ldr	r2, [r3, #24]
 8000d38:	4b56      	ldr	r3, [pc, #344]	; (8000e94 <HAL_GPIO_Init+0x2d4>)
 8000d3a:	2101      	movs	r1, #1
 8000d3c:	430a      	orrs	r2, r1
 8000d3e:	619a      	str	r2, [r3, #24]
 8000d40:	4b54      	ldr	r3, [pc, #336]	; (8000e94 <HAL_GPIO_Init+0x2d4>)
 8000d42:	699b      	ldr	r3, [r3, #24]
 8000d44:	2201      	movs	r2, #1
 8000d46:	4013      	ands	r3, r2
 8000d48:	60bb      	str	r3, [r7, #8]
 8000d4a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d4c:	4a52      	ldr	r2, [pc, #328]	; (8000e98 <HAL_GPIO_Init+0x2d8>)
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	089b      	lsrs	r3, r3, #2
 8000d52:	3302      	adds	r3, #2
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	589b      	ldr	r3, [r3, r2]
 8000d58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	2203      	movs	r2, #3
 8000d5e:	4013      	ands	r3, r2
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	220f      	movs	r2, #15
 8000d64:	409a      	lsls	r2, r3
 8000d66:	0013      	movs	r3, r2
 8000d68:	43da      	mvns	r2, r3
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d70:	687a      	ldr	r2, [r7, #4]
 8000d72:	2390      	movs	r3, #144	; 0x90
 8000d74:	05db      	lsls	r3, r3, #23
 8000d76:	429a      	cmp	r2, r3
 8000d78:	d019      	beq.n	8000dae <HAL_GPIO_Init+0x1ee>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4a47      	ldr	r2, [pc, #284]	; (8000e9c <HAL_GPIO_Init+0x2dc>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d013      	beq.n	8000daa <HAL_GPIO_Init+0x1ea>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4a46      	ldr	r2, [pc, #280]	; (8000ea0 <HAL_GPIO_Init+0x2e0>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d00d      	beq.n	8000da6 <HAL_GPIO_Init+0x1e6>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4a45      	ldr	r2, [pc, #276]	; (8000ea4 <HAL_GPIO_Init+0x2e4>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d007      	beq.n	8000da2 <HAL_GPIO_Init+0x1e2>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a44      	ldr	r2, [pc, #272]	; (8000ea8 <HAL_GPIO_Init+0x2e8>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d101      	bne.n	8000d9e <HAL_GPIO_Init+0x1de>
 8000d9a:	2304      	movs	r3, #4
 8000d9c:	e008      	b.n	8000db0 <HAL_GPIO_Init+0x1f0>
 8000d9e:	2305      	movs	r3, #5
 8000da0:	e006      	b.n	8000db0 <HAL_GPIO_Init+0x1f0>
 8000da2:	2303      	movs	r3, #3
 8000da4:	e004      	b.n	8000db0 <HAL_GPIO_Init+0x1f0>
 8000da6:	2302      	movs	r3, #2
 8000da8:	e002      	b.n	8000db0 <HAL_GPIO_Init+0x1f0>
 8000daa:	2301      	movs	r3, #1
 8000dac:	e000      	b.n	8000db0 <HAL_GPIO_Init+0x1f0>
 8000dae:	2300      	movs	r3, #0
 8000db0:	697a      	ldr	r2, [r7, #20]
 8000db2:	2103      	movs	r1, #3
 8000db4:	400a      	ands	r2, r1
 8000db6:	0092      	lsls	r2, r2, #2
 8000db8:	4093      	lsls	r3, r2
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000dc0:	4935      	ldr	r1, [pc, #212]	; (8000e98 <HAL_GPIO_Init+0x2d8>)
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	089b      	lsrs	r3, r3, #2
 8000dc6:	3302      	adds	r3, #2
 8000dc8:	009b      	lsls	r3, r3, #2
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000dce:	4b37      	ldr	r3, [pc, #220]	; (8000eac <HAL_GPIO_Init+0x2ec>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	43da      	mvns	r2, r3
 8000dd8:	693b      	ldr	r3, [r7, #16]
 8000dda:	4013      	ands	r3, r2
 8000ddc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	685a      	ldr	r2, [r3, #4]
 8000de2:	2380      	movs	r3, #128	; 0x80
 8000de4:	025b      	lsls	r3, r3, #9
 8000de6:	4013      	ands	r3, r2
 8000de8:	d003      	beq.n	8000df2 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	4313      	orrs	r3, r2
 8000df0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000df2:	4b2e      	ldr	r3, [pc, #184]	; (8000eac <HAL_GPIO_Init+0x2ec>)
 8000df4:	693a      	ldr	r2, [r7, #16]
 8000df6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000df8:	4b2c      	ldr	r3, [pc, #176]	; (8000eac <HAL_GPIO_Init+0x2ec>)
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	43da      	mvns	r2, r3
 8000e02:	693b      	ldr	r3, [r7, #16]
 8000e04:	4013      	ands	r3, r2
 8000e06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685a      	ldr	r2, [r3, #4]
 8000e0c:	2380      	movs	r3, #128	; 0x80
 8000e0e:	029b      	lsls	r3, r3, #10
 8000e10:	4013      	ands	r3, r2
 8000e12:	d003      	beq.n	8000e1c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000e14:	693a      	ldr	r2, [r7, #16]
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e1c:	4b23      	ldr	r3, [pc, #140]	; (8000eac <HAL_GPIO_Init+0x2ec>)
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e22:	4b22      	ldr	r3, [pc, #136]	; (8000eac <HAL_GPIO_Init+0x2ec>)
 8000e24:	689b      	ldr	r3, [r3, #8]
 8000e26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	43da      	mvns	r2, r3
 8000e2c:	693b      	ldr	r3, [r7, #16]
 8000e2e:	4013      	ands	r3, r2
 8000e30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	685a      	ldr	r2, [r3, #4]
 8000e36:	2380      	movs	r3, #128	; 0x80
 8000e38:	035b      	lsls	r3, r3, #13
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	d003      	beq.n	8000e46 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000e3e:	693a      	ldr	r2, [r7, #16]
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	4313      	orrs	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e46:	4b19      	ldr	r3, [pc, #100]	; (8000eac <HAL_GPIO_Init+0x2ec>)
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000e4c:	4b17      	ldr	r3, [pc, #92]	; (8000eac <HAL_GPIO_Init+0x2ec>)
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	43da      	mvns	r2, r3
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685a      	ldr	r2, [r3, #4]
 8000e60:	2380      	movs	r3, #128	; 0x80
 8000e62:	039b      	lsls	r3, r3, #14
 8000e64:	4013      	ands	r3, r2
 8000e66:	d003      	beq.n	8000e70 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000e68:	693a      	ldr	r2, [r7, #16]
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e70:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <HAL_GPIO_Init+0x2ec>)
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	40da      	lsrs	r2, r3
 8000e84:	1e13      	subs	r3, r2, #0
 8000e86:	d000      	beq.n	8000e8a <HAL_GPIO_Init+0x2ca>
 8000e88:	e6a2      	b.n	8000bd0 <HAL_GPIO_Init+0x10>
  } 
}
 8000e8a:	46c0      	nop			; (mov r8, r8)
 8000e8c:	46c0      	nop			; (mov r8, r8)
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	b006      	add	sp, #24
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	40021000 	.word	0x40021000
 8000e98:	40010000 	.word	0x40010000
 8000e9c:	48000400 	.word	0x48000400
 8000ea0:	48000800 	.word	0x48000800
 8000ea4:	48000c00 	.word	0x48000c00
 8000ea8:	48001000 	.word	0x48001000
 8000eac:	40010400 	.word	0x40010400

08000eb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	000a      	movs	r2, r1
 8000eba:	1cbb      	adds	r3, r7, #2
 8000ebc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	691b      	ldr	r3, [r3, #16]
 8000ec2:	1cba      	adds	r2, r7, #2
 8000ec4:	8812      	ldrh	r2, [r2, #0]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	d004      	beq.n	8000ed4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000eca:	230f      	movs	r3, #15
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	2201      	movs	r2, #1
 8000ed0:	701a      	strb	r2, [r3, #0]
 8000ed2:	e003      	b.n	8000edc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000ed4:	230f      	movs	r3, #15
 8000ed6:	18fb      	adds	r3, r7, r3
 8000ed8:	2200      	movs	r2, #0
 8000eda:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000edc:	230f      	movs	r3, #15
 8000ede:	18fb      	adds	r3, r7, r3
 8000ee0:	781b      	ldrb	r3, [r3, #0]
  }
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	b004      	add	sp, #16
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000eea:	b580      	push	{r7, lr}
 8000eec:	b082      	sub	sp, #8
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	6078      	str	r0, [r7, #4]
 8000ef2:	0008      	movs	r0, r1
 8000ef4:	0011      	movs	r1, r2
 8000ef6:	1cbb      	adds	r3, r7, #2
 8000ef8:	1c02      	adds	r2, r0, #0
 8000efa:	801a      	strh	r2, [r3, #0]
 8000efc:	1c7b      	adds	r3, r7, #1
 8000efe:	1c0a      	adds	r2, r1, #0
 8000f00:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f02:	1c7b      	adds	r3, r7, #1
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d004      	beq.n	8000f14 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f0a:	1cbb      	adds	r3, r7, #2
 8000f0c:	881a      	ldrh	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f12:	e003      	b.n	8000f1c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f14:	1cbb      	adds	r3, r7, #2
 8000f16:	881a      	ldrh	r2, [r3, #0]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f1c:	46c0      	nop			; (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	b002      	add	sp, #8
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b088      	sub	sp, #32
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d102      	bne.n	8000f38 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	f000 fb76 	bl	8001624 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	4013      	ands	r3, r2
 8000f40:	d100      	bne.n	8000f44 <HAL_RCC_OscConfig+0x20>
 8000f42:	e08e      	b.n	8001062 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f44:	4bc5      	ldr	r3, [pc, #788]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	220c      	movs	r2, #12
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	2b04      	cmp	r3, #4
 8000f4e:	d00e      	beq.n	8000f6e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f50:	4bc2      	ldr	r3, [pc, #776]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	220c      	movs	r2, #12
 8000f56:	4013      	ands	r3, r2
 8000f58:	2b08      	cmp	r3, #8
 8000f5a:	d117      	bne.n	8000f8c <HAL_RCC_OscConfig+0x68>
 8000f5c:	4bbf      	ldr	r3, [pc, #764]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000f5e:	685a      	ldr	r2, [r3, #4]
 8000f60:	23c0      	movs	r3, #192	; 0xc0
 8000f62:	025b      	lsls	r3, r3, #9
 8000f64:	401a      	ands	r2, r3
 8000f66:	2380      	movs	r3, #128	; 0x80
 8000f68:	025b      	lsls	r3, r3, #9
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	d10e      	bne.n	8000f8c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f6e:	4bbb      	ldr	r3, [pc, #748]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	2380      	movs	r3, #128	; 0x80
 8000f74:	029b      	lsls	r3, r3, #10
 8000f76:	4013      	ands	r3, r2
 8000f78:	d100      	bne.n	8000f7c <HAL_RCC_OscConfig+0x58>
 8000f7a:	e071      	b.n	8001060 <HAL_RCC_OscConfig+0x13c>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d000      	beq.n	8000f86 <HAL_RCC_OscConfig+0x62>
 8000f84:	e06c      	b.n	8001060 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
 8000f88:	f000 fb4c 	bl	8001624 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d107      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x80>
 8000f94:	4bb1      	ldr	r3, [pc, #708]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	4bb0      	ldr	r3, [pc, #704]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000f9a:	2180      	movs	r1, #128	; 0x80
 8000f9c:	0249      	lsls	r1, r1, #9
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	e02f      	b.n	8001004 <HAL_RCC_OscConfig+0xe0>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d10c      	bne.n	8000fc6 <HAL_RCC_OscConfig+0xa2>
 8000fac:	4bab      	ldr	r3, [pc, #684]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	4baa      	ldr	r3, [pc, #680]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000fb2:	49ab      	ldr	r1, [pc, #684]	; (8001260 <HAL_RCC_OscConfig+0x33c>)
 8000fb4:	400a      	ands	r2, r1
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	4ba8      	ldr	r3, [pc, #672]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	4ba7      	ldr	r3, [pc, #668]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000fbe:	49a9      	ldr	r1, [pc, #676]	; (8001264 <HAL_RCC_OscConfig+0x340>)
 8000fc0:	400a      	ands	r2, r1
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	e01e      	b.n	8001004 <HAL_RCC_OscConfig+0xe0>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	2b05      	cmp	r3, #5
 8000fcc:	d10e      	bne.n	8000fec <HAL_RCC_OscConfig+0xc8>
 8000fce:	4ba3      	ldr	r3, [pc, #652]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	4ba2      	ldr	r3, [pc, #648]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000fd4:	2180      	movs	r1, #128	; 0x80
 8000fd6:	02c9      	lsls	r1, r1, #11
 8000fd8:	430a      	orrs	r2, r1
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	4b9f      	ldr	r3, [pc, #636]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	4b9e      	ldr	r3, [pc, #632]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000fe2:	2180      	movs	r1, #128	; 0x80
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	e00b      	b.n	8001004 <HAL_RCC_OscConfig+0xe0>
 8000fec:	4b9b      	ldr	r3, [pc, #620]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	4b9a      	ldr	r3, [pc, #616]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000ff2:	499b      	ldr	r1, [pc, #620]	; (8001260 <HAL_RCC_OscConfig+0x33c>)
 8000ff4:	400a      	ands	r2, r1
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	4b98      	ldr	r3, [pc, #608]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4b97      	ldr	r3, [pc, #604]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8000ffe:	4999      	ldr	r1, [pc, #612]	; (8001264 <HAL_RCC_OscConfig+0x340>)
 8001000:	400a      	ands	r2, r1
 8001002:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d014      	beq.n	8001036 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800100c:	f7ff fc4c 	bl	80008a8 <HAL_GetTick>
 8001010:	0003      	movs	r3, r0
 8001012:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001014:	e008      	b.n	8001028 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001016:	f7ff fc47 	bl	80008a8 <HAL_GetTick>
 800101a:	0002      	movs	r2, r0
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	2b64      	cmp	r3, #100	; 0x64
 8001022:	d901      	bls.n	8001028 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001024:	2303      	movs	r3, #3
 8001026:	e2fd      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001028:	4b8c      	ldr	r3, [pc, #560]	; (800125c <HAL_RCC_OscConfig+0x338>)
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	2380      	movs	r3, #128	; 0x80
 800102e:	029b      	lsls	r3, r3, #10
 8001030:	4013      	ands	r3, r2
 8001032:	d0f0      	beq.n	8001016 <HAL_RCC_OscConfig+0xf2>
 8001034:	e015      	b.n	8001062 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001036:	f7ff fc37 	bl	80008a8 <HAL_GetTick>
 800103a:	0003      	movs	r3, r0
 800103c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800103e:	e008      	b.n	8001052 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001040:	f7ff fc32 	bl	80008a8 <HAL_GetTick>
 8001044:	0002      	movs	r2, r0
 8001046:	69bb      	ldr	r3, [r7, #24]
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	2b64      	cmp	r3, #100	; 0x64
 800104c:	d901      	bls.n	8001052 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800104e:	2303      	movs	r3, #3
 8001050:	e2e8      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001052:	4b82      	ldr	r3, [pc, #520]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	2380      	movs	r3, #128	; 0x80
 8001058:	029b      	lsls	r3, r3, #10
 800105a:	4013      	ands	r3, r2
 800105c:	d1f0      	bne.n	8001040 <HAL_RCC_OscConfig+0x11c>
 800105e:	e000      	b.n	8001062 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001060:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2202      	movs	r2, #2
 8001068:	4013      	ands	r3, r2
 800106a:	d100      	bne.n	800106e <HAL_RCC_OscConfig+0x14a>
 800106c:	e06c      	b.n	8001148 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800106e:	4b7b      	ldr	r3, [pc, #492]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	220c      	movs	r2, #12
 8001074:	4013      	ands	r3, r2
 8001076:	d00e      	beq.n	8001096 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001078:	4b78      	ldr	r3, [pc, #480]	; (800125c <HAL_RCC_OscConfig+0x338>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	220c      	movs	r2, #12
 800107e:	4013      	ands	r3, r2
 8001080:	2b08      	cmp	r3, #8
 8001082:	d11f      	bne.n	80010c4 <HAL_RCC_OscConfig+0x1a0>
 8001084:	4b75      	ldr	r3, [pc, #468]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8001086:	685a      	ldr	r2, [r3, #4]
 8001088:	23c0      	movs	r3, #192	; 0xc0
 800108a:	025b      	lsls	r3, r3, #9
 800108c:	401a      	ands	r2, r3
 800108e:	2380      	movs	r3, #128	; 0x80
 8001090:	021b      	lsls	r3, r3, #8
 8001092:	429a      	cmp	r2, r3
 8001094:	d116      	bne.n	80010c4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001096:	4b71      	ldr	r3, [pc, #452]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2202      	movs	r2, #2
 800109c:	4013      	ands	r3, r2
 800109e:	d005      	beq.n	80010ac <HAL_RCC_OscConfig+0x188>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d001      	beq.n	80010ac <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80010a8:	2301      	movs	r3, #1
 80010aa:	e2bb      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010ac:	4b6b      	ldr	r3, [pc, #428]	; (800125c <HAL_RCC_OscConfig+0x338>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	22f8      	movs	r2, #248	; 0xf8
 80010b2:	4393      	bics	r3, r2
 80010b4:	0019      	movs	r1, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	691b      	ldr	r3, [r3, #16]
 80010ba:	00da      	lsls	r2, r3, #3
 80010bc:	4b67      	ldr	r3, [pc, #412]	; (800125c <HAL_RCC_OscConfig+0x338>)
 80010be:	430a      	orrs	r2, r1
 80010c0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010c2:	e041      	b.n	8001148 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d024      	beq.n	8001116 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010cc:	4b63      	ldr	r3, [pc, #396]	; (800125c <HAL_RCC_OscConfig+0x338>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b62      	ldr	r3, [pc, #392]	; (800125c <HAL_RCC_OscConfig+0x338>)
 80010d2:	2101      	movs	r1, #1
 80010d4:	430a      	orrs	r2, r1
 80010d6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d8:	f7ff fbe6 	bl	80008a8 <HAL_GetTick>
 80010dc:	0003      	movs	r3, r0
 80010de:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010e0:	e008      	b.n	80010f4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010e2:	f7ff fbe1 	bl	80008a8 <HAL_GetTick>
 80010e6:	0002      	movs	r2, r0
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d901      	bls.n	80010f4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80010f0:	2303      	movs	r3, #3
 80010f2:	e297      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010f4:	4b59      	ldr	r3, [pc, #356]	; (800125c <HAL_RCC_OscConfig+0x338>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2202      	movs	r2, #2
 80010fa:	4013      	ands	r3, r2
 80010fc:	d0f1      	beq.n	80010e2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010fe:	4b57      	ldr	r3, [pc, #348]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	22f8      	movs	r2, #248	; 0xf8
 8001104:	4393      	bics	r3, r2
 8001106:	0019      	movs	r1, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	691b      	ldr	r3, [r3, #16]
 800110c:	00da      	lsls	r2, r3, #3
 800110e:	4b53      	ldr	r3, [pc, #332]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8001110:	430a      	orrs	r2, r1
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	e018      	b.n	8001148 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001116:	4b51      	ldr	r3, [pc, #324]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	4b50      	ldr	r3, [pc, #320]	; (800125c <HAL_RCC_OscConfig+0x338>)
 800111c:	2101      	movs	r1, #1
 800111e:	438a      	bics	r2, r1
 8001120:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001122:	f7ff fbc1 	bl	80008a8 <HAL_GetTick>
 8001126:	0003      	movs	r3, r0
 8001128:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800112a:	e008      	b.n	800113e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800112c:	f7ff fbbc 	bl	80008a8 <HAL_GetTick>
 8001130:	0002      	movs	r2, r0
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	2b02      	cmp	r3, #2
 8001138:	d901      	bls.n	800113e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800113a:	2303      	movs	r3, #3
 800113c:	e272      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800113e:	4b47      	ldr	r3, [pc, #284]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	2202      	movs	r2, #2
 8001144:	4013      	ands	r3, r2
 8001146:	d1f1      	bne.n	800112c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2208      	movs	r2, #8
 800114e:	4013      	ands	r3, r2
 8001150:	d036      	beq.n	80011c0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	69db      	ldr	r3, [r3, #28]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d019      	beq.n	800118e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800115a:	4b40      	ldr	r3, [pc, #256]	; (800125c <HAL_RCC_OscConfig+0x338>)
 800115c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800115e:	4b3f      	ldr	r3, [pc, #252]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8001160:	2101      	movs	r1, #1
 8001162:	430a      	orrs	r2, r1
 8001164:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001166:	f7ff fb9f 	bl	80008a8 <HAL_GetTick>
 800116a:	0003      	movs	r3, r0
 800116c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800116e:	e008      	b.n	8001182 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001170:	f7ff fb9a 	bl	80008a8 <HAL_GetTick>
 8001174:	0002      	movs	r2, r0
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	2b02      	cmp	r3, #2
 800117c:	d901      	bls.n	8001182 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800117e:	2303      	movs	r3, #3
 8001180:	e250      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001182:	4b36      	ldr	r3, [pc, #216]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8001184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001186:	2202      	movs	r2, #2
 8001188:	4013      	ands	r3, r2
 800118a:	d0f1      	beq.n	8001170 <HAL_RCC_OscConfig+0x24c>
 800118c:	e018      	b.n	80011c0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800118e:	4b33      	ldr	r3, [pc, #204]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8001190:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001192:	4b32      	ldr	r3, [pc, #200]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8001194:	2101      	movs	r1, #1
 8001196:	438a      	bics	r2, r1
 8001198:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800119a:	f7ff fb85 	bl	80008a8 <HAL_GetTick>
 800119e:	0003      	movs	r3, r0
 80011a0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011a2:	e008      	b.n	80011b6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011a4:	f7ff fb80 	bl	80008a8 <HAL_GetTick>
 80011a8:	0002      	movs	r2, r0
 80011aa:	69bb      	ldr	r3, [r7, #24]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d901      	bls.n	80011b6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80011b2:	2303      	movs	r3, #3
 80011b4:	e236      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011b6:	4b29      	ldr	r3, [pc, #164]	; (800125c <HAL_RCC_OscConfig+0x338>)
 80011b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ba:	2202      	movs	r2, #2
 80011bc:	4013      	ands	r3, r2
 80011be:	d1f1      	bne.n	80011a4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2204      	movs	r2, #4
 80011c6:	4013      	ands	r3, r2
 80011c8:	d100      	bne.n	80011cc <HAL_RCC_OscConfig+0x2a8>
 80011ca:	e0b5      	b.n	8001338 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011cc:	201f      	movs	r0, #31
 80011ce:	183b      	adds	r3, r7, r0
 80011d0:	2200      	movs	r2, #0
 80011d2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011d4:	4b21      	ldr	r3, [pc, #132]	; (800125c <HAL_RCC_OscConfig+0x338>)
 80011d6:	69da      	ldr	r2, [r3, #28]
 80011d8:	2380      	movs	r3, #128	; 0x80
 80011da:	055b      	lsls	r3, r3, #21
 80011dc:	4013      	ands	r3, r2
 80011de:	d110      	bne.n	8001202 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011e0:	4b1e      	ldr	r3, [pc, #120]	; (800125c <HAL_RCC_OscConfig+0x338>)
 80011e2:	69da      	ldr	r2, [r3, #28]
 80011e4:	4b1d      	ldr	r3, [pc, #116]	; (800125c <HAL_RCC_OscConfig+0x338>)
 80011e6:	2180      	movs	r1, #128	; 0x80
 80011e8:	0549      	lsls	r1, r1, #21
 80011ea:	430a      	orrs	r2, r1
 80011ec:	61da      	str	r2, [r3, #28]
 80011ee:	4b1b      	ldr	r3, [pc, #108]	; (800125c <HAL_RCC_OscConfig+0x338>)
 80011f0:	69da      	ldr	r2, [r3, #28]
 80011f2:	2380      	movs	r3, #128	; 0x80
 80011f4:	055b      	lsls	r3, r3, #21
 80011f6:	4013      	ands	r3, r2
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80011fc:	183b      	adds	r3, r7, r0
 80011fe:	2201      	movs	r2, #1
 8001200:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001202:	4b19      	ldr	r3, [pc, #100]	; (8001268 <HAL_RCC_OscConfig+0x344>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	2380      	movs	r3, #128	; 0x80
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	4013      	ands	r3, r2
 800120c:	d11a      	bne.n	8001244 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800120e:	4b16      	ldr	r3, [pc, #88]	; (8001268 <HAL_RCC_OscConfig+0x344>)
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	4b15      	ldr	r3, [pc, #84]	; (8001268 <HAL_RCC_OscConfig+0x344>)
 8001214:	2180      	movs	r1, #128	; 0x80
 8001216:	0049      	lsls	r1, r1, #1
 8001218:	430a      	orrs	r2, r1
 800121a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800121c:	f7ff fb44 	bl	80008a8 <HAL_GetTick>
 8001220:	0003      	movs	r3, r0
 8001222:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001224:	e008      	b.n	8001238 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001226:	f7ff fb3f 	bl	80008a8 <HAL_GetTick>
 800122a:	0002      	movs	r2, r0
 800122c:	69bb      	ldr	r3, [r7, #24]
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	2b64      	cmp	r3, #100	; 0x64
 8001232:	d901      	bls.n	8001238 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001234:	2303      	movs	r3, #3
 8001236:	e1f5      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001238:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <HAL_RCC_OscConfig+0x344>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	2380      	movs	r3, #128	; 0x80
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	4013      	ands	r3, r2
 8001242:	d0f0      	beq.n	8001226 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d10f      	bne.n	800126c <HAL_RCC_OscConfig+0x348>
 800124c:	4b03      	ldr	r3, [pc, #12]	; (800125c <HAL_RCC_OscConfig+0x338>)
 800124e:	6a1a      	ldr	r2, [r3, #32]
 8001250:	4b02      	ldr	r3, [pc, #8]	; (800125c <HAL_RCC_OscConfig+0x338>)
 8001252:	2101      	movs	r1, #1
 8001254:	430a      	orrs	r2, r1
 8001256:	621a      	str	r2, [r3, #32]
 8001258:	e036      	b.n	80012c8 <HAL_RCC_OscConfig+0x3a4>
 800125a:	46c0      	nop			; (mov r8, r8)
 800125c:	40021000 	.word	0x40021000
 8001260:	fffeffff 	.word	0xfffeffff
 8001264:	fffbffff 	.word	0xfffbffff
 8001268:	40007000 	.word	0x40007000
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d10c      	bne.n	800128e <HAL_RCC_OscConfig+0x36a>
 8001274:	4bca      	ldr	r3, [pc, #808]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001276:	6a1a      	ldr	r2, [r3, #32]
 8001278:	4bc9      	ldr	r3, [pc, #804]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800127a:	2101      	movs	r1, #1
 800127c:	438a      	bics	r2, r1
 800127e:	621a      	str	r2, [r3, #32]
 8001280:	4bc7      	ldr	r3, [pc, #796]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001282:	6a1a      	ldr	r2, [r3, #32]
 8001284:	4bc6      	ldr	r3, [pc, #792]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001286:	2104      	movs	r1, #4
 8001288:	438a      	bics	r2, r1
 800128a:	621a      	str	r2, [r3, #32]
 800128c:	e01c      	b.n	80012c8 <HAL_RCC_OscConfig+0x3a4>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	2b05      	cmp	r3, #5
 8001294:	d10c      	bne.n	80012b0 <HAL_RCC_OscConfig+0x38c>
 8001296:	4bc2      	ldr	r3, [pc, #776]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001298:	6a1a      	ldr	r2, [r3, #32]
 800129a:	4bc1      	ldr	r3, [pc, #772]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800129c:	2104      	movs	r1, #4
 800129e:	430a      	orrs	r2, r1
 80012a0:	621a      	str	r2, [r3, #32]
 80012a2:	4bbf      	ldr	r3, [pc, #764]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80012a4:	6a1a      	ldr	r2, [r3, #32]
 80012a6:	4bbe      	ldr	r3, [pc, #760]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80012a8:	2101      	movs	r1, #1
 80012aa:	430a      	orrs	r2, r1
 80012ac:	621a      	str	r2, [r3, #32]
 80012ae:	e00b      	b.n	80012c8 <HAL_RCC_OscConfig+0x3a4>
 80012b0:	4bbb      	ldr	r3, [pc, #748]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80012b2:	6a1a      	ldr	r2, [r3, #32]
 80012b4:	4bba      	ldr	r3, [pc, #744]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80012b6:	2101      	movs	r1, #1
 80012b8:	438a      	bics	r2, r1
 80012ba:	621a      	str	r2, [r3, #32]
 80012bc:	4bb8      	ldr	r3, [pc, #736]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80012be:	6a1a      	ldr	r2, [r3, #32]
 80012c0:	4bb7      	ldr	r3, [pc, #732]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80012c2:	2104      	movs	r1, #4
 80012c4:	438a      	bics	r2, r1
 80012c6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d014      	beq.n	80012fa <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012d0:	f7ff faea 	bl	80008a8 <HAL_GetTick>
 80012d4:	0003      	movs	r3, r0
 80012d6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012d8:	e009      	b.n	80012ee <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012da:	f7ff fae5 	bl	80008a8 <HAL_GetTick>
 80012de:	0002      	movs	r2, r0
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	4aaf      	ldr	r2, [pc, #700]	; (80015a4 <HAL_RCC_OscConfig+0x680>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d901      	bls.n	80012ee <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80012ea:	2303      	movs	r3, #3
 80012ec:	e19a      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012ee:	4bac      	ldr	r3, [pc, #688]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80012f0:	6a1b      	ldr	r3, [r3, #32]
 80012f2:	2202      	movs	r2, #2
 80012f4:	4013      	ands	r3, r2
 80012f6:	d0f0      	beq.n	80012da <HAL_RCC_OscConfig+0x3b6>
 80012f8:	e013      	b.n	8001322 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012fa:	f7ff fad5 	bl	80008a8 <HAL_GetTick>
 80012fe:	0003      	movs	r3, r0
 8001300:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001302:	e009      	b.n	8001318 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001304:	f7ff fad0 	bl	80008a8 <HAL_GetTick>
 8001308:	0002      	movs	r2, r0
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	4aa5      	ldr	r2, [pc, #660]	; (80015a4 <HAL_RCC_OscConfig+0x680>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d901      	bls.n	8001318 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	e185      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001318:	4ba1      	ldr	r3, [pc, #644]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800131a:	6a1b      	ldr	r3, [r3, #32]
 800131c:	2202      	movs	r2, #2
 800131e:	4013      	ands	r3, r2
 8001320:	d1f0      	bne.n	8001304 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001322:	231f      	movs	r3, #31
 8001324:	18fb      	adds	r3, r7, r3
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b01      	cmp	r3, #1
 800132a:	d105      	bne.n	8001338 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800132c:	4b9c      	ldr	r3, [pc, #624]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800132e:	69da      	ldr	r2, [r3, #28]
 8001330:	4b9b      	ldr	r3, [pc, #620]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001332:	499d      	ldr	r1, [pc, #628]	; (80015a8 <HAL_RCC_OscConfig+0x684>)
 8001334:	400a      	ands	r2, r1
 8001336:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2210      	movs	r2, #16
 800133e:	4013      	ands	r3, r2
 8001340:	d063      	beq.n	800140a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	695b      	ldr	r3, [r3, #20]
 8001346:	2b01      	cmp	r3, #1
 8001348:	d12a      	bne.n	80013a0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800134a:	4b95      	ldr	r3, [pc, #596]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800134c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800134e:	4b94      	ldr	r3, [pc, #592]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001350:	2104      	movs	r1, #4
 8001352:	430a      	orrs	r2, r1
 8001354:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001356:	4b92      	ldr	r3, [pc, #584]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001358:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800135a:	4b91      	ldr	r3, [pc, #580]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800135c:	2101      	movs	r1, #1
 800135e:	430a      	orrs	r2, r1
 8001360:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001362:	f7ff faa1 	bl	80008a8 <HAL_GetTick>
 8001366:	0003      	movs	r3, r0
 8001368:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800136c:	f7ff fa9c 	bl	80008a8 <HAL_GetTick>
 8001370:	0002      	movs	r2, r0
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b02      	cmp	r3, #2
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e152      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800137e:	4b88      	ldr	r3, [pc, #544]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001382:	2202      	movs	r2, #2
 8001384:	4013      	ands	r3, r2
 8001386:	d0f1      	beq.n	800136c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001388:	4b85      	ldr	r3, [pc, #532]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800138a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800138c:	22f8      	movs	r2, #248	; 0xf8
 800138e:	4393      	bics	r3, r2
 8001390:	0019      	movs	r1, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	00da      	lsls	r2, r3, #3
 8001398:	4b81      	ldr	r3, [pc, #516]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800139a:	430a      	orrs	r2, r1
 800139c:	635a      	str	r2, [r3, #52]	; 0x34
 800139e:	e034      	b.n	800140a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	695b      	ldr	r3, [r3, #20]
 80013a4:	3305      	adds	r3, #5
 80013a6:	d111      	bne.n	80013cc <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80013a8:	4b7d      	ldr	r3, [pc, #500]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80013aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013ac:	4b7c      	ldr	r3, [pc, #496]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80013ae:	2104      	movs	r1, #4
 80013b0:	438a      	bics	r2, r1
 80013b2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80013b4:	4b7a      	ldr	r3, [pc, #488]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80013b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013b8:	22f8      	movs	r2, #248	; 0xf8
 80013ba:	4393      	bics	r3, r2
 80013bc:	0019      	movs	r1, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	699b      	ldr	r3, [r3, #24]
 80013c2:	00da      	lsls	r2, r3, #3
 80013c4:	4b76      	ldr	r3, [pc, #472]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80013c6:	430a      	orrs	r2, r1
 80013c8:	635a      	str	r2, [r3, #52]	; 0x34
 80013ca:	e01e      	b.n	800140a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80013cc:	4b74      	ldr	r3, [pc, #464]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80013ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013d0:	4b73      	ldr	r3, [pc, #460]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80013d2:	2104      	movs	r1, #4
 80013d4:	430a      	orrs	r2, r1
 80013d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80013d8:	4b71      	ldr	r3, [pc, #452]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80013da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013dc:	4b70      	ldr	r3, [pc, #448]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80013de:	2101      	movs	r1, #1
 80013e0:	438a      	bics	r2, r1
 80013e2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e4:	f7ff fa60 	bl	80008a8 <HAL_GetTick>
 80013e8:	0003      	movs	r3, r0
 80013ea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80013ec:	e008      	b.n	8001400 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80013ee:	f7ff fa5b 	bl	80008a8 <HAL_GetTick>
 80013f2:	0002      	movs	r2, r0
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	1ad3      	subs	r3, r2, r3
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d901      	bls.n	8001400 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80013fc:	2303      	movs	r3, #3
 80013fe:	e111      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001400:	4b67      	ldr	r3, [pc, #412]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001404:	2202      	movs	r2, #2
 8001406:	4013      	ands	r3, r2
 8001408:	d1f1      	bne.n	80013ee <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2220      	movs	r2, #32
 8001410:	4013      	ands	r3, r2
 8001412:	d05c      	beq.n	80014ce <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001414:	4b62      	ldr	r3, [pc, #392]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	220c      	movs	r2, #12
 800141a:	4013      	ands	r3, r2
 800141c:	2b0c      	cmp	r3, #12
 800141e:	d00e      	beq.n	800143e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001420:	4b5f      	ldr	r3, [pc, #380]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	220c      	movs	r2, #12
 8001426:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001428:	2b08      	cmp	r3, #8
 800142a:	d114      	bne.n	8001456 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800142c:	4b5c      	ldr	r3, [pc, #368]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800142e:	685a      	ldr	r2, [r3, #4]
 8001430:	23c0      	movs	r3, #192	; 0xc0
 8001432:	025b      	lsls	r3, r3, #9
 8001434:	401a      	ands	r2, r3
 8001436:	23c0      	movs	r3, #192	; 0xc0
 8001438:	025b      	lsls	r3, r3, #9
 800143a:	429a      	cmp	r2, r3
 800143c:	d10b      	bne.n	8001456 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800143e:	4b58      	ldr	r3, [pc, #352]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001440:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001442:	2380      	movs	r3, #128	; 0x80
 8001444:	025b      	lsls	r3, r3, #9
 8001446:	4013      	ands	r3, r2
 8001448:	d040      	beq.n	80014cc <HAL_RCC_OscConfig+0x5a8>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a1b      	ldr	r3, [r3, #32]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d03c      	beq.n	80014cc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e0e6      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a1b      	ldr	r3, [r3, #32]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d01b      	beq.n	8001496 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800145e:	4b50      	ldr	r3, [pc, #320]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001460:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001462:	4b4f      	ldr	r3, [pc, #316]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001464:	2180      	movs	r1, #128	; 0x80
 8001466:	0249      	lsls	r1, r1, #9
 8001468:	430a      	orrs	r2, r1
 800146a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800146c:	f7ff fa1c 	bl	80008a8 <HAL_GetTick>
 8001470:	0003      	movs	r3, r0
 8001472:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001476:	f7ff fa17 	bl	80008a8 <HAL_GetTick>
 800147a:	0002      	movs	r2, r0
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e0cd      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001488:	4b45      	ldr	r3, [pc, #276]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800148a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800148c:	2380      	movs	r3, #128	; 0x80
 800148e:	025b      	lsls	r3, r3, #9
 8001490:	4013      	ands	r3, r2
 8001492:	d0f0      	beq.n	8001476 <HAL_RCC_OscConfig+0x552>
 8001494:	e01b      	b.n	80014ce <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001496:	4b42      	ldr	r3, [pc, #264]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001498:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800149a:	4b41      	ldr	r3, [pc, #260]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800149c:	4943      	ldr	r1, [pc, #268]	; (80015ac <HAL_RCC_OscConfig+0x688>)
 800149e:	400a      	ands	r2, r1
 80014a0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a2:	f7ff fa01 	bl	80008a8 <HAL_GetTick>
 80014a6:	0003      	movs	r3, r0
 80014a8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80014aa:	e008      	b.n	80014be <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014ac:	f7ff f9fc 	bl	80008a8 <HAL_GetTick>
 80014b0:	0002      	movs	r2, r0
 80014b2:	69bb      	ldr	r3, [r7, #24]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d901      	bls.n	80014be <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e0b2      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80014be:	4b38      	ldr	r3, [pc, #224]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80014c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014c2:	2380      	movs	r3, #128	; 0x80
 80014c4:	025b      	lsls	r3, r3, #9
 80014c6:	4013      	ands	r3, r2
 80014c8:	d1f0      	bne.n	80014ac <HAL_RCC_OscConfig+0x588>
 80014ca:	e000      	b.n	80014ce <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80014cc:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d100      	bne.n	80014d8 <HAL_RCC_OscConfig+0x5b4>
 80014d6:	e0a4      	b.n	8001622 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014d8:	4b31      	ldr	r3, [pc, #196]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	220c      	movs	r2, #12
 80014de:	4013      	ands	r3, r2
 80014e0:	2b08      	cmp	r3, #8
 80014e2:	d100      	bne.n	80014e6 <HAL_RCC_OscConfig+0x5c2>
 80014e4:	e078      	b.n	80015d8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d14c      	bne.n	8001588 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014ee:	4b2c      	ldr	r3, [pc, #176]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	4b2b      	ldr	r3, [pc, #172]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 80014f4:	492e      	ldr	r1, [pc, #184]	; (80015b0 <HAL_RCC_OscConfig+0x68c>)
 80014f6:	400a      	ands	r2, r1
 80014f8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014fa:	f7ff f9d5 	bl	80008a8 <HAL_GetTick>
 80014fe:	0003      	movs	r3, r0
 8001500:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001502:	e008      	b.n	8001516 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001504:	f7ff f9d0 	bl	80008a8 <HAL_GetTick>
 8001508:	0002      	movs	r2, r0
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b02      	cmp	r3, #2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e086      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001516:	4b22      	ldr	r3, [pc, #136]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	2380      	movs	r3, #128	; 0x80
 800151c:	049b      	lsls	r3, r3, #18
 800151e:	4013      	ands	r3, r2
 8001520:	d1f0      	bne.n	8001504 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001522:	4b1f      	ldr	r3, [pc, #124]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001526:	220f      	movs	r2, #15
 8001528:	4393      	bics	r3, r2
 800152a:	0019      	movs	r1, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001530:	4b1b      	ldr	r3, [pc, #108]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001532:	430a      	orrs	r2, r1
 8001534:	62da      	str	r2, [r3, #44]	; 0x2c
 8001536:	4b1a      	ldr	r3, [pc, #104]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	4a1e      	ldr	r2, [pc, #120]	; (80015b4 <HAL_RCC_OscConfig+0x690>)
 800153c:	4013      	ands	r3, r2
 800153e:	0019      	movs	r1, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001548:	431a      	orrs	r2, r3
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800154c:	430a      	orrs	r2, r1
 800154e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001550:	4b13      	ldr	r3, [pc, #76]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 8001556:	2180      	movs	r1, #128	; 0x80
 8001558:	0449      	lsls	r1, r1, #17
 800155a:	430a      	orrs	r2, r1
 800155c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800155e:	f7ff f9a3 	bl	80008a8 <HAL_GetTick>
 8001562:	0003      	movs	r3, r0
 8001564:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001568:	f7ff f99e 	bl	80008a8 <HAL_GetTick>
 800156c:	0002      	movs	r2, r0
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e054      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800157a:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	2380      	movs	r3, #128	; 0x80
 8001580:	049b      	lsls	r3, r3, #18
 8001582:	4013      	ands	r3, r2
 8001584:	d0f0      	beq.n	8001568 <HAL_RCC_OscConfig+0x644>
 8001586:	e04c      	b.n	8001622 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001588:	4b05      	ldr	r3, [pc, #20]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	4b04      	ldr	r3, [pc, #16]	; (80015a0 <HAL_RCC_OscConfig+0x67c>)
 800158e:	4908      	ldr	r1, [pc, #32]	; (80015b0 <HAL_RCC_OscConfig+0x68c>)
 8001590:	400a      	ands	r2, r1
 8001592:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001594:	f7ff f988 	bl	80008a8 <HAL_GetTick>
 8001598:	0003      	movs	r3, r0
 800159a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800159c:	e015      	b.n	80015ca <HAL_RCC_OscConfig+0x6a6>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	40021000 	.word	0x40021000
 80015a4:	00001388 	.word	0x00001388
 80015a8:	efffffff 	.word	0xefffffff
 80015ac:	fffeffff 	.word	0xfffeffff
 80015b0:	feffffff 	.word	0xfeffffff
 80015b4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015b8:	f7ff f976 	bl	80008a8 <HAL_GetTick>
 80015bc:	0002      	movs	r2, r0
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d901      	bls.n	80015ca <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e02c      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ca:	4b18      	ldr	r3, [pc, #96]	; (800162c <HAL_RCC_OscConfig+0x708>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	2380      	movs	r3, #128	; 0x80
 80015d0:	049b      	lsls	r3, r3, #18
 80015d2:	4013      	ands	r3, r2
 80015d4:	d1f0      	bne.n	80015b8 <HAL_RCC_OscConfig+0x694>
 80015d6:	e024      	b.n	8001622 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d101      	bne.n	80015e4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e01f      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80015e4:	4b11      	ldr	r3, [pc, #68]	; (800162c <HAL_RCC_OscConfig+0x708>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80015ea:	4b10      	ldr	r3, [pc, #64]	; (800162c <HAL_RCC_OscConfig+0x708>)
 80015ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ee:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015f0:	697a      	ldr	r2, [r7, #20]
 80015f2:	23c0      	movs	r3, #192	; 0xc0
 80015f4:	025b      	lsls	r3, r3, #9
 80015f6:	401a      	ands	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d10e      	bne.n	800161e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	220f      	movs	r2, #15
 8001604:	401a      	ands	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800160a:	429a      	cmp	r2, r3
 800160c:	d107      	bne.n	800161e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800160e:	697a      	ldr	r2, [r7, #20]
 8001610:	23f0      	movs	r3, #240	; 0xf0
 8001612:	039b      	lsls	r3, r3, #14
 8001614:	401a      	ands	r2, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800161a:	429a      	cmp	r2, r3
 800161c:	d001      	beq.n	8001622 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e000      	b.n	8001624 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001622:	2300      	movs	r3, #0
}
 8001624:	0018      	movs	r0, r3
 8001626:	46bd      	mov	sp, r7
 8001628:	b008      	add	sp, #32
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40021000 	.word	0x40021000

08001630 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d101      	bne.n	8001644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e0bf      	b.n	80017c4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001644:	4b61      	ldr	r3, [pc, #388]	; (80017cc <HAL_RCC_ClockConfig+0x19c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2201      	movs	r2, #1
 800164a:	4013      	ands	r3, r2
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	429a      	cmp	r2, r3
 8001650:	d911      	bls.n	8001676 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001652:	4b5e      	ldr	r3, [pc, #376]	; (80017cc <HAL_RCC_ClockConfig+0x19c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2201      	movs	r2, #1
 8001658:	4393      	bics	r3, r2
 800165a:	0019      	movs	r1, r3
 800165c:	4b5b      	ldr	r3, [pc, #364]	; (80017cc <HAL_RCC_ClockConfig+0x19c>)
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	430a      	orrs	r2, r1
 8001662:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001664:	4b59      	ldr	r3, [pc, #356]	; (80017cc <HAL_RCC_ClockConfig+0x19c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2201      	movs	r2, #1
 800166a:	4013      	ands	r3, r2
 800166c:	683a      	ldr	r2, [r7, #0]
 800166e:	429a      	cmp	r2, r3
 8001670:	d001      	beq.n	8001676 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e0a6      	b.n	80017c4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2202      	movs	r2, #2
 800167c:	4013      	ands	r3, r2
 800167e:	d015      	beq.n	80016ac <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2204      	movs	r2, #4
 8001686:	4013      	ands	r3, r2
 8001688:	d006      	beq.n	8001698 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800168a:	4b51      	ldr	r3, [pc, #324]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 800168c:	685a      	ldr	r2, [r3, #4]
 800168e:	4b50      	ldr	r3, [pc, #320]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 8001690:	21e0      	movs	r1, #224	; 0xe0
 8001692:	00c9      	lsls	r1, r1, #3
 8001694:	430a      	orrs	r2, r1
 8001696:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001698:	4b4d      	ldr	r3, [pc, #308]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	22f0      	movs	r2, #240	; 0xf0
 800169e:	4393      	bics	r3, r2
 80016a0:	0019      	movs	r1, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	689a      	ldr	r2, [r3, #8]
 80016a6:	4b4a      	ldr	r3, [pc, #296]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 80016a8:	430a      	orrs	r2, r1
 80016aa:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2201      	movs	r2, #1
 80016b2:	4013      	ands	r3, r2
 80016b4:	d04c      	beq.n	8001750 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d107      	bne.n	80016ce <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016be:	4b44      	ldr	r3, [pc, #272]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	2380      	movs	r3, #128	; 0x80
 80016c4:	029b      	lsls	r3, r3, #10
 80016c6:	4013      	ands	r3, r2
 80016c8:	d120      	bne.n	800170c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e07a      	b.n	80017c4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d107      	bne.n	80016e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016d6:	4b3e      	ldr	r3, [pc, #248]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	2380      	movs	r3, #128	; 0x80
 80016dc:	049b      	lsls	r3, r3, #18
 80016de:	4013      	ands	r3, r2
 80016e0:	d114      	bne.n	800170c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e06e      	b.n	80017c4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	2b03      	cmp	r3, #3
 80016ec:	d107      	bne.n	80016fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80016ee:	4b38      	ldr	r3, [pc, #224]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 80016f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016f2:	2380      	movs	r3, #128	; 0x80
 80016f4:	025b      	lsls	r3, r3, #9
 80016f6:	4013      	ands	r3, r2
 80016f8:	d108      	bne.n	800170c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e062      	b.n	80017c4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016fe:	4b34      	ldr	r3, [pc, #208]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2202      	movs	r2, #2
 8001704:	4013      	ands	r3, r2
 8001706:	d101      	bne.n	800170c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e05b      	b.n	80017c4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800170c:	4b30      	ldr	r3, [pc, #192]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	2203      	movs	r2, #3
 8001712:	4393      	bics	r3, r2
 8001714:	0019      	movs	r1, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	4b2d      	ldr	r3, [pc, #180]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 800171c:	430a      	orrs	r2, r1
 800171e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001720:	f7ff f8c2 	bl	80008a8 <HAL_GetTick>
 8001724:	0003      	movs	r3, r0
 8001726:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001728:	e009      	b.n	800173e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800172a:	f7ff f8bd 	bl	80008a8 <HAL_GetTick>
 800172e:	0002      	movs	r2, r0
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	4a27      	ldr	r2, [pc, #156]	; (80017d4 <HAL_RCC_ClockConfig+0x1a4>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d901      	bls.n	800173e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e042      	b.n	80017c4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800173e:	4b24      	ldr	r3, [pc, #144]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	220c      	movs	r2, #12
 8001744:	401a      	ands	r2, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	429a      	cmp	r2, r3
 800174e:	d1ec      	bne.n	800172a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001750:	4b1e      	ldr	r3, [pc, #120]	; (80017cc <HAL_RCC_ClockConfig+0x19c>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2201      	movs	r2, #1
 8001756:	4013      	ands	r3, r2
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	429a      	cmp	r2, r3
 800175c:	d211      	bcs.n	8001782 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800175e:	4b1b      	ldr	r3, [pc, #108]	; (80017cc <HAL_RCC_ClockConfig+0x19c>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2201      	movs	r2, #1
 8001764:	4393      	bics	r3, r2
 8001766:	0019      	movs	r1, r3
 8001768:	4b18      	ldr	r3, [pc, #96]	; (80017cc <HAL_RCC_ClockConfig+0x19c>)
 800176a:	683a      	ldr	r2, [r7, #0]
 800176c:	430a      	orrs	r2, r1
 800176e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001770:	4b16      	ldr	r3, [pc, #88]	; (80017cc <HAL_RCC_ClockConfig+0x19c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2201      	movs	r2, #1
 8001776:	4013      	ands	r3, r2
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	429a      	cmp	r2, r3
 800177c:	d001      	beq.n	8001782 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e020      	b.n	80017c4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2204      	movs	r2, #4
 8001788:	4013      	ands	r3, r2
 800178a:	d009      	beq.n	80017a0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800178c:	4b10      	ldr	r3, [pc, #64]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	4a11      	ldr	r2, [pc, #68]	; (80017d8 <HAL_RCC_ClockConfig+0x1a8>)
 8001792:	4013      	ands	r3, r2
 8001794:	0019      	movs	r1, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	68da      	ldr	r2, [r3, #12]
 800179a:	4b0d      	ldr	r3, [pc, #52]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 800179c:	430a      	orrs	r2, r1
 800179e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80017a0:	f000 f820 	bl	80017e4 <HAL_RCC_GetSysClockFreq>
 80017a4:	0001      	movs	r1, r0
 80017a6:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <HAL_RCC_ClockConfig+0x1a0>)
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	091b      	lsrs	r3, r3, #4
 80017ac:	220f      	movs	r2, #15
 80017ae:	4013      	ands	r3, r2
 80017b0:	4a0a      	ldr	r2, [pc, #40]	; (80017dc <HAL_RCC_ClockConfig+0x1ac>)
 80017b2:	5cd3      	ldrb	r3, [r2, r3]
 80017b4:	000a      	movs	r2, r1
 80017b6:	40da      	lsrs	r2, r3
 80017b8:	4b09      	ldr	r3, [pc, #36]	; (80017e0 <HAL_RCC_ClockConfig+0x1b0>)
 80017ba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80017bc:	2003      	movs	r0, #3
 80017be:	f7ff f82d 	bl	800081c <HAL_InitTick>
  
  return HAL_OK;
 80017c2:	2300      	movs	r3, #0
}
 80017c4:	0018      	movs	r0, r3
 80017c6:	46bd      	mov	sp, r7
 80017c8:	b004      	add	sp, #16
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40022000 	.word	0x40022000
 80017d0:	40021000 	.word	0x40021000
 80017d4:	00001388 	.word	0x00001388
 80017d8:	fffff8ff 	.word	0xfffff8ff
 80017dc:	08002aa4 	.word	0x08002aa4
 80017e0:	20000000 	.word	0x20000000

080017e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017e4:	b590      	push	{r4, r7, lr}
 80017e6:	b08f      	sub	sp, #60	; 0x3c
 80017e8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80017ea:	2314      	movs	r3, #20
 80017ec:	18fb      	adds	r3, r7, r3
 80017ee:	4a38      	ldr	r2, [pc, #224]	; (80018d0 <HAL_RCC_GetSysClockFreq+0xec>)
 80017f0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80017f2:	c313      	stmia	r3!, {r0, r1, r4}
 80017f4:	6812      	ldr	r2, [r2, #0]
 80017f6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80017f8:	1d3b      	adds	r3, r7, #4
 80017fa:	4a36      	ldr	r2, [pc, #216]	; (80018d4 <HAL_RCC_GetSysClockFreq+0xf0>)
 80017fc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80017fe:	c313      	stmia	r3!, {r0, r1, r4}
 8001800:	6812      	ldr	r2, [r2, #0]
 8001802:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001804:	2300      	movs	r3, #0
 8001806:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001808:	2300      	movs	r3, #0
 800180a:	62bb      	str	r3, [r7, #40]	; 0x28
 800180c:	2300      	movs	r3, #0
 800180e:	637b      	str	r3, [r7, #52]	; 0x34
 8001810:	2300      	movs	r3, #0
 8001812:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001814:	2300      	movs	r3, #0
 8001816:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001818:	4b2f      	ldr	r3, [pc, #188]	; (80018d8 <HAL_RCC_GetSysClockFreq+0xf4>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800181e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001820:	220c      	movs	r2, #12
 8001822:	4013      	ands	r3, r2
 8001824:	2b0c      	cmp	r3, #12
 8001826:	d047      	beq.n	80018b8 <HAL_RCC_GetSysClockFreq+0xd4>
 8001828:	d849      	bhi.n	80018be <HAL_RCC_GetSysClockFreq+0xda>
 800182a:	2b04      	cmp	r3, #4
 800182c:	d002      	beq.n	8001834 <HAL_RCC_GetSysClockFreq+0x50>
 800182e:	2b08      	cmp	r3, #8
 8001830:	d003      	beq.n	800183a <HAL_RCC_GetSysClockFreq+0x56>
 8001832:	e044      	b.n	80018be <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001834:	4b29      	ldr	r3, [pc, #164]	; (80018dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001836:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001838:	e044      	b.n	80018c4 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800183a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800183c:	0c9b      	lsrs	r3, r3, #18
 800183e:	220f      	movs	r2, #15
 8001840:	4013      	ands	r3, r2
 8001842:	2214      	movs	r2, #20
 8001844:	18ba      	adds	r2, r7, r2
 8001846:	5cd3      	ldrb	r3, [r2, r3]
 8001848:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800184a:	4b23      	ldr	r3, [pc, #140]	; (80018d8 <HAL_RCC_GetSysClockFreq+0xf4>)
 800184c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800184e:	220f      	movs	r2, #15
 8001850:	4013      	ands	r3, r2
 8001852:	1d3a      	adds	r2, r7, #4
 8001854:	5cd3      	ldrb	r3, [r2, r3]
 8001856:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001858:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800185a:	23c0      	movs	r3, #192	; 0xc0
 800185c:	025b      	lsls	r3, r3, #9
 800185e:	401a      	ands	r2, r3
 8001860:	2380      	movs	r3, #128	; 0x80
 8001862:	025b      	lsls	r3, r3, #9
 8001864:	429a      	cmp	r2, r3
 8001866:	d109      	bne.n	800187c <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001868:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800186a:	481c      	ldr	r0, [pc, #112]	; (80018dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800186c:	f7fe fc54 	bl	8000118 <__udivsi3>
 8001870:	0003      	movs	r3, r0
 8001872:	001a      	movs	r2, r3
 8001874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001876:	4353      	muls	r3, r2
 8001878:	637b      	str	r3, [r7, #52]	; 0x34
 800187a:	e01a      	b.n	80018b2 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800187c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800187e:	23c0      	movs	r3, #192	; 0xc0
 8001880:	025b      	lsls	r3, r3, #9
 8001882:	401a      	ands	r2, r3
 8001884:	23c0      	movs	r3, #192	; 0xc0
 8001886:	025b      	lsls	r3, r3, #9
 8001888:	429a      	cmp	r2, r3
 800188a:	d109      	bne.n	80018a0 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800188c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800188e:	4814      	ldr	r0, [pc, #80]	; (80018e0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001890:	f7fe fc42 	bl	8000118 <__udivsi3>
 8001894:	0003      	movs	r3, r0
 8001896:	001a      	movs	r2, r3
 8001898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800189a:	4353      	muls	r3, r2
 800189c:	637b      	str	r3, [r7, #52]	; 0x34
 800189e:	e008      	b.n	80018b2 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80018a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80018a2:	480e      	ldr	r0, [pc, #56]	; (80018dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80018a4:	f7fe fc38 	bl	8000118 <__udivsi3>
 80018a8:	0003      	movs	r3, r0
 80018aa:	001a      	movs	r2, r3
 80018ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ae:	4353      	muls	r3, r2
 80018b0:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80018b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018b4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018b6:	e005      	b.n	80018c4 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80018b8:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80018ba:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018bc:	e002      	b.n	80018c4 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018be:	4b07      	ldr	r3, [pc, #28]	; (80018dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80018c0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018c2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80018c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80018c6:	0018      	movs	r0, r3
 80018c8:	46bd      	mov	sp, r7
 80018ca:	b00f      	add	sp, #60	; 0x3c
 80018cc:	bd90      	pop	{r4, r7, pc}
 80018ce:	46c0      	nop			; (mov r8, r8)
 80018d0:	08002a28 	.word	0x08002a28
 80018d4:	08002a38 	.word	0x08002a38
 80018d8:	40021000 	.word	0x40021000
 80018dc:	007a1200 	.word	0x007a1200
 80018e0:	02dc6c00 	.word	0x02dc6c00

080018e4 <__assert_func>:
 80018e4:	b530      	push	{r4, r5, lr}
 80018e6:	0014      	movs	r4, r2
 80018e8:	001a      	movs	r2, r3
 80018ea:	4b09      	ldr	r3, [pc, #36]	; (8001910 <__assert_func+0x2c>)
 80018ec:	0005      	movs	r5, r0
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	b085      	sub	sp, #20
 80018f2:	68d8      	ldr	r0, [r3, #12]
 80018f4:	4b07      	ldr	r3, [pc, #28]	; (8001914 <__assert_func+0x30>)
 80018f6:	2c00      	cmp	r4, #0
 80018f8:	d101      	bne.n	80018fe <__assert_func+0x1a>
 80018fa:	4b07      	ldr	r3, [pc, #28]	; (8001918 <__assert_func+0x34>)
 80018fc:	001c      	movs	r4, r3
 80018fe:	9301      	str	r3, [sp, #4]
 8001900:	9100      	str	r1, [sp, #0]
 8001902:	002b      	movs	r3, r5
 8001904:	4905      	ldr	r1, [pc, #20]	; (800191c <__assert_func+0x38>)
 8001906:	9402      	str	r4, [sp, #8]
 8001908:	f000 f810 	bl	800192c <fiprintf>
 800190c:	f000 fbfc 	bl	8002108 <abort>
 8001910:	2000000c 	.word	0x2000000c
 8001914:	08002ab4 	.word	0x08002ab4
 8001918:	08002aef 	.word	0x08002aef
 800191c:	08002ac1 	.word	0x08002ac1

08001920 <__errno>:
 8001920:	4b01      	ldr	r3, [pc, #4]	; (8001928 <__errno+0x8>)
 8001922:	6818      	ldr	r0, [r3, #0]
 8001924:	4770      	bx	lr
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	2000000c 	.word	0x2000000c

0800192c <fiprintf>:
 800192c:	b40e      	push	{r1, r2, r3}
 800192e:	b503      	push	{r0, r1, lr}
 8001930:	0001      	movs	r1, r0
 8001932:	ab03      	add	r3, sp, #12
 8001934:	4804      	ldr	r0, [pc, #16]	; (8001948 <fiprintf+0x1c>)
 8001936:	cb04      	ldmia	r3!, {r2}
 8001938:	6800      	ldr	r0, [r0, #0]
 800193a:	9301      	str	r3, [sp, #4]
 800193c:	f000 f85a 	bl	80019f4 <_vfiprintf_r>
 8001940:	b002      	add	sp, #8
 8001942:	bc08      	pop	{r3}
 8001944:	b003      	add	sp, #12
 8001946:	4718      	bx	r3
 8001948:	2000000c 	.word	0x2000000c

0800194c <__libc_init_array>:
 800194c:	b570      	push	{r4, r5, r6, lr}
 800194e:	2600      	movs	r6, #0
 8001950:	4d0c      	ldr	r5, [pc, #48]	; (8001984 <__libc_init_array+0x38>)
 8001952:	4c0d      	ldr	r4, [pc, #52]	; (8001988 <__libc_init_array+0x3c>)
 8001954:	1b64      	subs	r4, r4, r5
 8001956:	10a4      	asrs	r4, r4, #2
 8001958:	42a6      	cmp	r6, r4
 800195a:	d109      	bne.n	8001970 <__libc_init_array+0x24>
 800195c:	2600      	movs	r6, #0
 800195e:	f001 f831 	bl	80029c4 <_init>
 8001962:	4d0a      	ldr	r5, [pc, #40]	; (800198c <__libc_init_array+0x40>)
 8001964:	4c0a      	ldr	r4, [pc, #40]	; (8001990 <__libc_init_array+0x44>)
 8001966:	1b64      	subs	r4, r4, r5
 8001968:	10a4      	asrs	r4, r4, #2
 800196a:	42a6      	cmp	r6, r4
 800196c:	d105      	bne.n	800197a <__libc_init_array+0x2e>
 800196e:	bd70      	pop	{r4, r5, r6, pc}
 8001970:	00b3      	lsls	r3, r6, #2
 8001972:	58eb      	ldr	r3, [r5, r3]
 8001974:	4798      	blx	r3
 8001976:	3601      	adds	r6, #1
 8001978:	e7ee      	b.n	8001958 <__libc_init_array+0xc>
 800197a:	00b3      	lsls	r3, r6, #2
 800197c:	58eb      	ldr	r3, [r5, r3]
 800197e:	4798      	blx	r3
 8001980:	3601      	adds	r6, #1
 8001982:	e7f2      	b.n	800196a <__libc_init_array+0x1e>
 8001984:	08002b88 	.word	0x08002b88
 8001988:	08002b88 	.word	0x08002b88
 800198c:	08002b88 	.word	0x08002b88
 8001990:	08002b8c 	.word	0x08002b8c

08001994 <memset>:
 8001994:	0003      	movs	r3, r0
 8001996:	1882      	adds	r2, r0, r2
 8001998:	4293      	cmp	r3, r2
 800199a:	d100      	bne.n	800199e <memset+0xa>
 800199c:	4770      	bx	lr
 800199e:	7019      	strb	r1, [r3, #0]
 80019a0:	3301      	adds	r3, #1
 80019a2:	e7f9      	b.n	8001998 <memset+0x4>

080019a4 <__sfputc_r>:
 80019a4:	6893      	ldr	r3, [r2, #8]
 80019a6:	b510      	push	{r4, lr}
 80019a8:	3b01      	subs	r3, #1
 80019aa:	6093      	str	r3, [r2, #8]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	da04      	bge.n	80019ba <__sfputc_r+0x16>
 80019b0:	6994      	ldr	r4, [r2, #24]
 80019b2:	42a3      	cmp	r3, r4
 80019b4:	db07      	blt.n	80019c6 <__sfputc_r+0x22>
 80019b6:	290a      	cmp	r1, #10
 80019b8:	d005      	beq.n	80019c6 <__sfputc_r+0x22>
 80019ba:	6813      	ldr	r3, [r2, #0]
 80019bc:	1c58      	adds	r0, r3, #1
 80019be:	6010      	str	r0, [r2, #0]
 80019c0:	7019      	strb	r1, [r3, #0]
 80019c2:	0008      	movs	r0, r1
 80019c4:	bd10      	pop	{r4, pc}
 80019c6:	f000 fad1 	bl	8001f6c <__swbuf_r>
 80019ca:	0001      	movs	r1, r0
 80019cc:	e7f9      	b.n	80019c2 <__sfputc_r+0x1e>

080019ce <__sfputs_r>:
 80019ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019d0:	0006      	movs	r6, r0
 80019d2:	000f      	movs	r7, r1
 80019d4:	0014      	movs	r4, r2
 80019d6:	18d5      	adds	r5, r2, r3
 80019d8:	42ac      	cmp	r4, r5
 80019da:	d101      	bne.n	80019e0 <__sfputs_r+0x12>
 80019dc:	2000      	movs	r0, #0
 80019de:	e007      	b.n	80019f0 <__sfputs_r+0x22>
 80019e0:	7821      	ldrb	r1, [r4, #0]
 80019e2:	003a      	movs	r2, r7
 80019e4:	0030      	movs	r0, r6
 80019e6:	f7ff ffdd 	bl	80019a4 <__sfputc_r>
 80019ea:	3401      	adds	r4, #1
 80019ec:	1c43      	adds	r3, r0, #1
 80019ee:	d1f3      	bne.n	80019d8 <__sfputs_r+0xa>
 80019f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080019f4 <_vfiprintf_r>:
 80019f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019f6:	b0a1      	sub	sp, #132	; 0x84
 80019f8:	0006      	movs	r6, r0
 80019fa:	000c      	movs	r4, r1
 80019fc:	001f      	movs	r7, r3
 80019fe:	9203      	str	r2, [sp, #12]
 8001a00:	2800      	cmp	r0, #0
 8001a02:	d004      	beq.n	8001a0e <_vfiprintf_r+0x1a>
 8001a04:	6983      	ldr	r3, [r0, #24]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d101      	bne.n	8001a0e <_vfiprintf_r+0x1a>
 8001a0a:	f000 fcb3 	bl	8002374 <__sinit>
 8001a0e:	4b8e      	ldr	r3, [pc, #568]	; (8001c48 <_vfiprintf_r+0x254>)
 8001a10:	429c      	cmp	r4, r3
 8001a12:	d11c      	bne.n	8001a4e <_vfiprintf_r+0x5a>
 8001a14:	6874      	ldr	r4, [r6, #4]
 8001a16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001a18:	07db      	lsls	r3, r3, #31
 8001a1a:	d405      	bmi.n	8001a28 <_vfiprintf_r+0x34>
 8001a1c:	89a3      	ldrh	r3, [r4, #12]
 8001a1e:	059b      	lsls	r3, r3, #22
 8001a20:	d402      	bmi.n	8001a28 <_vfiprintf_r+0x34>
 8001a22:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001a24:	f000 fd47 	bl	80024b6 <__retarget_lock_acquire_recursive>
 8001a28:	89a3      	ldrh	r3, [r4, #12]
 8001a2a:	071b      	lsls	r3, r3, #28
 8001a2c:	d502      	bpl.n	8001a34 <_vfiprintf_r+0x40>
 8001a2e:	6923      	ldr	r3, [r4, #16]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d11d      	bne.n	8001a70 <_vfiprintf_r+0x7c>
 8001a34:	0021      	movs	r1, r4
 8001a36:	0030      	movs	r0, r6
 8001a38:	f000 faee 	bl	8002018 <__swsetup_r>
 8001a3c:	2800      	cmp	r0, #0
 8001a3e:	d017      	beq.n	8001a70 <_vfiprintf_r+0x7c>
 8001a40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001a42:	07db      	lsls	r3, r3, #31
 8001a44:	d50d      	bpl.n	8001a62 <_vfiprintf_r+0x6e>
 8001a46:	2001      	movs	r0, #1
 8001a48:	4240      	negs	r0, r0
 8001a4a:	b021      	add	sp, #132	; 0x84
 8001a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a4e:	4b7f      	ldr	r3, [pc, #508]	; (8001c4c <_vfiprintf_r+0x258>)
 8001a50:	429c      	cmp	r4, r3
 8001a52:	d101      	bne.n	8001a58 <_vfiprintf_r+0x64>
 8001a54:	68b4      	ldr	r4, [r6, #8]
 8001a56:	e7de      	b.n	8001a16 <_vfiprintf_r+0x22>
 8001a58:	4b7d      	ldr	r3, [pc, #500]	; (8001c50 <_vfiprintf_r+0x25c>)
 8001a5a:	429c      	cmp	r4, r3
 8001a5c:	d1db      	bne.n	8001a16 <_vfiprintf_r+0x22>
 8001a5e:	68f4      	ldr	r4, [r6, #12]
 8001a60:	e7d9      	b.n	8001a16 <_vfiprintf_r+0x22>
 8001a62:	89a3      	ldrh	r3, [r4, #12]
 8001a64:	059b      	lsls	r3, r3, #22
 8001a66:	d4ee      	bmi.n	8001a46 <_vfiprintf_r+0x52>
 8001a68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001a6a:	f000 fd25 	bl	80024b8 <__retarget_lock_release_recursive>
 8001a6e:	e7ea      	b.n	8001a46 <_vfiprintf_r+0x52>
 8001a70:	2300      	movs	r3, #0
 8001a72:	ad08      	add	r5, sp, #32
 8001a74:	616b      	str	r3, [r5, #20]
 8001a76:	3320      	adds	r3, #32
 8001a78:	766b      	strb	r3, [r5, #25]
 8001a7a:	3310      	adds	r3, #16
 8001a7c:	76ab      	strb	r3, [r5, #26]
 8001a7e:	9707      	str	r7, [sp, #28]
 8001a80:	9f03      	ldr	r7, [sp, #12]
 8001a82:	783b      	ldrb	r3, [r7, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <_vfiprintf_r+0x98>
 8001a88:	2b25      	cmp	r3, #37	; 0x25
 8001a8a:	d14e      	bne.n	8001b2a <_vfiprintf_r+0x136>
 8001a8c:	9b03      	ldr	r3, [sp, #12]
 8001a8e:	1afb      	subs	r3, r7, r3
 8001a90:	9305      	str	r3, [sp, #20]
 8001a92:	9b03      	ldr	r3, [sp, #12]
 8001a94:	429f      	cmp	r7, r3
 8001a96:	d00d      	beq.n	8001ab4 <_vfiprintf_r+0xc0>
 8001a98:	9b05      	ldr	r3, [sp, #20]
 8001a9a:	0021      	movs	r1, r4
 8001a9c:	0030      	movs	r0, r6
 8001a9e:	9a03      	ldr	r2, [sp, #12]
 8001aa0:	f7ff ff95 	bl	80019ce <__sfputs_r>
 8001aa4:	1c43      	adds	r3, r0, #1
 8001aa6:	d100      	bne.n	8001aaa <_vfiprintf_r+0xb6>
 8001aa8:	e0b5      	b.n	8001c16 <_vfiprintf_r+0x222>
 8001aaa:	696a      	ldr	r2, [r5, #20]
 8001aac:	9b05      	ldr	r3, [sp, #20]
 8001aae:	4694      	mov	ip, r2
 8001ab0:	4463      	add	r3, ip
 8001ab2:	616b      	str	r3, [r5, #20]
 8001ab4:	783b      	ldrb	r3, [r7, #0]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d100      	bne.n	8001abc <_vfiprintf_r+0xc8>
 8001aba:	e0ac      	b.n	8001c16 <_vfiprintf_r+0x222>
 8001abc:	2201      	movs	r2, #1
 8001abe:	1c7b      	adds	r3, r7, #1
 8001ac0:	9303      	str	r3, [sp, #12]
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	4252      	negs	r2, r2
 8001ac6:	606a      	str	r2, [r5, #4]
 8001ac8:	a904      	add	r1, sp, #16
 8001aca:	3254      	adds	r2, #84	; 0x54
 8001acc:	1852      	adds	r2, r2, r1
 8001ace:	602b      	str	r3, [r5, #0]
 8001ad0:	60eb      	str	r3, [r5, #12]
 8001ad2:	60ab      	str	r3, [r5, #8]
 8001ad4:	7013      	strb	r3, [r2, #0]
 8001ad6:	65ab      	str	r3, [r5, #88]	; 0x58
 8001ad8:	9b03      	ldr	r3, [sp, #12]
 8001ada:	2205      	movs	r2, #5
 8001adc:	7819      	ldrb	r1, [r3, #0]
 8001ade:	485d      	ldr	r0, [pc, #372]	; (8001c54 <_vfiprintf_r+0x260>)
 8001ae0:	f000 fd58 	bl	8002594 <memchr>
 8001ae4:	9b03      	ldr	r3, [sp, #12]
 8001ae6:	1c5f      	adds	r7, r3, #1
 8001ae8:	2800      	cmp	r0, #0
 8001aea:	d120      	bne.n	8001b2e <_vfiprintf_r+0x13a>
 8001aec:	682a      	ldr	r2, [r5, #0]
 8001aee:	06d3      	lsls	r3, r2, #27
 8001af0:	d504      	bpl.n	8001afc <_vfiprintf_r+0x108>
 8001af2:	2353      	movs	r3, #83	; 0x53
 8001af4:	a904      	add	r1, sp, #16
 8001af6:	185b      	adds	r3, r3, r1
 8001af8:	2120      	movs	r1, #32
 8001afa:	7019      	strb	r1, [r3, #0]
 8001afc:	0713      	lsls	r3, r2, #28
 8001afe:	d504      	bpl.n	8001b0a <_vfiprintf_r+0x116>
 8001b00:	2353      	movs	r3, #83	; 0x53
 8001b02:	a904      	add	r1, sp, #16
 8001b04:	185b      	adds	r3, r3, r1
 8001b06:	212b      	movs	r1, #43	; 0x2b
 8001b08:	7019      	strb	r1, [r3, #0]
 8001b0a:	9b03      	ldr	r3, [sp, #12]
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b2a      	cmp	r3, #42	; 0x2a
 8001b10:	d016      	beq.n	8001b40 <_vfiprintf_r+0x14c>
 8001b12:	2100      	movs	r1, #0
 8001b14:	68eb      	ldr	r3, [r5, #12]
 8001b16:	9f03      	ldr	r7, [sp, #12]
 8001b18:	783a      	ldrb	r2, [r7, #0]
 8001b1a:	1c78      	adds	r0, r7, #1
 8001b1c:	3a30      	subs	r2, #48	; 0x30
 8001b1e:	4684      	mov	ip, r0
 8001b20:	2a09      	cmp	r2, #9
 8001b22:	d94f      	bls.n	8001bc4 <_vfiprintf_r+0x1d0>
 8001b24:	2900      	cmp	r1, #0
 8001b26:	d111      	bne.n	8001b4c <_vfiprintf_r+0x158>
 8001b28:	e017      	b.n	8001b5a <_vfiprintf_r+0x166>
 8001b2a:	3701      	adds	r7, #1
 8001b2c:	e7a9      	b.n	8001a82 <_vfiprintf_r+0x8e>
 8001b2e:	4b49      	ldr	r3, [pc, #292]	; (8001c54 <_vfiprintf_r+0x260>)
 8001b30:	682a      	ldr	r2, [r5, #0]
 8001b32:	1ac0      	subs	r0, r0, r3
 8001b34:	2301      	movs	r3, #1
 8001b36:	4083      	lsls	r3, r0
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	602b      	str	r3, [r5, #0]
 8001b3c:	9703      	str	r7, [sp, #12]
 8001b3e:	e7cb      	b.n	8001ad8 <_vfiprintf_r+0xe4>
 8001b40:	9b07      	ldr	r3, [sp, #28]
 8001b42:	1d19      	adds	r1, r3, #4
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	9107      	str	r1, [sp, #28]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	db01      	blt.n	8001b50 <_vfiprintf_r+0x15c>
 8001b4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8001b4e:	e004      	b.n	8001b5a <_vfiprintf_r+0x166>
 8001b50:	425b      	negs	r3, r3
 8001b52:	60eb      	str	r3, [r5, #12]
 8001b54:	2302      	movs	r3, #2
 8001b56:	4313      	orrs	r3, r2
 8001b58:	602b      	str	r3, [r5, #0]
 8001b5a:	783b      	ldrb	r3, [r7, #0]
 8001b5c:	2b2e      	cmp	r3, #46	; 0x2e
 8001b5e:	d10a      	bne.n	8001b76 <_vfiprintf_r+0x182>
 8001b60:	787b      	ldrb	r3, [r7, #1]
 8001b62:	2b2a      	cmp	r3, #42	; 0x2a
 8001b64:	d137      	bne.n	8001bd6 <_vfiprintf_r+0x1e2>
 8001b66:	9b07      	ldr	r3, [sp, #28]
 8001b68:	3702      	adds	r7, #2
 8001b6a:	1d1a      	adds	r2, r3, #4
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	9207      	str	r2, [sp, #28]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	db2d      	blt.n	8001bd0 <_vfiprintf_r+0x1dc>
 8001b74:	9309      	str	r3, [sp, #36]	; 0x24
 8001b76:	2203      	movs	r2, #3
 8001b78:	7839      	ldrb	r1, [r7, #0]
 8001b7a:	4837      	ldr	r0, [pc, #220]	; (8001c58 <_vfiprintf_r+0x264>)
 8001b7c:	f000 fd0a 	bl	8002594 <memchr>
 8001b80:	2800      	cmp	r0, #0
 8001b82:	d007      	beq.n	8001b94 <_vfiprintf_r+0x1a0>
 8001b84:	4b34      	ldr	r3, [pc, #208]	; (8001c58 <_vfiprintf_r+0x264>)
 8001b86:	682a      	ldr	r2, [r5, #0]
 8001b88:	1ac0      	subs	r0, r0, r3
 8001b8a:	2340      	movs	r3, #64	; 0x40
 8001b8c:	4083      	lsls	r3, r0
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	3701      	adds	r7, #1
 8001b92:	602b      	str	r3, [r5, #0]
 8001b94:	7839      	ldrb	r1, [r7, #0]
 8001b96:	1c7b      	adds	r3, r7, #1
 8001b98:	2206      	movs	r2, #6
 8001b9a:	4830      	ldr	r0, [pc, #192]	; (8001c5c <_vfiprintf_r+0x268>)
 8001b9c:	9303      	str	r3, [sp, #12]
 8001b9e:	7629      	strb	r1, [r5, #24]
 8001ba0:	f000 fcf8 	bl	8002594 <memchr>
 8001ba4:	2800      	cmp	r0, #0
 8001ba6:	d045      	beq.n	8001c34 <_vfiprintf_r+0x240>
 8001ba8:	4b2d      	ldr	r3, [pc, #180]	; (8001c60 <_vfiprintf_r+0x26c>)
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d127      	bne.n	8001bfe <_vfiprintf_r+0x20a>
 8001bae:	2207      	movs	r2, #7
 8001bb0:	9b07      	ldr	r3, [sp, #28]
 8001bb2:	3307      	adds	r3, #7
 8001bb4:	4393      	bics	r3, r2
 8001bb6:	3308      	adds	r3, #8
 8001bb8:	9307      	str	r3, [sp, #28]
 8001bba:	696b      	ldr	r3, [r5, #20]
 8001bbc:	9a04      	ldr	r2, [sp, #16]
 8001bbe:	189b      	adds	r3, r3, r2
 8001bc0:	616b      	str	r3, [r5, #20]
 8001bc2:	e75d      	b.n	8001a80 <_vfiprintf_r+0x8c>
 8001bc4:	210a      	movs	r1, #10
 8001bc6:	434b      	muls	r3, r1
 8001bc8:	4667      	mov	r7, ip
 8001bca:	189b      	adds	r3, r3, r2
 8001bcc:	3909      	subs	r1, #9
 8001bce:	e7a3      	b.n	8001b18 <_vfiprintf_r+0x124>
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	425b      	negs	r3, r3
 8001bd4:	e7ce      	b.n	8001b74 <_vfiprintf_r+0x180>
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	001a      	movs	r2, r3
 8001bda:	3701      	adds	r7, #1
 8001bdc:	606b      	str	r3, [r5, #4]
 8001bde:	7839      	ldrb	r1, [r7, #0]
 8001be0:	1c78      	adds	r0, r7, #1
 8001be2:	3930      	subs	r1, #48	; 0x30
 8001be4:	4684      	mov	ip, r0
 8001be6:	2909      	cmp	r1, #9
 8001be8:	d903      	bls.n	8001bf2 <_vfiprintf_r+0x1fe>
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0c3      	beq.n	8001b76 <_vfiprintf_r+0x182>
 8001bee:	9209      	str	r2, [sp, #36]	; 0x24
 8001bf0:	e7c1      	b.n	8001b76 <_vfiprintf_r+0x182>
 8001bf2:	230a      	movs	r3, #10
 8001bf4:	435a      	muls	r2, r3
 8001bf6:	4667      	mov	r7, ip
 8001bf8:	1852      	adds	r2, r2, r1
 8001bfa:	3b09      	subs	r3, #9
 8001bfc:	e7ef      	b.n	8001bde <_vfiprintf_r+0x1ea>
 8001bfe:	ab07      	add	r3, sp, #28
 8001c00:	9300      	str	r3, [sp, #0]
 8001c02:	0022      	movs	r2, r4
 8001c04:	0029      	movs	r1, r5
 8001c06:	0030      	movs	r0, r6
 8001c08:	4b16      	ldr	r3, [pc, #88]	; (8001c64 <_vfiprintf_r+0x270>)
 8001c0a:	e000      	b.n	8001c0e <_vfiprintf_r+0x21a>
 8001c0c:	bf00      	nop
 8001c0e:	9004      	str	r0, [sp, #16]
 8001c10:	9b04      	ldr	r3, [sp, #16]
 8001c12:	3301      	adds	r3, #1
 8001c14:	d1d1      	bne.n	8001bba <_vfiprintf_r+0x1c6>
 8001c16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001c18:	07db      	lsls	r3, r3, #31
 8001c1a:	d405      	bmi.n	8001c28 <_vfiprintf_r+0x234>
 8001c1c:	89a3      	ldrh	r3, [r4, #12]
 8001c1e:	059b      	lsls	r3, r3, #22
 8001c20:	d402      	bmi.n	8001c28 <_vfiprintf_r+0x234>
 8001c22:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001c24:	f000 fc48 	bl	80024b8 <__retarget_lock_release_recursive>
 8001c28:	89a3      	ldrh	r3, [r4, #12]
 8001c2a:	065b      	lsls	r3, r3, #25
 8001c2c:	d500      	bpl.n	8001c30 <_vfiprintf_r+0x23c>
 8001c2e:	e70a      	b.n	8001a46 <_vfiprintf_r+0x52>
 8001c30:	980d      	ldr	r0, [sp, #52]	; 0x34
 8001c32:	e70a      	b.n	8001a4a <_vfiprintf_r+0x56>
 8001c34:	ab07      	add	r3, sp, #28
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	0022      	movs	r2, r4
 8001c3a:	0029      	movs	r1, r5
 8001c3c:	0030      	movs	r0, r6
 8001c3e:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <_vfiprintf_r+0x270>)
 8001c40:	f000 f882 	bl	8001d48 <_printf_i>
 8001c44:	e7e3      	b.n	8001c0e <_vfiprintf_r+0x21a>
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	08002b48 	.word	0x08002b48
 8001c4c:	08002b68 	.word	0x08002b68
 8001c50:	08002b28 	.word	0x08002b28
 8001c54:	08002af4 	.word	0x08002af4
 8001c58:	08002afa 	.word	0x08002afa
 8001c5c:	08002afe 	.word	0x08002afe
 8001c60:	00000000 	.word	0x00000000
 8001c64:	080019cf 	.word	0x080019cf

08001c68 <_printf_common>:
 8001c68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001c6a:	0015      	movs	r5, r2
 8001c6c:	9301      	str	r3, [sp, #4]
 8001c6e:	688a      	ldr	r2, [r1, #8]
 8001c70:	690b      	ldr	r3, [r1, #16]
 8001c72:	000c      	movs	r4, r1
 8001c74:	9000      	str	r0, [sp, #0]
 8001c76:	4293      	cmp	r3, r2
 8001c78:	da00      	bge.n	8001c7c <_printf_common+0x14>
 8001c7a:	0013      	movs	r3, r2
 8001c7c:	0022      	movs	r2, r4
 8001c7e:	602b      	str	r3, [r5, #0]
 8001c80:	3243      	adds	r2, #67	; 0x43
 8001c82:	7812      	ldrb	r2, [r2, #0]
 8001c84:	2a00      	cmp	r2, #0
 8001c86:	d001      	beq.n	8001c8c <_printf_common+0x24>
 8001c88:	3301      	adds	r3, #1
 8001c8a:	602b      	str	r3, [r5, #0]
 8001c8c:	6823      	ldr	r3, [r4, #0]
 8001c8e:	069b      	lsls	r3, r3, #26
 8001c90:	d502      	bpl.n	8001c98 <_printf_common+0x30>
 8001c92:	682b      	ldr	r3, [r5, #0]
 8001c94:	3302      	adds	r3, #2
 8001c96:	602b      	str	r3, [r5, #0]
 8001c98:	6822      	ldr	r2, [r4, #0]
 8001c9a:	2306      	movs	r3, #6
 8001c9c:	0017      	movs	r7, r2
 8001c9e:	401f      	ands	r7, r3
 8001ca0:	421a      	tst	r2, r3
 8001ca2:	d027      	beq.n	8001cf4 <_printf_common+0x8c>
 8001ca4:	0023      	movs	r3, r4
 8001ca6:	3343      	adds	r3, #67	; 0x43
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	1e5a      	subs	r2, r3, #1
 8001cac:	4193      	sbcs	r3, r2
 8001cae:	6822      	ldr	r2, [r4, #0]
 8001cb0:	0692      	lsls	r2, r2, #26
 8001cb2:	d430      	bmi.n	8001d16 <_printf_common+0xae>
 8001cb4:	0022      	movs	r2, r4
 8001cb6:	9901      	ldr	r1, [sp, #4]
 8001cb8:	9800      	ldr	r0, [sp, #0]
 8001cba:	9e08      	ldr	r6, [sp, #32]
 8001cbc:	3243      	adds	r2, #67	; 0x43
 8001cbe:	47b0      	blx	r6
 8001cc0:	1c43      	adds	r3, r0, #1
 8001cc2:	d025      	beq.n	8001d10 <_printf_common+0xa8>
 8001cc4:	2306      	movs	r3, #6
 8001cc6:	6820      	ldr	r0, [r4, #0]
 8001cc8:	682a      	ldr	r2, [r5, #0]
 8001cca:	68e1      	ldr	r1, [r4, #12]
 8001ccc:	2500      	movs	r5, #0
 8001cce:	4003      	ands	r3, r0
 8001cd0:	2b04      	cmp	r3, #4
 8001cd2:	d103      	bne.n	8001cdc <_printf_common+0x74>
 8001cd4:	1a8d      	subs	r5, r1, r2
 8001cd6:	43eb      	mvns	r3, r5
 8001cd8:	17db      	asrs	r3, r3, #31
 8001cda:	401d      	ands	r5, r3
 8001cdc:	68a3      	ldr	r3, [r4, #8]
 8001cde:	6922      	ldr	r2, [r4, #16]
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	dd01      	ble.n	8001ce8 <_printf_common+0x80>
 8001ce4:	1a9b      	subs	r3, r3, r2
 8001ce6:	18ed      	adds	r5, r5, r3
 8001ce8:	2700      	movs	r7, #0
 8001cea:	42bd      	cmp	r5, r7
 8001cec:	d120      	bne.n	8001d30 <_printf_common+0xc8>
 8001cee:	2000      	movs	r0, #0
 8001cf0:	e010      	b.n	8001d14 <_printf_common+0xac>
 8001cf2:	3701      	adds	r7, #1
 8001cf4:	68e3      	ldr	r3, [r4, #12]
 8001cf6:	682a      	ldr	r2, [r5, #0]
 8001cf8:	1a9b      	subs	r3, r3, r2
 8001cfa:	42bb      	cmp	r3, r7
 8001cfc:	ddd2      	ble.n	8001ca4 <_printf_common+0x3c>
 8001cfe:	0022      	movs	r2, r4
 8001d00:	2301      	movs	r3, #1
 8001d02:	9901      	ldr	r1, [sp, #4]
 8001d04:	9800      	ldr	r0, [sp, #0]
 8001d06:	9e08      	ldr	r6, [sp, #32]
 8001d08:	3219      	adds	r2, #25
 8001d0a:	47b0      	blx	r6
 8001d0c:	1c43      	adds	r3, r0, #1
 8001d0e:	d1f0      	bne.n	8001cf2 <_printf_common+0x8a>
 8001d10:	2001      	movs	r0, #1
 8001d12:	4240      	negs	r0, r0
 8001d14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001d16:	2030      	movs	r0, #48	; 0x30
 8001d18:	18e1      	adds	r1, r4, r3
 8001d1a:	3143      	adds	r1, #67	; 0x43
 8001d1c:	7008      	strb	r0, [r1, #0]
 8001d1e:	0021      	movs	r1, r4
 8001d20:	1c5a      	adds	r2, r3, #1
 8001d22:	3145      	adds	r1, #69	; 0x45
 8001d24:	7809      	ldrb	r1, [r1, #0]
 8001d26:	18a2      	adds	r2, r4, r2
 8001d28:	3243      	adds	r2, #67	; 0x43
 8001d2a:	3302      	adds	r3, #2
 8001d2c:	7011      	strb	r1, [r2, #0]
 8001d2e:	e7c1      	b.n	8001cb4 <_printf_common+0x4c>
 8001d30:	0022      	movs	r2, r4
 8001d32:	2301      	movs	r3, #1
 8001d34:	9901      	ldr	r1, [sp, #4]
 8001d36:	9800      	ldr	r0, [sp, #0]
 8001d38:	9e08      	ldr	r6, [sp, #32]
 8001d3a:	321a      	adds	r2, #26
 8001d3c:	47b0      	blx	r6
 8001d3e:	1c43      	adds	r3, r0, #1
 8001d40:	d0e6      	beq.n	8001d10 <_printf_common+0xa8>
 8001d42:	3701      	adds	r7, #1
 8001d44:	e7d1      	b.n	8001cea <_printf_common+0x82>
	...

08001d48 <_printf_i>:
 8001d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d4a:	b08b      	sub	sp, #44	; 0x2c
 8001d4c:	9206      	str	r2, [sp, #24]
 8001d4e:	000a      	movs	r2, r1
 8001d50:	3243      	adds	r2, #67	; 0x43
 8001d52:	9307      	str	r3, [sp, #28]
 8001d54:	9005      	str	r0, [sp, #20]
 8001d56:	9204      	str	r2, [sp, #16]
 8001d58:	7e0a      	ldrb	r2, [r1, #24]
 8001d5a:	000c      	movs	r4, r1
 8001d5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8001d5e:	2a78      	cmp	r2, #120	; 0x78
 8001d60:	d807      	bhi.n	8001d72 <_printf_i+0x2a>
 8001d62:	2a62      	cmp	r2, #98	; 0x62
 8001d64:	d809      	bhi.n	8001d7a <_printf_i+0x32>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <_printf_i+0x24>
 8001d6a:	e0c1      	b.n	8001ef0 <_printf_i+0x1a8>
 8001d6c:	2a58      	cmp	r2, #88	; 0x58
 8001d6e:	d100      	bne.n	8001d72 <_printf_i+0x2a>
 8001d70:	e08c      	b.n	8001e8c <_printf_i+0x144>
 8001d72:	0026      	movs	r6, r4
 8001d74:	3642      	adds	r6, #66	; 0x42
 8001d76:	7032      	strb	r2, [r6, #0]
 8001d78:	e022      	b.n	8001dc0 <_printf_i+0x78>
 8001d7a:	0010      	movs	r0, r2
 8001d7c:	3863      	subs	r0, #99	; 0x63
 8001d7e:	2815      	cmp	r0, #21
 8001d80:	d8f7      	bhi.n	8001d72 <_printf_i+0x2a>
 8001d82:	f7fe f9bf 	bl	8000104 <__gnu_thumb1_case_shi>
 8001d86:	0016      	.short	0x0016
 8001d88:	fff6001f 	.word	0xfff6001f
 8001d8c:	fff6fff6 	.word	0xfff6fff6
 8001d90:	001ffff6 	.word	0x001ffff6
 8001d94:	fff6fff6 	.word	0xfff6fff6
 8001d98:	fff6fff6 	.word	0xfff6fff6
 8001d9c:	003600a8 	.word	0x003600a8
 8001da0:	fff6009a 	.word	0xfff6009a
 8001da4:	00b9fff6 	.word	0x00b9fff6
 8001da8:	0036fff6 	.word	0x0036fff6
 8001dac:	fff6fff6 	.word	0xfff6fff6
 8001db0:	009e      	.short	0x009e
 8001db2:	0026      	movs	r6, r4
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	3642      	adds	r6, #66	; 0x42
 8001db8:	1d11      	adds	r1, r2, #4
 8001dba:	6019      	str	r1, [r3, #0]
 8001dbc:	6813      	ldr	r3, [r2, #0]
 8001dbe:	7033      	strb	r3, [r6, #0]
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e0a7      	b.n	8001f14 <_printf_i+0x1cc>
 8001dc4:	6808      	ldr	r0, [r1, #0]
 8001dc6:	6819      	ldr	r1, [r3, #0]
 8001dc8:	1d0a      	adds	r2, r1, #4
 8001dca:	0605      	lsls	r5, r0, #24
 8001dcc:	d50b      	bpl.n	8001de6 <_printf_i+0x9e>
 8001dce:	680d      	ldr	r5, [r1, #0]
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	2d00      	cmp	r5, #0
 8001dd4:	da03      	bge.n	8001dde <_printf_i+0x96>
 8001dd6:	232d      	movs	r3, #45	; 0x2d
 8001dd8:	9a04      	ldr	r2, [sp, #16]
 8001dda:	426d      	negs	r5, r5
 8001ddc:	7013      	strb	r3, [r2, #0]
 8001dde:	4b61      	ldr	r3, [pc, #388]	; (8001f64 <_printf_i+0x21c>)
 8001de0:	270a      	movs	r7, #10
 8001de2:	9303      	str	r3, [sp, #12]
 8001de4:	e01b      	b.n	8001e1e <_printf_i+0xd6>
 8001de6:	680d      	ldr	r5, [r1, #0]
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	0641      	lsls	r1, r0, #25
 8001dec:	d5f1      	bpl.n	8001dd2 <_printf_i+0x8a>
 8001dee:	b22d      	sxth	r5, r5
 8001df0:	e7ef      	b.n	8001dd2 <_printf_i+0x8a>
 8001df2:	680d      	ldr	r5, [r1, #0]
 8001df4:	6819      	ldr	r1, [r3, #0]
 8001df6:	1d08      	adds	r0, r1, #4
 8001df8:	6018      	str	r0, [r3, #0]
 8001dfa:	062e      	lsls	r6, r5, #24
 8001dfc:	d501      	bpl.n	8001e02 <_printf_i+0xba>
 8001dfe:	680d      	ldr	r5, [r1, #0]
 8001e00:	e003      	b.n	8001e0a <_printf_i+0xc2>
 8001e02:	066d      	lsls	r5, r5, #25
 8001e04:	d5fb      	bpl.n	8001dfe <_printf_i+0xb6>
 8001e06:	680d      	ldr	r5, [r1, #0]
 8001e08:	b2ad      	uxth	r5, r5
 8001e0a:	4b56      	ldr	r3, [pc, #344]	; (8001f64 <_printf_i+0x21c>)
 8001e0c:	2708      	movs	r7, #8
 8001e0e:	9303      	str	r3, [sp, #12]
 8001e10:	2a6f      	cmp	r2, #111	; 0x6f
 8001e12:	d000      	beq.n	8001e16 <_printf_i+0xce>
 8001e14:	3702      	adds	r7, #2
 8001e16:	0023      	movs	r3, r4
 8001e18:	2200      	movs	r2, #0
 8001e1a:	3343      	adds	r3, #67	; 0x43
 8001e1c:	701a      	strb	r2, [r3, #0]
 8001e1e:	6863      	ldr	r3, [r4, #4]
 8001e20:	60a3      	str	r3, [r4, #8]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	db03      	blt.n	8001e2e <_printf_i+0xe6>
 8001e26:	2204      	movs	r2, #4
 8001e28:	6821      	ldr	r1, [r4, #0]
 8001e2a:	4391      	bics	r1, r2
 8001e2c:	6021      	str	r1, [r4, #0]
 8001e2e:	2d00      	cmp	r5, #0
 8001e30:	d102      	bne.n	8001e38 <_printf_i+0xf0>
 8001e32:	9e04      	ldr	r6, [sp, #16]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d00c      	beq.n	8001e52 <_printf_i+0x10a>
 8001e38:	9e04      	ldr	r6, [sp, #16]
 8001e3a:	0028      	movs	r0, r5
 8001e3c:	0039      	movs	r1, r7
 8001e3e:	f7fe f9f1 	bl	8000224 <__aeabi_uidivmod>
 8001e42:	9b03      	ldr	r3, [sp, #12]
 8001e44:	3e01      	subs	r6, #1
 8001e46:	5c5b      	ldrb	r3, [r3, r1]
 8001e48:	7033      	strb	r3, [r6, #0]
 8001e4a:	002b      	movs	r3, r5
 8001e4c:	0005      	movs	r5, r0
 8001e4e:	429f      	cmp	r7, r3
 8001e50:	d9f3      	bls.n	8001e3a <_printf_i+0xf2>
 8001e52:	2f08      	cmp	r7, #8
 8001e54:	d109      	bne.n	8001e6a <_printf_i+0x122>
 8001e56:	6823      	ldr	r3, [r4, #0]
 8001e58:	07db      	lsls	r3, r3, #31
 8001e5a:	d506      	bpl.n	8001e6a <_printf_i+0x122>
 8001e5c:	6863      	ldr	r3, [r4, #4]
 8001e5e:	6922      	ldr	r2, [r4, #16]
 8001e60:	4293      	cmp	r3, r2
 8001e62:	dc02      	bgt.n	8001e6a <_printf_i+0x122>
 8001e64:	2330      	movs	r3, #48	; 0x30
 8001e66:	3e01      	subs	r6, #1
 8001e68:	7033      	strb	r3, [r6, #0]
 8001e6a:	9b04      	ldr	r3, [sp, #16]
 8001e6c:	1b9b      	subs	r3, r3, r6
 8001e6e:	6123      	str	r3, [r4, #16]
 8001e70:	9b07      	ldr	r3, [sp, #28]
 8001e72:	0021      	movs	r1, r4
 8001e74:	9300      	str	r3, [sp, #0]
 8001e76:	9805      	ldr	r0, [sp, #20]
 8001e78:	9b06      	ldr	r3, [sp, #24]
 8001e7a:	aa09      	add	r2, sp, #36	; 0x24
 8001e7c:	f7ff fef4 	bl	8001c68 <_printf_common>
 8001e80:	1c43      	adds	r3, r0, #1
 8001e82:	d14c      	bne.n	8001f1e <_printf_i+0x1d6>
 8001e84:	2001      	movs	r0, #1
 8001e86:	4240      	negs	r0, r0
 8001e88:	b00b      	add	sp, #44	; 0x2c
 8001e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e8c:	3145      	adds	r1, #69	; 0x45
 8001e8e:	700a      	strb	r2, [r1, #0]
 8001e90:	4a34      	ldr	r2, [pc, #208]	; (8001f64 <_printf_i+0x21c>)
 8001e92:	9203      	str	r2, [sp, #12]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	6821      	ldr	r1, [r4, #0]
 8001e98:	ca20      	ldmia	r2!, {r5}
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	0608      	lsls	r0, r1, #24
 8001e9e:	d516      	bpl.n	8001ece <_printf_i+0x186>
 8001ea0:	07cb      	lsls	r3, r1, #31
 8001ea2:	d502      	bpl.n	8001eaa <_printf_i+0x162>
 8001ea4:	2320      	movs	r3, #32
 8001ea6:	4319      	orrs	r1, r3
 8001ea8:	6021      	str	r1, [r4, #0]
 8001eaa:	2710      	movs	r7, #16
 8001eac:	2d00      	cmp	r5, #0
 8001eae:	d1b2      	bne.n	8001e16 <_printf_i+0xce>
 8001eb0:	2320      	movs	r3, #32
 8001eb2:	6822      	ldr	r2, [r4, #0]
 8001eb4:	439a      	bics	r2, r3
 8001eb6:	6022      	str	r2, [r4, #0]
 8001eb8:	e7ad      	b.n	8001e16 <_printf_i+0xce>
 8001eba:	2220      	movs	r2, #32
 8001ebc:	6809      	ldr	r1, [r1, #0]
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	6022      	str	r2, [r4, #0]
 8001ec2:	0022      	movs	r2, r4
 8001ec4:	2178      	movs	r1, #120	; 0x78
 8001ec6:	3245      	adds	r2, #69	; 0x45
 8001ec8:	7011      	strb	r1, [r2, #0]
 8001eca:	4a27      	ldr	r2, [pc, #156]	; (8001f68 <_printf_i+0x220>)
 8001ecc:	e7e1      	b.n	8001e92 <_printf_i+0x14a>
 8001ece:	0648      	lsls	r0, r1, #25
 8001ed0:	d5e6      	bpl.n	8001ea0 <_printf_i+0x158>
 8001ed2:	b2ad      	uxth	r5, r5
 8001ed4:	e7e4      	b.n	8001ea0 <_printf_i+0x158>
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	680d      	ldr	r5, [r1, #0]
 8001eda:	1d10      	adds	r0, r2, #4
 8001edc:	6949      	ldr	r1, [r1, #20]
 8001ede:	6018      	str	r0, [r3, #0]
 8001ee0:	6813      	ldr	r3, [r2, #0]
 8001ee2:	062e      	lsls	r6, r5, #24
 8001ee4:	d501      	bpl.n	8001eea <_printf_i+0x1a2>
 8001ee6:	6019      	str	r1, [r3, #0]
 8001ee8:	e002      	b.n	8001ef0 <_printf_i+0x1a8>
 8001eea:	066d      	lsls	r5, r5, #25
 8001eec:	d5fb      	bpl.n	8001ee6 <_printf_i+0x19e>
 8001eee:	8019      	strh	r1, [r3, #0]
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	9e04      	ldr	r6, [sp, #16]
 8001ef4:	6123      	str	r3, [r4, #16]
 8001ef6:	e7bb      	b.n	8001e70 <_printf_i+0x128>
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	1d11      	adds	r1, r2, #4
 8001efc:	6019      	str	r1, [r3, #0]
 8001efe:	6816      	ldr	r6, [r2, #0]
 8001f00:	2100      	movs	r1, #0
 8001f02:	0030      	movs	r0, r6
 8001f04:	6862      	ldr	r2, [r4, #4]
 8001f06:	f000 fb45 	bl	8002594 <memchr>
 8001f0a:	2800      	cmp	r0, #0
 8001f0c:	d001      	beq.n	8001f12 <_printf_i+0x1ca>
 8001f0e:	1b80      	subs	r0, r0, r6
 8001f10:	6060      	str	r0, [r4, #4]
 8001f12:	6863      	ldr	r3, [r4, #4]
 8001f14:	6123      	str	r3, [r4, #16]
 8001f16:	2300      	movs	r3, #0
 8001f18:	9a04      	ldr	r2, [sp, #16]
 8001f1a:	7013      	strb	r3, [r2, #0]
 8001f1c:	e7a8      	b.n	8001e70 <_printf_i+0x128>
 8001f1e:	6923      	ldr	r3, [r4, #16]
 8001f20:	0032      	movs	r2, r6
 8001f22:	9906      	ldr	r1, [sp, #24]
 8001f24:	9805      	ldr	r0, [sp, #20]
 8001f26:	9d07      	ldr	r5, [sp, #28]
 8001f28:	47a8      	blx	r5
 8001f2a:	1c43      	adds	r3, r0, #1
 8001f2c:	d0aa      	beq.n	8001e84 <_printf_i+0x13c>
 8001f2e:	6823      	ldr	r3, [r4, #0]
 8001f30:	079b      	lsls	r3, r3, #30
 8001f32:	d415      	bmi.n	8001f60 <_printf_i+0x218>
 8001f34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001f36:	68e0      	ldr	r0, [r4, #12]
 8001f38:	4298      	cmp	r0, r3
 8001f3a:	daa5      	bge.n	8001e88 <_printf_i+0x140>
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	e7a3      	b.n	8001e88 <_printf_i+0x140>
 8001f40:	0022      	movs	r2, r4
 8001f42:	2301      	movs	r3, #1
 8001f44:	9906      	ldr	r1, [sp, #24]
 8001f46:	9805      	ldr	r0, [sp, #20]
 8001f48:	9e07      	ldr	r6, [sp, #28]
 8001f4a:	3219      	adds	r2, #25
 8001f4c:	47b0      	blx	r6
 8001f4e:	1c43      	adds	r3, r0, #1
 8001f50:	d098      	beq.n	8001e84 <_printf_i+0x13c>
 8001f52:	3501      	adds	r5, #1
 8001f54:	68e3      	ldr	r3, [r4, #12]
 8001f56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001f58:	1a9b      	subs	r3, r3, r2
 8001f5a:	42ab      	cmp	r3, r5
 8001f5c:	dcf0      	bgt.n	8001f40 <_printf_i+0x1f8>
 8001f5e:	e7e9      	b.n	8001f34 <_printf_i+0x1ec>
 8001f60:	2500      	movs	r5, #0
 8001f62:	e7f7      	b.n	8001f54 <_printf_i+0x20c>
 8001f64:	08002b05 	.word	0x08002b05
 8001f68:	08002b16 	.word	0x08002b16

08001f6c <__swbuf_r>:
 8001f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f6e:	0005      	movs	r5, r0
 8001f70:	000e      	movs	r6, r1
 8001f72:	0014      	movs	r4, r2
 8001f74:	2800      	cmp	r0, #0
 8001f76:	d004      	beq.n	8001f82 <__swbuf_r+0x16>
 8001f78:	6983      	ldr	r3, [r0, #24]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <__swbuf_r+0x16>
 8001f7e:	f000 f9f9 	bl	8002374 <__sinit>
 8001f82:	4b22      	ldr	r3, [pc, #136]	; (800200c <__swbuf_r+0xa0>)
 8001f84:	429c      	cmp	r4, r3
 8001f86:	d12e      	bne.n	8001fe6 <__swbuf_r+0x7a>
 8001f88:	686c      	ldr	r4, [r5, #4]
 8001f8a:	69a3      	ldr	r3, [r4, #24]
 8001f8c:	60a3      	str	r3, [r4, #8]
 8001f8e:	89a3      	ldrh	r3, [r4, #12]
 8001f90:	071b      	lsls	r3, r3, #28
 8001f92:	d532      	bpl.n	8001ffa <__swbuf_r+0x8e>
 8001f94:	6923      	ldr	r3, [r4, #16]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d02f      	beq.n	8001ffa <__swbuf_r+0x8e>
 8001f9a:	6823      	ldr	r3, [r4, #0]
 8001f9c:	6922      	ldr	r2, [r4, #16]
 8001f9e:	b2f7      	uxtb	r7, r6
 8001fa0:	1a98      	subs	r0, r3, r2
 8001fa2:	6963      	ldr	r3, [r4, #20]
 8001fa4:	b2f6      	uxtb	r6, r6
 8001fa6:	4283      	cmp	r3, r0
 8001fa8:	dc05      	bgt.n	8001fb6 <__swbuf_r+0x4a>
 8001faa:	0021      	movs	r1, r4
 8001fac:	0028      	movs	r0, r5
 8001fae:	f000 f93f 	bl	8002230 <_fflush_r>
 8001fb2:	2800      	cmp	r0, #0
 8001fb4:	d127      	bne.n	8002006 <__swbuf_r+0x9a>
 8001fb6:	68a3      	ldr	r3, [r4, #8]
 8001fb8:	3001      	adds	r0, #1
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	60a3      	str	r3, [r4, #8]
 8001fbe:	6823      	ldr	r3, [r4, #0]
 8001fc0:	1c5a      	adds	r2, r3, #1
 8001fc2:	6022      	str	r2, [r4, #0]
 8001fc4:	701f      	strb	r7, [r3, #0]
 8001fc6:	6963      	ldr	r3, [r4, #20]
 8001fc8:	4283      	cmp	r3, r0
 8001fca:	d004      	beq.n	8001fd6 <__swbuf_r+0x6a>
 8001fcc:	89a3      	ldrh	r3, [r4, #12]
 8001fce:	07db      	lsls	r3, r3, #31
 8001fd0:	d507      	bpl.n	8001fe2 <__swbuf_r+0x76>
 8001fd2:	2e0a      	cmp	r6, #10
 8001fd4:	d105      	bne.n	8001fe2 <__swbuf_r+0x76>
 8001fd6:	0021      	movs	r1, r4
 8001fd8:	0028      	movs	r0, r5
 8001fda:	f000 f929 	bl	8002230 <_fflush_r>
 8001fde:	2800      	cmp	r0, #0
 8001fe0:	d111      	bne.n	8002006 <__swbuf_r+0x9a>
 8001fe2:	0030      	movs	r0, r6
 8001fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	; (8002010 <__swbuf_r+0xa4>)
 8001fe8:	429c      	cmp	r4, r3
 8001fea:	d101      	bne.n	8001ff0 <__swbuf_r+0x84>
 8001fec:	68ac      	ldr	r4, [r5, #8]
 8001fee:	e7cc      	b.n	8001f8a <__swbuf_r+0x1e>
 8001ff0:	4b08      	ldr	r3, [pc, #32]	; (8002014 <__swbuf_r+0xa8>)
 8001ff2:	429c      	cmp	r4, r3
 8001ff4:	d1c9      	bne.n	8001f8a <__swbuf_r+0x1e>
 8001ff6:	68ec      	ldr	r4, [r5, #12]
 8001ff8:	e7c7      	b.n	8001f8a <__swbuf_r+0x1e>
 8001ffa:	0021      	movs	r1, r4
 8001ffc:	0028      	movs	r0, r5
 8001ffe:	f000 f80b 	bl	8002018 <__swsetup_r>
 8002002:	2800      	cmp	r0, #0
 8002004:	d0c9      	beq.n	8001f9a <__swbuf_r+0x2e>
 8002006:	2601      	movs	r6, #1
 8002008:	4276      	negs	r6, r6
 800200a:	e7ea      	b.n	8001fe2 <__swbuf_r+0x76>
 800200c:	08002b48 	.word	0x08002b48
 8002010:	08002b68 	.word	0x08002b68
 8002014:	08002b28 	.word	0x08002b28

08002018 <__swsetup_r>:
 8002018:	4b37      	ldr	r3, [pc, #220]	; (80020f8 <__swsetup_r+0xe0>)
 800201a:	b570      	push	{r4, r5, r6, lr}
 800201c:	681d      	ldr	r5, [r3, #0]
 800201e:	0006      	movs	r6, r0
 8002020:	000c      	movs	r4, r1
 8002022:	2d00      	cmp	r5, #0
 8002024:	d005      	beq.n	8002032 <__swsetup_r+0x1a>
 8002026:	69ab      	ldr	r3, [r5, #24]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d102      	bne.n	8002032 <__swsetup_r+0x1a>
 800202c:	0028      	movs	r0, r5
 800202e:	f000 f9a1 	bl	8002374 <__sinit>
 8002032:	4b32      	ldr	r3, [pc, #200]	; (80020fc <__swsetup_r+0xe4>)
 8002034:	429c      	cmp	r4, r3
 8002036:	d10f      	bne.n	8002058 <__swsetup_r+0x40>
 8002038:	686c      	ldr	r4, [r5, #4]
 800203a:	230c      	movs	r3, #12
 800203c:	5ee2      	ldrsh	r2, [r4, r3]
 800203e:	b293      	uxth	r3, r2
 8002040:	0711      	lsls	r1, r2, #28
 8002042:	d42d      	bmi.n	80020a0 <__swsetup_r+0x88>
 8002044:	06d9      	lsls	r1, r3, #27
 8002046:	d411      	bmi.n	800206c <__swsetup_r+0x54>
 8002048:	2309      	movs	r3, #9
 800204a:	2001      	movs	r0, #1
 800204c:	6033      	str	r3, [r6, #0]
 800204e:	3337      	adds	r3, #55	; 0x37
 8002050:	4313      	orrs	r3, r2
 8002052:	81a3      	strh	r3, [r4, #12]
 8002054:	4240      	negs	r0, r0
 8002056:	bd70      	pop	{r4, r5, r6, pc}
 8002058:	4b29      	ldr	r3, [pc, #164]	; (8002100 <__swsetup_r+0xe8>)
 800205a:	429c      	cmp	r4, r3
 800205c:	d101      	bne.n	8002062 <__swsetup_r+0x4a>
 800205e:	68ac      	ldr	r4, [r5, #8]
 8002060:	e7eb      	b.n	800203a <__swsetup_r+0x22>
 8002062:	4b28      	ldr	r3, [pc, #160]	; (8002104 <__swsetup_r+0xec>)
 8002064:	429c      	cmp	r4, r3
 8002066:	d1e8      	bne.n	800203a <__swsetup_r+0x22>
 8002068:	68ec      	ldr	r4, [r5, #12]
 800206a:	e7e6      	b.n	800203a <__swsetup_r+0x22>
 800206c:	075b      	lsls	r3, r3, #29
 800206e:	d513      	bpl.n	8002098 <__swsetup_r+0x80>
 8002070:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002072:	2900      	cmp	r1, #0
 8002074:	d008      	beq.n	8002088 <__swsetup_r+0x70>
 8002076:	0023      	movs	r3, r4
 8002078:	3344      	adds	r3, #68	; 0x44
 800207a:	4299      	cmp	r1, r3
 800207c:	d002      	beq.n	8002084 <__swsetup_r+0x6c>
 800207e:	0030      	movs	r0, r6
 8002080:	f000 fa94 	bl	80025ac <_free_r>
 8002084:	2300      	movs	r3, #0
 8002086:	6363      	str	r3, [r4, #52]	; 0x34
 8002088:	2224      	movs	r2, #36	; 0x24
 800208a:	89a3      	ldrh	r3, [r4, #12]
 800208c:	4393      	bics	r3, r2
 800208e:	81a3      	strh	r3, [r4, #12]
 8002090:	2300      	movs	r3, #0
 8002092:	6063      	str	r3, [r4, #4]
 8002094:	6923      	ldr	r3, [r4, #16]
 8002096:	6023      	str	r3, [r4, #0]
 8002098:	2308      	movs	r3, #8
 800209a:	89a2      	ldrh	r2, [r4, #12]
 800209c:	4313      	orrs	r3, r2
 800209e:	81a3      	strh	r3, [r4, #12]
 80020a0:	6923      	ldr	r3, [r4, #16]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d10b      	bne.n	80020be <__swsetup_r+0xa6>
 80020a6:	21a0      	movs	r1, #160	; 0xa0
 80020a8:	2280      	movs	r2, #128	; 0x80
 80020aa:	89a3      	ldrh	r3, [r4, #12]
 80020ac:	0089      	lsls	r1, r1, #2
 80020ae:	0092      	lsls	r2, r2, #2
 80020b0:	400b      	ands	r3, r1
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d003      	beq.n	80020be <__swsetup_r+0xa6>
 80020b6:	0021      	movs	r1, r4
 80020b8:	0030      	movs	r0, r6
 80020ba:	f000 fa27 	bl	800250c <__smakebuf_r>
 80020be:	220c      	movs	r2, #12
 80020c0:	5ea3      	ldrsh	r3, [r4, r2]
 80020c2:	2001      	movs	r0, #1
 80020c4:	001a      	movs	r2, r3
 80020c6:	b299      	uxth	r1, r3
 80020c8:	4002      	ands	r2, r0
 80020ca:	4203      	tst	r3, r0
 80020cc:	d00f      	beq.n	80020ee <__swsetup_r+0xd6>
 80020ce:	2200      	movs	r2, #0
 80020d0:	60a2      	str	r2, [r4, #8]
 80020d2:	6962      	ldr	r2, [r4, #20]
 80020d4:	4252      	negs	r2, r2
 80020d6:	61a2      	str	r2, [r4, #24]
 80020d8:	2000      	movs	r0, #0
 80020da:	6922      	ldr	r2, [r4, #16]
 80020dc:	4282      	cmp	r2, r0
 80020de:	d1ba      	bne.n	8002056 <__swsetup_r+0x3e>
 80020e0:	060a      	lsls	r2, r1, #24
 80020e2:	d5b8      	bpl.n	8002056 <__swsetup_r+0x3e>
 80020e4:	2240      	movs	r2, #64	; 0x40
 80020e6:	4313      	orrs	r3, r2
 80020e8:	81a3      	strh	r3, [r4, #12]
 80020ea:	3801      	subs	r0, #1
 80020ec:	e7b3      	b.n	8002056 <__swsetup_r+0x3e>
 80020ee:	0788      	lsls	r0, r1, #30
 80020f0:	d400      	bmi.n	80020f4 <__swsetup_r+0xdc>
 80020f2:	6962      	ldr	r2, [r4, #20]
 80020f4:	60a2      	str	r2, [r4, #8]
 80020f6:	e7ef      	b.n	80020d8 <__swsetup_r+0xc0>
 80020f8:	2000000c 	.word	0x2000000c
 80020fc:	08002b48 	.word	0x08002b48
 8002100:	08002b68 	.word	0x08002b68
 8002104:	08002b28 	.word	0x08002b28

08002108 <abort>:
 8002108:	2006      	movs	r0, #6
 800210a:	b510      	push	{r4, lr}
 800210c:	f000 fb6c 	bl	80027e8 <raise>
 8002110:	2001      	movs	r0, #1
 8002112:	f7fe fa98 	bl	8000646 <_exit>
	...

08002118 <__sflush_r>:
 8002118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800211a:	898b      	ldrh	r3, [r1, #12]
 800211c:	0005      	movs	r5, r0
 800211e:	000c      	movs	r4, r1
 8002120:	071a      	lsls	r2, r3, #28
 8002122:	d45f      	bmi.n	80021e4 <__sflush_r+0xcc>
 8002124:	684a      	ldr	r2, [r1, #4]
 8002126:	2a00      	cmp	r2, #0
 8002128:	dc04      	bgt.n	8002134 <__sflush_r+0x1c>
 800212a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800212c:	2a00      	cmp	r2, #0
 800212e:	dc01      	bgt.n	8002134 <__sflush_r+0x1c>
 8002130:	2000      	movs	r0, #0
 8002132:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002134:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002136:	2f00      	cmp	r7, #0
 8002138:	d0fa      	beq.n	8002130 <__sflush_r+0x18>
 800213a:	2200      	movs	r2, #0
 800213c:	2180      	movs	r1, #128	; 0x80
 800213e:	682e      	ldr	r6, [r5, #0]
 8002140:	602a      	str	r2, [r5, #0]
 8002142:	001a      	movs	r2, r3
 8002144:	0149      	lsls	r1, r1, #5
 8002146:	400a      	ands	r2, r1
 8002148:	420b      	tst	r3, r1
 800214a:	d034      	beq.n	80021b6 <__sflush_r+0x9e>
 800214c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800214e:	89a3      	ldrh	r3, [r4, #12]
 8002150:	075b      	lsls	r3, r3, #29
 8002152:	d506      	bpl.n	8002162 <__sflush_r+0x4a>
 8002154:	6863      	ldr	r3, [r4, #4]
 8002156:	1ac0      	subs	r0, r0, r3
 8002158:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <__sflush_r+0x4a>
 800215e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002160:	1ac0      	subs	r0, r0, r3
 8002162:	0002      	movs	r2, r0
 8002164:	6a21      	ldr	r1, [r4, #32]
 8002166:	2300      	movs	r3, #0
 8002168:	0028      	movs	r0, r5
 800216a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800216c:	47b8      	blx	r7
 800216e:	89a1      	ldrh	r1, [r4, #12]
 8002170:	1c43      	adds	r3, r0, #1
 8002172:	d106      	bne.n	8002182 <__sflush_r+0x6a>
 8002174:	682b      	ldr	r3, [r5, #0]
 8002176:	2b1d      	cmp	r3, #29
 8002178:	d831      	bhi.n	80021de <__sflush_r+0xc6>
 800217a:	4a2c      	ldr	r2, [pc, #176]	; (800222c <__sflush_r+0x114>)
 800217c:	40da      	lsrs	r2, r3
 800217e:	07d3      	lsls	r3, r2, #31
 8002180:	d52d      	bpl.n	80021de <__sflush_r+0xc6>
 8002182:	2300      	movs	r3, #0
 8002184:	6063      	str	r3, [r4, #4]
 8002186:	6923      	ldr	r3, [r4, #16]
 8002188:	6023      	str	r3, [r4, #0]
 800218a:	04cb      	lsls	r3, r1, #19
 800218c:	d505      	bpl.n	800219a <__sflush_r+0x82>
 800218e:	1c43      	adds	r3, r0, #1
 8002190:	d102      	bne.n	8002198 <__sflush_r+0x80>
 8002192:	682b      	ldr	r3, [r5, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d100      	bne.n	800219a <__sflush_r+0x82>
 8002198:	6560      	str	r0, [r4, #84]	; 0x54
 800219a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800219c:	602e      	str	r6, [r5, #0]
 800219e:	2900      	cmp	r1, #0
 80021a0:	d0c6      	beq.n	8002130 <__sflush_r+0x18>
 80021a2:	0023      	movs	r3, r4
 80021a4:	3344      	adds	r3, #68	; 0x44
 80021a6:	4299      	cmp	r1, r3
 80021a8:	d002      	beq.n	80021b0 <__sflush_r+0x98>
 80021aa:	0028      	movs	r0, r5
 80021ac:	f000 f9fe 	bl	80025ac <_free_r>
 80021b0:	2000      	movs	r0, #0
 80021b2:	6360      	str	r0, [r4, #52]	; 0x34
 80021b4:	e7bd      	b.n	8002132 <__sflush_r+0x1a>
 80021b6:	2301      	movs	r3, #1
 80021b8:	0028      	movs	r0, r5
 80021ba:	6a21      	ldr	r1, [r4, #32]
 80021bc:	47b8      	blx	r7
 80021be:	1c43      	adds	r3, r0, #1
 80021c0:	d1c5      	bne.n	800214e <__sflush_r+0x36>
 80021c2:	682b      	ldr	r3, [r5, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d0c2      	beq.n	800214e <__sflush_r+0x36>
 80021c8:	2b1d      	cmp	r3, #29
 80021ca:	d001      	beq.n	80021d0 <__sflush_r+0xb8>
 80021cc:	2b16      	cmp	r3, #22
 80021ce:	d101      	bne.n	80021d4 <__sflush_r+0xbc>
 80021d0:	602e      	str	r6, [r5, #0]
 80021d2:	e7ad      	b.n	8002130 <__sflush_r+0x18>
 80021d4:	2340      	movs	r3, #64	; 0x40
 80021d6:	89a2      	ldrh	r2, [r4, #12]
 80021d8:	4313      	orrs	r3, r2
 80021da:	81a3      	strh	r3, [r4, #12]
 80021dc:	e7a9      	b.n	8002132 <__sflush_r+0x1a>
 80021de:	2340      	movs	r3, #64	; 0x40
 80021e0:	430b      	orrs	r3, r1
 80021e2:	e7fa      	b.n	80021da <__sflush_r+0xc2>
 80021e4:	690f      	ldr	r7, [r1, #16]
 80021e6:	2f00      	cmp	r7, #0
 80021e8:	d0a2      	beq.n	8002130 <__sflush_r+0x18>
 80021ea:	680a      	ldr	r2, [r1, #0]
 80021ec:	600f      	str	r7, [r1, #0]
 80021ee:	1bd2      	subs	r2, r2, r7
 80021f0:	9201      	str	r2, [sp, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	079b      	lsls	r3, r3, #30
 80021f6:	d100      	bne.n	80021fa <__sflush_r+0xe2>
 80021f8:	694a      	ldr	r2, [r1, #20]
 80021fa:	60a2      	str	r2, [r4, #8]
 80021fc:	9b01      	ldr	r3, [sp, #4]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	dc00      	bgt.n	8002204 <__sflush_r+0xec>
 8002202:	e795      	b.n	8002130 <__sflush_r+0x18>
 8002204:	003a      	movs	r2, r7
 8002206:	0028      	movs	r0, r5
 8002208:	9b01      	ldr	r3, [sp, #4]
 800220a:	6a21      	ldr	r1, [r4, #32]
 800220c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800220e:	47b0      	blx	r6
 8002210:	2800      	cmp	r0, #0
 8002212:	dc06      	bgt.n	8002222 <__sflush_r+0x10a>
 8002214:	2340      	movs	r3, #64	; 0x40
 8002216:	2001      	movs	r0, #1
 8002218:	89a2      	ldrh	r2, [r4, #12]
 800221a:	4240      	negs	r0, r0
 800221c:	4313      	orrs	r3, r2
 800221e:	81a3      	strh	r3, [r4, #12]
 8002220:	e787      	b.n	8002132 <__sflush_r+0x1a>
 8002222:	9b01      	ldr	r3, [sp, #4]
 8002224:	183f      	adds	r7, r7, r0
 8002226:	1a1b      	subs	r3, r3, r0
 8002228:	9301      	str	r3, [sp, #4]
 800222a:	e7e7      	b.n	80021fc <__sflush_r+0xe4>
 800222c:	20400001 	.word	0x20400001

08002230 <_fflush_r>:
 8002230:	690b      	ldr	r3, [r1, #16]
 8002232:	b570      	push	{r4, r5, r6, lr}
 8002234:	0005      	movs	r5, r0
 8002236:	000c      	movs	r4, r1
 8002238:	2b00      	cmp	r3, #0
 800223a:	d102      	bne.n	8002242 <_fflush_r+0x12>
 800223c:	2500      	movs	r5, #0
 800223e:	0028      	movs	r0, r5
 8002240:	bd70      	pop	{r4, r5, r6, pc}
 8002242:	2800      	cmp	r0, #0
 8002244:	d004      	beq.n	8002250 <_fflush_r+0x20>
 8002246:	6983      	ldr	r3, [r0, #24]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d101      	bne.n	8002250 <_fflush_r+0x20>
 800224c:	f000 f892 	bl	8002374 <__sinit>
 8002250:	4b14      	ldr	r3, [pc, #80]	; (80022a4 <_fflush_r+0x74>)
 8002252:	429c      	cmp	r4, r3
 8002254:	d11b      	bne.n	800228e <_fflush_r+0x5e>
 8002256:	686c      	ldr	r4, [r5, #4]
 8002258:	220c      	movs	r2, #12
 800225a:	5ea3      	ldrsh	r3, [r4, r2]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d0ed      	beq.n	800223c <_fflush_r+0xc>
 8002260:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002262:	07d2      	lsls	r2, r2, #31
 8002264:	d404      	bmi.n	8002270 <_fflush_r+0x40>
 8002266:	059b      	lsls	r3, r3, #22
 8002268:	d402      	bmi.n	8002270 <_fflush_r+0x40>
 800226a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800226c:	f000 f923 	bl	80024b6 <__retarget_lock_acquire_recursive>
 8002270:	0028      	movs	r0, r5
 8002272:	0021      	movs	r1, r4
 8002274:	f7ff ff50 	bl	8002118 <__sflush_r>
 8002278:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800227a:	0005      	movs	r5, r0
 800227c:	07db      	lsls	r3, r3, #31
 800227e:	d4de      	bmi.n	800223e <_fflush_r+0xe>
 8002280:	89a3      	ldrh	r3, [r4, #12]
 8002282:	059b      	lsls	r3, r3, #22
 8002284:	d4db      	bmi.n	800223e <_fflush_r+0xe>
 8002286:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002288:	f000 f916 	bl	80024b8 <__retarget_lock_release_recursive>
 800228c:	e7d7      	b.n	800223e <_fflush_r+0xe>
 800228e:	4b06      	ldr	r3, [pc, #24]	; (80022a8 <_fflush_r+0x78>)
 8002290:	429c      	cmp	r4, r3
 8002292:	d101      	bne.n	8002298 <_fflush_r+0x68>
 8002294:	68ac      	ldr	r4, [r5, #8]
 8002296:	e7df      	b.n	8002258 <_fflush_r+0x28>
 8002298:	4b04      	ldr	r3, [pc, #16]	; (80022ac <_fflush_r+0x7c>)
 800229a:	429c      	cmp	r4, r3
 800229c:	d1dc      	bne.n	8002258 <_fflush_r+0x28>
 800229e:	68ec      	ldr	r4, [r5, #12]
 80022a0:	e7da      	b.n	8002258 <_fflush_r+0x28>
 80022a2:	46c0      	nop			; (mov r8, r8)
 80022a4:	08002b48 	.word	0x08002b48
 80022a8:	08002b68 	.word	0x08002b68
 80022ac:	08002b28 	.word	0x08002b28

080022b0 <std>:
 80022b0:	2300      	movs	r3, #0
 80022b2:	b510      	push	{r4, lr}
 80022b4:	0004      	movs	r4, r0
 80022b6:	6003      	str	r3, [r0, #0]
 80022b8:	6043      	str	r3, [r0, #4]
 80022ba:	6083      	str	r3, [r0, #8]
 80022bc:	8181      	strh	r1, [r0, #12]
 80022be:	6643      	str	r3, [r0, #100]	; 0x64
 80022c0:	0019      	movs	r1, r3
 80022c2:	81c2      	strh	r2, [r0, #14]
 80022c4:	6103      	str	r3, [r0, #16]
 80022c6:	6143      	str	r3, [r0, #20]
 80022c8:	6183      	str	r3, [r0, #24]
 80022ca:	2208      	movs	r2, #8
 80022cc:	305c      	adds	r0, #92	; 0x5c
 80022ce:	f7ff fb61 	bl	8001994 <memset>
 80022d2:	4b05      	ldr	r3, [pc, #20]	; (80022e8 <std+0x38>)
 80022d4:	6224      	str	r4, [r4, #32]
 80022d6:	6263      	str	r3, [r4, #36]	; 0x24
 80022d8:	4b04      	ldr	r3, [pc, #16]	; (80022ec <std+0x3c>)
 80022da:	62a3      	str	r3, [r4, #40]	; 0x28
 80022dc:	4b04      	ldr	r3, [pc, #16]	; (80022f0 <std+0x40>)
 80022de:	62e3      	str	r3, [r4, #44]	; 0x2c
 80022e0:	4b04      	ldr	r3, [pc, #16]	; (80022f4 <std+0x44>)
 80022e2:	6323      	str	r3, [r4, #48]	; 0x30
 80022e4:	bd10      	pop	{r4, pc}
 80022e6:	46c0      	nop			; (mov r8, r8)
 80022e8:	08002829 	.word	0x08002829
 80022ec:	08002851 	.word	0x08002851
 80022f0:	08002889 	.word	0x08002889
 80022f4:	080028b5 	.word	0x080028b5

080022f8 <_cleanup_r>:
 80022f8:	b510      	push	{r4, lr}
 80022fa:	4902      	ldr	r1, [pc, #8]	; (8002304 <_cleanup_r+0xc>)
 80022fc:	f000 f8ba 	bl	8002474 <_fwalk_reent>
 8002300:	bd10      	pop	{r4, pc}
 8002302:	46c0      	nop			; (mov r8, r8)
 8002304:	08002231 	.word	0x08002231

08002308 <__sfmoreglue>:
 8002308:	b570      	push	{r4, r5, r6, lr}
 800230a:	2568      	movs	r5, #104	; 0x68
 800230c:	1e4a      	subs	r2, r1, #1
 800230e:	4355      	muls	r5, r2
 8002310:	000e      	movs	r6, r1
 8002312:	0029      	movs	r1, r5
 8002314:	3174      	adds	r1, #116	; 0x74
 8002316:	f000 f9b5 	bl	8002684 <_malloc_r>
 800231a:	1e04      	subs	r4, r0, #0
 800231c:	d008      	beq.n	8002330 <__sfmoreglue+0x28>
 800231e:	2100      	movs	r1, #0
 8002320:	002a      	movs	r2, r5
 8002322:	6001      	str	r1, [r0, #0]
 8002324:	6046      	str	r6, [r0, #4]
 8002326:	300c      	adds	r0, #12
 8002328:	60a0      	str	r0, [r4, #8]
 800232a:	3268      	adds	r2, #104	; 0x68
 800232c:	f7ff fb32 	bl	8001994 <memset>
 8002330:	0020      	movs	r0, r4
 8002332:	bd70      	pop	{r4, r5, r6, pc}

08002334 <__sfp_lock_acquire>:
 8002334:	b510      	push	{r4, lr}
 8002336:	4802      	ldr	r0, [pc, #8]	; (8002340 <__sfp_lock_acquire+0xc>)
 8002338:	f000 f8bd 	bl	80024b6 <__retarget_lock_acquire_recursive>
 800233c:	bd10      	pop	{r4, pc}
 800233e:	46c0      	nop			; (mov r8, r8)
 8002340:	20000095 	.word	0x20000095

08002344 <__sfp_lock_release>:
 8002344:	b510      	push	{r4, lr}
 8002346:	4802      	ldr	r0, [pc, #8]	; (8002350 <__sfp_lock_release+0xc>)
 8002348:	f000 f8b6 	bl	80024b8 <__retarget_lock_release_recursive>
 800234c:	bd10      	pop	{r4, pc}
 800234e:	46c0      	nop			; (mov r8, r8)
 8002350:	20000095 	.word	0x20000095

08002354 <__sinit_lock_acquire>:
 8002354:	b510      	push	{r4, lr}
 8002356:	4802      	ldr	r0, [pc, #8]	; (8002360 <__sinit_lock_acquire+0xc>)
 8002358:	f000 f8ad 	bl	80024b6 <__retarget_lock_acquire_recursive>
 800235c:	bd10      	pop	{r4, pc}
 800235e:	46c0      	nop			; (mov r8, r8)
 8002360:	20000096 	.word	0x20000096

08002364 <__sinit_lock_release>:
 8002364:	b510      	push	{r4, lr}
 8002366:	4802      	ldr	r0, [pc, #8]	; (8002370 <__sinit_lock_release+0xc>)
 8002368:	f000 f8a6 	bl	80024b8 <__retarget_lock_release_recursive>
 800236c:	bd10      	pop	{r4, pc}
 800236e:	46c0      	nop			; (mov r8, r8)
 8002370:	20000096 	.word	0x20000096

08002374 <__sinit>:
 8002374:	b513      	push	{r0, r1, r4, lr}
 8002376:	0004      	movs	r4, r0
 8002378:	f7ff ffec 	bl	8002354 <__sinit_lock_acquire>
 800237c:	69a3      	ldr	r3, [r4, #24]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d002      	beq.n	8002388 <__sinit+0x14>
 8002382:	f7ff ffef 	bl	8002364 <__sinit_lock_release>
 8002386:	bd13      	pop	{r0, r1, r4, pc}
 8002388:	64a3      	str	r3, [r4, #72]	; 0x48
 800238a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800238c:	6523      	str	r3, [r4, #80]	; 0x50
 800238e:	4b13      	ldr	r3, [pc, #76]	; (80023dc <__sinit+0x68>)
 8002390:	4a13      	ldr	r2, [pc, #76]	; (80023e0 <__sinit+0x6c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	62a2      	str	r2, [r4, #40]	; 0x28
 8002396:	9301      	str	r3, [sp, #4]
 8002398:	42a3      	cmp	r3, r4
 800239a:	d101      	bne.n	80023a0 <__sinit+0x2c>
 800239c:	2301      	movs	r3, #1
 800239e:	61a3      	str	r3, [r4, #24]
 80023a0:	0020      	movs	r0, r4
 80023a2:	f000 f81f 	bl	80023e4 <__sfp>
 80023a6:	6060      	str	r0, [r4, #4]
 80023a8:	0020      	movs	r0, r4
 80023aa:	f000 f81b 	bl	80023e4 <__sfp>
 80023ae:	60a0      	str	r0, [r4, #8]
 80023b0:	0020      	movs	r0, r4
 80023b2:	f000 f817 	bl	80023e4 <__sfp>
 80023b6:	2200      	movs	r2, #0
 80023b8:	2104      	movs	r1, #4
 80023ba:	60e0      	str	r0, [r4, #12]
 80023bc:	6860      	ldr	r0, [r4, #4]
 80023be:	f7ff ff77 	bl	80022b0 <std>
 80023c2:	2201      	movs	r2, #1
 80023c4:	2109      	movs	r1, #9
 80023c6:	68a0      	ldr	r0, [r4, #8]
 80023c8:	f7ff ff72 	bl	80022b0 <std>
 80023cc:	2202      	movs	r2, #2
 80023ce:	2112      	movs	r1, #18
 80023d0:	68e0      	ldr	r0, [r4, #12]
 80023d2:	f7ff ff6d 	bl	80022b0 <std>
 80023d6:	2301      	movs	r3, #1
 80023d8:	61a3      	str	r3, [r4, #24]
 80023da:	e7d2      	b.n	8002382 <__sinit+0xe>
 80023dc:	08002af0 	.word	0x08002af0
 80023e0:	080022f9 	.word	0x080022f9

080023e4 <__sfp>:
 80023e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023e6:	0007      	movs	r7, r0
 80023e8:	f7ff ffa4 	bl	8002334 <__sfp_lock_acquire>
 80023ec:	4b1f      	ldr	r3, [pc, #124]	; (800246c <__sfp+0x88>)
 80023ee:	681e      	ldr	r6, [r3, #0]
 80023f0:	69b3      	ldr	r3, [r6, #24]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d102      	bne.n	80023fc <__sfp+0x18>
 80023f6:	0030      	movs	r0, r6
 80023f8:	f7ff ffbc 	bl	8002374 <__sinit>
 80023fc:	3648      	adds	r6, #72	; 0x48
 80023fe:	68b4      	ldr	r4, [r6, #8]
 8002400:	6873      	ldr	r3, [r6, #4]
 8002402:	3b01      	subs	r3, #1
 8002404:	d504      	bpl.n	8002410 <__sfp+0x2c>
 8002406:	6833      	ldr	r3, [r6, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d022      	beq.n	8002452 <__sfp+0x6e>
 800240c:	6836      	ldr	r6, [r6, #0]
 800240e:	e7f6      	b.n	80023fe <__sfp+0x1a>
 8002410:	220c      	movs	r2, #12
 8002412:	5ea5      	ldrsh	r5, [r4, r2]
 8002414:	2d00      	cmp	r5, #0
 8002416:	d11a      	bne.n	800244e <__sfp+0x6a>
 8002418:	0020      	movs	r0, r4
 800241a:	4b15      	ldr	r3, [pc, #84]	; (8002470 <__sfp+0x8c>)
 800241c:	3058      	adds	r0, #88	; 0x58
 800241e:	60e3      	str	r3, [r4, #12]
 8002420:	6665      	str	r5, [r4, #100]	; 0x64
 8002422:	f000 f847 	bl	80024b4 <__retarget_lock_init_recursive>
 8002426:	f7ff ff8d 	bl	8002344 <__sfp_lock_release>
 800242a:	0020      	movs	r0, r4
 800242c:	2208      	movs	r2, #8
 800242e:	0029      	movs	r1, r5
 8002430:	6025      	str	r5, [r4, #0]
 8002432:	60a5      	str	r5, [r4, #8]
 8002434:	6065      	str	r5, [r4, #4]
 8002436:	6125      	str	r5, [r4, #16]
 8002438:	6165      	str	r5, [r4, #20]
 800243a:	61a5      	str	r5, [r4, #24]
 800243c:	305c      	adds	r0, #92	; 0x5c
 800243e:	f7ff faa9 	bl	8001994 <memset>
 8002442:	6365      	str	r5, [r4, #52]	; 0x34
 8002444:	63a5      	str	r5, [r4, #56]	; 0x38
 8002446:	64a5      	str	r5, [r4, #72]	; 0x48
 8002448:	64e5      	str	r5, [r4, #76]	; 0x4c
 800244a:	0020      	movs	r0, r4
 800244c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800244e:	3468      	adds	r4, #104	; 0x68
 8002450:	e7d7      	b.n	8002402 <__sfp+0x1e>
 8002452:	2104      	movs	r1, #4
 8002454:	0038      	movs	r0, r7
 8002456:	f7ff ff57 	bl	8002308 <__sfmoreglue>
 800245a:	1e04      	subs	r4, r0, #0
 800245c:	6030      	str	r0, [r6, #0]
 800245e:	d1d5      	bne.n	800240c <__sfp+0x28>
 8002460:	f7ff ff70 	bl	8002344 <__sfp_lock_release>
 8002464:	230c      	movs	r3, #12
 8002466:	603b      	str	r3, [r7, #0]
 8002468:	e7ef      	b.n	800244a <__sfp+0x66>
 800246a:	46c0      	nop			; (mov r8, r8)
 800246c:	08002af0 	.word	0x08002af0
 8002470:	ffff0001 	.word	0xffff0001

08002474 <_fwalk_reent>:
 8002474:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002476:	0004      	movs	r4, r0
 8002478:	0006      	movs	r6, r0
 800247a:	2700      	movs	r7, #0
 800247c:	9101      	str	r1, [sp, #4]
 800247e:	3448      	adds	r4, #72	; 0x48
 8002480:	6863      	ldr	r3, [r4, #4]
 8002482:	68a5      	ldr	r5, [r4, #8]
 8002484:	9300      	str	r3, [sp, #0]
 8002486:	9b00      	ldr	r3, [sp, #0]
 8002488:	3b01      	subs	r3, #1
 800248a:	9300      	str	r3, [sp, #0]
 800248c:	d504      	bpl.n	8002498 <_fwalk_reent+0x24>
 800248e:	6824      	ldr	r4, [r4, #0]
 8002490:	2c00      	cmp	r4, #0
 8002492:	d1f5      	bne.n	8002480 <_fwalk_reent+0xc>
 8002494:	0038      	movs	r0, r7
 8002496:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002498:	89ab      	ldrh	r3, [r5, #12]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d908      	bls.n	80024b0 <_fwalk_reent+0x3c>
 800249e:	220e      	movs	r2, #14
 80024a0:	5eab      	ldrsh	r3, [r5, r2]
 80024a2:	3301      	adds	r3, #1
 80024a4:	d004      	beq.n	80024b0 <_fwalk_reent+0x3c>
 80024a6:	0029      	movs	r1, r5
 80024a8:	0030      	movs	r0, r6
 80024aa:	9b01      	ldr	r3, [sp, #4]
 80024ac:	4798      	blx	r3
 80024ae:	4307      	orrs	r7, r0
 80024b0:	3568      	adds	r5, #104	; 0x68
 80024b2:	e7e8      	b.n	8002486 <_fwalk_reent+0x12>

080024b4 <__retarget_lock_init_recursive>:
 80024b4:	4770      	bx	lr

080024b6 <__retarget_lock_acquire_recursive>:
 80024b6:	4770      	bx	lr

080024b8 <__retarget_lock_release_recursive>:
 80024b8:	4770      	bx	lr
	...

080024bc <__swhatbuf_r>:
 80024bc:	b570      	push	{r4, r5, r6, lr}
 80024be:	000e      	movs	r6, r1
 80024c0:	001d      	movs	r5, r3
 80024c2:	230e      	movs	r3, #14
 80024c4:	5ec9      	ldrsh	r1, [r1, r3]
 80024c6:	0014      	movs	r4, r2
 80024c8:	b096      	sub	sp, #88	; 0x58
 80024ca:	2900      	cmp	r1, #0
 80024cc:	da08      	bge.n	80024e0 <__swhatbuf_r+0x24>
 80024ce:	220c      	movs	r2, #12
 80024d0:	5eb3      	ldrsh	r3, [r6, r2]
 80024d2:	2200      	movs	r2, #0
 80024d4:	602a      	str	r2, [r5, #0]
 80024d6:	061b      	lsls	r3, r3, #24
 80024d8:	d411      	bmi.n	80024fe <__swhatbuf_r+0x42>
 80024da:	2380      	movs	r3, #128	; 0x80
 80024dc:	00db      	lsls	r3, r3, #3
 80024de:	e00f      	b.n	8002500 <__swhatbuf_r+0x44>
 80024e0:	466a      	mov	r2, sp
 80024e2:	f000 fa13 	bl	800290c <_fstat_r>
 80024e6:	2800      	cmp	r0, #0
 80024e8:	dbf1      	blt.n	80024ce <__swhatbuf_r+0x12>
 80024ea:	23f0      	movs	r3, #240	; 0xf0
 80024ec:	9901      	ldr	r1, [sp, #4]
 80024ee:	021b      	lsls	r3, r3, #8
 80024f0:	4019      	ands	r1, r3
 80024f2:	4b05      	ldr	r3, [pc, #20]	; (8002508 <__swhatbuf_r+0x4c>)
 80024f4:	18c9      	adds	r1, r1, r3
 80024f6:	424b      	negs	r3, r1
 80024f8:	4159      	adcs	r1, r3
 80024fa:	6029      	str	r1, [r5, #0]
 80024fc:	e7ed      	b.n	80024da <__swhatbuf_r+0x1e>
 80024fe:	2340      	movs	r3, #64	; 0x40
 8002500:	2000      	movs	r0, #0
 8002502:	6023      	str	r3, [r4, #0]
 8002504:	b016      	add	sp, #88	; 0x58
 8002506:	bd70      	pop	{r4, r5, r6, pc}
 8002508:	ffffe000 	.word	0xffffe000

0800250c <__smakebuf_r>:
 800250c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800250e:	2602      	movs	r6, #2
 8002510:	898b      	ldrh	r3, [r1, #12]
 8002512:	0005      	movs	r5, r0
 8002514:	000c      	movs	r4, r1
 8002516:	4233      	tst	r3, r6
 8002518:	d006      	beq.n	8002528 <__smakebuf_r+0x1c>
 800251a:	0023      	movs	r3, r4
 800251c:	3347      	adds	r3, #71	; 0x47
 800251e:	6023      	str	r3, [r4, #0]
 8002520:	6123      	str	r3, [r4, #16]
 8002522:	2301      	movs	r3, #1
 8002524:	6163      	str	r3, [r4, #20]
 8002526:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8002528:	466a      	mov	r2, sp
 800252a:	ab01      	add	r3, sp, #4
 800252c:	f7ff ffc6 	bl	80024bc <__swhatbuf_r>
 8002530:	9900      	ldr	r1, [sp, #0]
 8002532:	0007      	movs	r7, r0
 8002534:	0028      	movs	r0, r5
 8002536:	f000 f8a5 	bl	8002684 <_malloc_r>
 800253a:	2800      	cmp	r0, #0
 800253c:	d108      	bne.n	8002550 <__smakebuf_r+0x44>
 800253e:	220c      	movs	r2, #12
 8002540:	5ea3      	ldrsh	r3, [r4, r2]
 8002542:	059a      	lsls	r2, r3, #22
 8002544:	d4ef      	bmi.n	8002526 <__smakebuf_r+0x1a>
 8002546:	2203      	movs	r2, #3
 8002548:	4393      	bics	r3, r2
 800254a:	431e      	orrs	r6, r3
 800254c:	81a6      	strh	r6, [r4, #12]
 800254e:	e7e4      	b.n	800251a <__smakebuf_r+0xe>
 8002550:	4b0f      	ldr	r3, [pc, #60]	; (8002590 <__smakebuf_r+0x84>)
 8002552:	62ab      	str	r3, [r5, #40]	; 0x28
 8002554:	2380      	movs	r3, #128	; 0x80
 8002556:	89a2      	ldrh	r2, [r4, #12]
 8002558:	6020      	str	r0, [r4, #0]
 800255a:	4313      	orrs	r3, r2
 800255c:	81a3      	strh	r3, [r4, #12]
 800255e:	9b00      	ldr	r3, [sp, #0]
 8002560:	6120      	str	r0, [r4, #16]
 8002562:	6163      	str	r3, [r4, #20]
 8002564:	9b01      	ldr	r3, [sp, #4]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d00d      	beq.n	8002586 <__smakebuf_r+0x7a>
 800256a:	0028      	movs	r0, r5
 800256c:	230e      	movs	r3, #14
 800256e:	5ee1      	ldrsh	r1, [r4, r3]
 8002570:	f000 f9de 	bl	8002930 <_isatty_r>
 8002574:	2800      	cmp	r0, #0
 8002576:	d006      	beq.n	8002586 <__smakebuf_r+0x7a>
 8002578:	2203      	movs	r2, #3
 800257a:	89a3      	ldrh	r3, [r4, #12]
 800257c:	4393      	bics	r3, r2
 800257e:	001a      	movs	r2, r3
 8002580:	2301      	movs	r3, #1
 8002582:	4313      	orrs	r3, r2
 8002584:	81a3      	strh	r3, [r4, #12]
 8002586:	89a0      	ldrh	r0, [r4, #12]
 8002588:	4307      	orrs	r7, r0
 800258a:	81a7      	strh	r7, [r4, #12]
 800258c:	e7cb      	b.n	8002526 <__smakebuf_r+0x1a>
 800258e:	46c0      	nop			; (mov r8, r8)
 8002590:	080022f9 	.word	0x080022f9

08002594 <memchr>:
 8002594:	b2c9      	uxtb	r1, r1
 8002596:	1882      	adds	r2, r0, r2
 8002598:	4290      	cmp	r0, r2
 800259a:	d101      	bne.n	80025a0 <memchr+0xc>
 800259c:	2000      	movs	r0, #0
 800259e:	4770      	bx	lr
 80025a0:	7803      	ldrb	r3, [r0, #0]
 80025a2:	428b      	cmp	r3, r1
 80025a4:	d0fb      	beq.n	800259e <memchr+0xa>
 80025a6:	3001      	adds	r0, #1
 80025a8:	e7f6      	b.n	8002598 <memchr+0x4>
	...

080025ac <_free_r>:
 80025ac:	b570      	push	{r4, r5, r6, lr}
 80025ae:	0005      	movs	r5, r0
 80025b0:	2900      	cmp	r1, #0
 80025b2:	d010      	beq.n	80025d6 <_free_r+0x2a>
 80025b4:	1f0c      	subs	r4, r1, #4
 80025b6:	6823      	ldr	r3, [r4, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	da00      	bge.n	80025be <_free_r+0x12>
 80025bc:	18e4      	adds	r4, r4, r3
 80025be:	0028      	movs	r0, r5
 80025c0:	f000 f9dc 	bl	800297c <__malloc_lock>
 80025c4:	4a1d      	ldr	r2, [pc, #116]	; (800263c <_free_r+0x90>)
 80025c6:	6813      	ldr	r3, [r2, #0]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d105      	bne.n	80025d8 <_free_r+0x2c>
 80025cc:	6063      	str	r3, [r4, #4]
 80025ce:	6014      	str	r4, [r2, #0]
 80025d0:	0028      	movs	r0, r5
 80025d2:	f000 f9db 	bl	800298c <__malloc_unlock>
 80025d6:	bd70      	pop	{r4, r5, r6, pc}
 80025d8:	42a3      	cmp	r3, r4
 80025da:	d908      	bls.n	80025ee <_free_r+0x42>
 80025dc:	6821      	ldr	r1, [r4, #0]
 80025de:	1860      	adds	r0, r4, r1
 80025e0:	4283      	cmp	r3, r0
 80025e2:	d1f3      	bne.n	80025cc <_free_r+0x20>
 80025e4:	6818      	ldr	r0, [r3, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	1841      	adds	r1, r0, r1
 80025ea:	6021      	str	r1, [r4, #0]
 80025ec:	e7ee      	b.n	80025cc <_free_r+0x20>
 80025ee:	001a      	movs	r2, r3
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <_free_r+0x4e>
 80025f6:	42a3      	cmp	r3, r4
 80025f8:	d9f9      	bls.n	80025ee <_free_r+0x42>
 80025fa:	6811      	ldr	r1, [r2, #0]
 80025fc:	1850      	adds	r0, r2, r1
 80025fe:	42a0      	cmp	r0, r4
 8002600:	d10b      	bne.n	800261a <_free_r+0x6e>
 8002602:	6820      	ldr	r0, [r4, #0]
 8002604:	1809      	adds	r1, r1, r0
 8002606:	1850      	adds	r0, r2, r1
 8002608:	6011      	str	r1, [r2, #0]
 800260a:	4283      	cmp	r3, r0
 800260c:	d1e0      	bne.n	80025d0 <_free_r+0x24>
 800260e:	6818      	ldr	r0, [r3, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	1841      	adds	r1, r0, r1
 8002614:	6011      	str	r1, [r2, #0]
 8002616:	6053      	str	r3, [r2, #4]
 8002618:	e7da      	b.n	80025d0 <_free_r+0x24>
 800261a:	42a0      	cmp	r0, r4
 800261c:	d902      	bls.n	8002624 <_free_r+0x78>
 800261e:	230c      	movs	r3, #12
 8002620:	602b      	str	r3, [r5, #0]
 8002622:	e7d5      	b.n	80025d0 <_free_r+0x24>
 8002624:	6821      	ldr	r1, [r4, #0]
 8002626:	1860      	adds	r0, r4, r1
 8002628:	4283      	cmp	r3, r0
 800262a:	d103      	bne.n	8002634 <_free_r+0x88>
 800262c:	6818      	ldr	r0, [r3, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	1841      	adds	r1, r0, r1
 8002632:	6021      	str	r1, [r4, #0]
 8002634:	6063      	str	r3, [r4, #4]
 8002636:	6054      	str	r4, [r2, #4]
 8002638:	e7ca      	b.n	80025d0 <_free_r+0x24>
 800263a:	46c0      	nop			; (mov r8, r8)
 800263c:	20000098 	.word	0x20000098

08002640 <sbrk_aligned>:
 8002640:	b570      	push	{r4, r5, r6, lr}
 8002642:	4e0f      	ldr	r6, [pc, #60]	; (8002680 <sbrk_aligned+0x40>)
 8002644:	000d      	movs	r5, r1
 8002646:	6831      	ldr	r1, [r6, #0]
 8002648:	0004      	movs	r4, r0
 800264a:	2900      	cmp	r1, #0
 800264c:	d102      	bne.n	8002654 <sbrk_aligned+0x14>
 800264e:	f000 f88f 	bl	8002770 <_sbrk_r>
 8002652:	6030      	str	r0, [r6, #0]
 8002654:	0029      	movs	r1, r5
 8002656:	0020      	movs	r0, r4
 8002658:	f000 f88a 	bl	8002770 <_sbrk_r>
 800265c:	1c43      	adds	r3, r0, #1
 800265e:	d00a      	beq.n	8002676 <sbrk_aligned+0x36>
 8002660:	2303      	movs	r3, #3
 8002662:	1cc5      	adds	r5, r0, #3
 8002664:	439d      	bics	r5, r3
 8002666:	42a8      	cmp	r0, r5
 8002668:	d007      	beq.n	800267a <sbrk_aligned+0x3a>
 800266a:	1a29      	subs	r1, r5, r0
 800266c:	0020      	movs	r0, r4
 800266e:	f000 f87f 	bl	8002770 <_sbrk_r>
 8002672:	1c43      	adds	r3, r0, #1
 8002674:	d101      	bne.n	800267a <sbrk_aligned+0x3a>
 8002676:	2501      	movs	r5, #1
 8002678:	426d      	negs	r5, r5
 800267a:	0028      	movs	r0, r5
 800267c:	bd70      	pop	{r4, r5, r6, pc}
 800267e:	46c0      	nop			; (mov r8, r8)
 8002680:	2000009c 	.word	0x2000009c

08002684 <_malloc_r>:
 8002684:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002686:	2203      	movs	r2, #3
 8002688:	1ccb      	adds	r3, r1, #3
 800268a:	4393      	bics	r3, r2
 800268c:	3308      	adds	r3, #8
 800268e:	0006      	movs	r6, r0
 8002690:	001f      	movs	r7, r3
 8002692:	2b0c      	cmp	r3, #12
 8002694:	d232      	bcs.n	80026fc <_malloc_r+0x78>
 8002696:	270c      	movs	r7, #12
 8002698:	42b9      	cmp	r1, r7
 800269a:	d831      	bhi.n	8002700 <_malloc_r+0x7c>
 800269c:	0030      	movs	r0, r6
 800269e:	f000 f96d 	bl	800297c <__malloc_lock>
 80026a2:	4d32      	ldr	r5, [pc, #200]	; (800276c <_malloc_r+0xe8>)
 80026a4:	682b      	ldr	r3, [r5, #0]
 80026a6:	001c      	movs	r4, r3
 80026a8:	2c00      	cmp	r4, #0
 80026aa:	d12e      	bne.n	800270a <_malloc_r+0x86>
 80026ac:	0039      	movs	r1, r7
 80026ae:	0030      	movs	r0, r6
 80026b0:	f7ff ffc6 	bl	8002640 <sbrk_aligned>
 80026b4:	0004      	movs	r4, r0
 80026b6:	1c43      	adds	r3, r0, #1
 80026b8:	d11e      	bne.n	80026f8 <_malloc_r+0x74>
 80026ba:	682c      	ldr	r4, [r5, #0]
 80026bc:	0025      	movs	r5, r4
 80026be:	2d00      	cmp	r5, #0
 80026c0:	d14a      	bne.n	8002758 <_malloc_r+0xd4>
 80026c2:	6823      	ldr	r3, [r4, #0]
 80026c4:	0029      	movs	r1, r5
 80026c6:	18e3      	adds	r3, r4, r3
 80026c8:	0030      	movs	r0, r6
 80026ca:	9301      	str	r3, [sp, #4]
 80026cc:	f000 f850 	bl	8002770 <_sbrk_r>
 80026d0:	9b01      	ldr	r3, [sp, #4]
 80026d2:	4283      	cmp	r3, r0
 80026d4:	d143      	bne.n	800275e <_malloc_r+0xda>
 80026d6:	6823      	ldr	r3, [r4, #0]
 80026d8:	3703      	adds	r7, #3
 80026da:	1aff      	subs	r7, r7, r3
 80026dc:	2303      	movs	r3, #3
 80026de:	439f      	bics	r7, r3
 80026e0:	3708      	adds	r7, #8
 80026e2:	2f0c      	cmp	r7, #12
 80026e4:	d200      	bcs.n	80026e8 <_malloc_r+0x64>
 80026e6:	270c      	movs	r7, #12
 80026e8:	0039      	movs	r1, r7
 80026ea:	0030      	movs	r0, r6
 80026ec:	f7ff ffa8 	bl	8002640 <sbrk_aligned>
 80026f0:	1c43      	adds	r3, r0, #1
 80026f2:	d034      	beq.n	800275e <_malloc_r+0xda>
 80026f4:	6823      	ldr	r3, [r4, #0]
 80026f6:	19df      	adds	r7, r3, r7
 80026f8:	6027      	str	r7, [r4, #0]
 80026fa:	e013      	b.n	8002724 <_malloc_r+0xa0>
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	dacb      	bge.n	8002698 <_malloc_r+0x14>
 8002700:	230c      	movs	r3, #12
 8002702:	2500      	movs	r5, #0
 8002704:	6033      	str	r3, [r6, #0]
 8002706:	0028      	movs	r0, r5
 8002708:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800270a:	6822      	ldr	r2, [r4, #0]
 800270c:	1bd1      	subs	r1, r2, r7
 800270e:	d420      	bmi.n	8002752 <_malloc_r+0xce>
 8002710:	290b      	cmp	r1, #11
 8002712:	d917      	bls.n	8002744 <_malloc_r+0xc0>
 8002714:	19e2      	adds	r2, r4, r7
 8002716:	6027      	str	r7, [r4, #0]
 8002718:	42a3      	cmp	r3, r4
 800271a:	d111      	bne.n	8002740 <_malloc_r+0xbc>
 800271c:	602a      	str	r2, [r5, #0]
 800271e:	6863      	ldr	r3, [r4, #4]
 8002720:	6011      	str	r1, [r2, #0]
 8002722:	6053      	str	r3, [r2, #4]
 8002724:	0030      	movs	r0, r6
 8002726:	0025      	movs	r5, r4
 8002728:	f000 f930 	bl	800298c <__malloc_unlock>
 800272c:	2207      	movs	r2, #7
 800272e:	350b      	adds	r5, #11
 8002730:	1d23      	adds	r3, r4, #4
 8002732:	4395      	bics	r5, r2
 8002734:	1aea      	subs	r2, r5, r3
 8002736:	429d      	cmp	r5, r3
 8002738:	d0e5      	beq.n	8002706 <_malloc_r+0x82>
 800273a:	1b5b      	subs	r3, r3, r5
 800273c:	50a3      	str	r3, [r4, r2]
 800273e:	e7e2      	b.n	8002706 <_malloc_r+0x82>
 8002740:	605a      	str	r2, [r3, #4]
 8002742:	e7ec      	b.n	800271e <_malloc_r+0x9a>
 8002744:	6862      	ldr	r2, [r4, #4]
 8002746:	42a3      	cmp	r3, r4
 8002748:	d101      	bne.n	800274e <_malloc_r+0xca>
 800274a:	602a      	str	r2, [r5, #0]
 800274c:	e7ea      	b.n	8002724 <_malloc_r+0xa0>
 800274e:	605a      	str	r2, [r3, #4]
 8002750:	e7e8      	b.n	8002724 <_malloc_r+0xa0>
 8002752:	0023      	movs	r3, r4
 8002754:	6864      	ldr	r4, [r4, #4]
 8002756:	e7a7      	b.n	80026a8 <_malloc_r+0x24>
 8002758:	002c      	movs	r4, r5
 800275a:	686d      	ldr	r5, [r5, #4]
 800275c:	e7af      	b.n	80026be <_malloc_r+0x3a>
 800275e:	230c      	movs	r3, #12
 8002760:	0030      	movs	r0, r6
 8002762:	6033      	str	r3, [r6, #0]
 8002764:	f000 f912 	bl	800298c <__malloc_unlock>
 8002768:	e7cd      	b.n	8002706 <_malloc_r+0x82>
 800276a:	46c0      	nop			; (mov r8, r8)
 800276c:	20000098 	.word	0x20000098

08002770 <_sbrk_r>:
 8002770:	2300      	movs	r3, #0
 8002772:	b570      	push	{r4, r5, r6, lr}
 8002774:	4d06      	ldr	r5, [pc, #24]	; (8002790 <_sbrk_r+0x20>)
 8002776:	0004      	movs	r4, r0
 8002778:	0008      	movs	r0, r1
 800277a:	602b      	str	r3, [r5, #0]
 800277c:	f7fd ffd4 	bl	8000728 <_sbrk>
 8002780:	1c43      	adds	r3, r0, #1
 8002782:	d103      	bne.n	800278c <_sbrk_r+0x1c>
 8002784:	682b      	ldr	r3, [r5, #0]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d000      	beq.n	800278c <_sbrk_r+0x1c>
 800278a:	6023      	str	r3, [r4, #0]
 800278c:	bd70      	pop	{r4, r5, r6, pc}
 800278e:	46c0      	nop			; (mov r8, r8)
 8002790:	200000a0 	.word	0x200000a0

08002794 <_raise_r>:
 8002794:	b570      	push	{r4, r5, r6, lr}
 8002796:	0004      	movs	r4, r0
 8002798:	000d      	movs	r5, r1
 800279a:	291f      	cmp	r1, #31
 800279c:	d904      	bls.n	80027a8 <_raise_r+0x14>
 800279e:	2316      	movs	r3, #22
 80027a0:	6003      	str	r3, [r0, #0]
 80027a2:	2001      	movs	r0, #1
 80027a4:	4240      	negs	r0, r0
 80027a6:	bd70      	pop	{r4, r5, r6, pc}
 80027a8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d004      	beq.n	80027b8 <_raise_r+0x24>
 80027ae:	008a      	lsls	r2, r1, #2
 80027b0:	189b      	adds	r3, r3, r2
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	2a00      	cmp	r2, #0
 80027b6:	d108      	bne.n	80027ca <_raise_r+0x36>
 80027b8:	0020      	movs	r0, r4
 80027ba:	f000 f831 	bl	8002820 <_getpid_r>
 80027be:	002a      	movs	r2, r5
 80027c0:	0001      	movs	r1, r0
 80027c2:	0020      	movs	r0, r4
 80027c4:	f000 f81a 	bl	80027fc <_kill_r>
 80027c8:	e7ed      	b.n	80027a6 <_raise_r+0x12>
 80027ca:	2000      	movs	r0, #0
 80027cc:	2a01      	cmp	r2, #1
 80027ce:	d0ea      	beq.n	80027a6 <_raise_r+0x12>
 80027d0:	1c51      	adds	r1, r2, #1
 80027d2:	d103      	bne.n	80027dc <_raise_r+0x48>
 80027d4:	2316      	movs	r3, #22
 80027d6:	3001      	adds	r0, #1
 80027d8:	6023      	str	r3, [r4, #0]
 80027da:	e7e4      	b.n	80027a6 <_raise_r+0x12>
 80027dc:	2400      	movs	r4, #0
 80027de:	0028      	movs	r0, r5
 80027e0:	601c      	str	r4, [r3, #0]
 80027e2:	4790      	blx	r2
 80027e4:	0020      	movs	r0, r4
 80027e6:	e7de      	b.n	80027a6 <_raise_r+0x12>

080027e8 <raise>:
 80027e8:	b510      	push	{r4, lr}
 80027ea:	4b03      	ldr	r3, [pc, #12]	; (80027f8 <raise+0x10>)
 80027ec:	0001      	movs	r1, r0
 80027ee:	6818      	ldr	r0, [r3, #0]
 80027f0:	f7ff ffd0 	bl	8002794 <_raise_r>
 80027f4:	bd10      	pop	{r4, pc}
 80027f6:	46c0      	nop			; (mov r8, r8)
 80027f8:	2000000c 	.word	0x2000000c

080027fc <_kill_r>:
 80027fc:	2300      	movs	r3, #0
 80027fe:	b570      	push	{r4, r5, r6, lr}
 8002800:	4d06      	ldr	r5, [pc, #24]	; (800281c <_kill_r+0x20>)
 8002802:	0004      	movs	r4, r0
 8002804:	0008      	movs	r0, r1
 8002806:	0011      	movs	r1, r2
 8002808:	602b      	str	r3, [r5, #0]
 800280a:	f7fd ff0c 	bl	8000626 <_kill>
 800280e:	1c43      	adds	r3, r0, #1
 8002810:	d103      	bne.n	800281a <_kill_r+0x1e>
 8002812:	682b      	ldr	r3, [r5, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d000      	beq.n	800281a <_kill_r+0x1e>
 8002818:	6023      	str	r3, [r4, #0]
 800281a:	bd70      	pop	{r4, r5, r6, pc}
 800281c:	200000a0 	.word	0x200000a0

08002820 <_getpid_r>:
 8002820:	b510      	push	{r4, lr}
 8002822:	f7fd fefa 	bl	800061a <_getpid>
 8002826:	bd10      	pop	{r4, pc}

08002828 <__sread>:
 8002828:	b570      	push	{r4, r5, r6, lr}
 800282a:	000c      	movs	r4, r1
 800282c:	250e      	movs	r5, #14
 800282e:	5f49      	ldrsh	r1, [r1, r5]
 8002830:	f000 f8b4 	bl	800299c <_read_r>
 8002834:	2800      	cmp	r0, #0
 8002836:	db03      	blt.n	8002840 <__sread+0x18>
 8002838:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800283a:	181b      	adds	r3, r3, r0
 800283c:	6563      	str	r3, [r4, #84]	; 0x54
 800283e:	bd70      	pop	{r4, r5, r6, pc}
 8002840:	89a3      	ldrh	r3, [r4, #12]
 8002842:	4a02      	ldr	r2, [pc, #8]	; (800284c <__sread+0x24>)
 8002844:	4013      	ands	r3, r2
 8002846:	81a3      	strh	r3, [r4, #12]
 8002848:	e7f9      	b.n	800283e <__sread+0x16>
 800284a:	46c0      	nop			; (mov r8, r8)
 800284c:	ffffefff 	.word	0xffffefff

08002850 <__swrite>:
 8002850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002852:	001f      	movs	r7, r3
 8002854:	898b      	ldrh	r3, [r1, #12]
 8002856:	0005      	movs	r5, r0
 8002858:	000c      	movs	r4, r1
 800285a:	0016      	movs	r6, r2
 800285c:	05db      	lsls	r3, r3, #23
 800285e:	d505      	bpl.n	800286c <__swrite+0x1c>
 8002860:	230e      	movs	r3, #14
 8002862:	5ec9      	ldrsh	r1, [r1, r3]
 8002864:	2200      	movs	r2, #0
 8002866:	2302      	movs	r3, #2
 8002868:	f000 f874 	bl	8002954 <_lseek_r>
 800286c:	89a3      	ldrh	r3, [r4, #12]
 800286e:	4a05      	ldr	r2, [pc, #20]	; (8002884 <__swrite+0x34>)
 8002870:	0028      	movs	r0, r5
 8002872:	4013      	ands	r3, r2
 8002874:	81a3      	strh	r3, [r4, #12]
 8002876:	0032      	movs	r2, r6
 8002878:	230e      	movs	r3, #14
 800287a:	5ee1      	ldrsh	r1, [r4, r3]
 800287c:	003b      	movs	r3, r7
 800287e:	f000 f81f 	bl	80028c0 <_write_r>
 8002882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002884:	ffffefff 	.word	0xffffefff

08002888 <__sseek>:
 8002888:	b570      	push	{r4, r5, r6, lr}
 800288a:	000c      	movs	r4, r1
 800288c:	250e      	movs	r5, #14
 800288e:	5f49      	ldrsh	r1, [r1, r5]
 8002890:	f000 f860 	bl	8002954 <_lseek_r>
 8002894:	89a3      	ldrh	r3, [r4, #12]
 8002896:	1c42      	adds	r2, r0, #1
 8002898:	d103      	bne.n	80028a2 <__sseek+0x1a>
 800289a:	4a05      	ldr	r2, [pc, #20]	; (80028b0 <__sseek+0x28>)
 800289c:	4013      	ands	r3, r2
 800289e:	81a3      	strh	r3, [r4, #12]
 80028a0:	bd70      	pop	{r4, r5, r6, pc}
 80028a2:	2280      	movs	r2, #128	; 0x80
 80028a4:	0152      	lsls	r2, r2, #5
 80028a6:	4313      	orrs	r3, r2
 80028a8:	81a3      	strh	r3, [r4, #12]
 80028aa:	6560      	str	r0, [r4, #84]	; 0x54
 80028ac:	e7f8      	b.n	80028a0 <__sseek+0x18>
 80028ae:	46c0      	nop			; (mov r8, r8)
 80028b0:	ffffefff 	.word	0xffffefff

080028b4 <__sclose>:
 80028b4:	b510      	push	{r4, lr}
 80028b6:	230e      	movs	r3, #14
 80028b8:	5ec9      	ldrsh	r1, [r1, r3]
 80028ba:	f000 f815 	bl	80028e8 <_close_r>
 80028be:	bd10      	pop	{r4, pc}

080028c0 <_write_r>:
 80028c0:	b570      	push	{r4, r5, r6, lr}
 80028c2:	0004      	movs	r4, r0
 80028c4:	0008      	movs	r0, r1
 80028c6:	0011      	movs	r1, r2
 80028c8:	001a      	movs	r2, r3
 80028ca:	2300      	movs	r3, #0
 80028cc:	4d05      	ldr	r5, [pc, #20]	; (80028e4 <_write_r+0x24>)
 80028ce:	602b      	str	r3, [r5, #0]
 80028d0:	f7fd fee2 	bl	8000698 <_write>
 80028d4:	1c43      	adds	r3, r0, #1
 80028d6:	d103      	bne.n	80028e0 <_write_r+0x20>
 80028d8:	682b      	ldr	r3, [r5, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d000      	beq.n	80028e0 <_write_r+0x20>
 80028de:	6023      	str	r3, [r4, #0]
 80028e0:	bd70      	pop	{r4, r5, r6, pc}
 80028e2:	46c0      	nop			; (mov r8, r8)
 80028e4:	200000a0 	.word	0x200000a0

080028e8 <_close_r>:
 80028e8:	2300      	movs	r3, #0
 80028ea:	b570      	push	{r4, r5, r6, lr}
 80028ec:	4d06      	ldr	r5, [pc, #24]	; (8002908 <_close_r+0x20>)
 80028ee:	0004      	movs	r4, r0
 80028f0:	0008      	movs	r0, r1
 80028f2:	602b      	str	r3, [r5, #0]
 80028f4:	f7fd feec 	bl	80006d0 <_close>
 80028f8:	1c43      	adds	r3, r0, #1
 80028fa:	d103      	bne.n	8002904 <_close_r+0x1c>
 80028fc:	682b      	ldr	r3, [r5, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d000      	beq.n	8002904 <_close_r+0x1c>
 8002902:	6023      	str	r3, [r4, #0]
 8002904:	bd70      	pop	{r4, r5, r6, pc}
 8002906:	46c0      	nop			; (mov r8, r8)
 8002908:	200000a0 	.word	0x200000a0

0800290c <_fstat_r>:
 800290c:	2300      	movs	r3, #0
 800290e:	b570      	push	{r4, r5, r6, lr}
 8002910:	4d06      	ldr	r5, [pc, #24]	; (800292c <_fstat_r+0x20>)
 8002912:	0004      	movs	r4, r0
 8002914:	0008      	movs	r0, r1
 8002916:	0011      	movs	r1, r2
 8002918:	602b      	str	r3, [r5, #0]
 800291a:	f7fd fee3 	bl	80006e4 <_fstat>
 800291e:	1c43      	adds	r3, r0, #1
 8002920:	d103      	bne.n	800292a <_fstat_r+0x1e>
 8002922:	682b      	ldr	r3, [r5, #0]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d000      	beq.n	800292a <_fstat_r+0x1e>
 8002928:	6023      	str	r3, [r4, #0]
 800292a:	bd70      	pop	{r4, r5, r6, pc}
 800292c:	200000a0 	.word	0x200000a0

08002930 <_isatty_r>:
 8002930:	2300      	movs	r3, #0
 8002932:	b570      	push	{r4, r5, r6, lr}
 8002934:	4d06      	ldr	r5, [pc, #24]	; (8002950 <_isatty_r+0x20>)
 8002936:	0004      	movs	r4, r0
 8002938:	0008      	movs	r0, r1
 800293a:	602b      	str	r3, [r5, #0]
 800293c:	f7fd fee0 	bl	8000700 <_isatty>
 8002940:	1c43      	adds	r3, r0, #1
 8002942:	d103      	bne.n	800294c <_isatty_r+0x1c>
 8002944:	682b      	ldr	r3, [r5, #0]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d000      	beq.n	800294c <_isatty_r+0x1c>
 800294a:	6023      	str	r3, [r4, #0]
 800294c:	bd70      	pop	{r4, r5, r6, pc}
 800294e:	46c0      	nop			; (mov r8, r8)
 8002950:	200000a0 	.word	0x200000a0

08002954 <_lseek_r>:
 8002954:	b570      	push	{r4, r5, r6, lr}
 8002956:	0004      	movs	r4, r0
 8002958:	0008      	movs	r0, r1
 800295a:	0011      	movs	r1, r2
 800295c:	001a      	movs	r2, r3
 800295e:	2300      	movs	r3, #0
 8002960:	4d05      	ldr	r5, [pc, #20]	; (8002978 <_lseek_r+0x24>)
 8002962:	602b      	str	r3, [r5, #0]
 8002964:	f7fd fed5 	bl	8000712 <_lseek>
 8002968:	1c43      	adds	r3, r0, #1
 800296a:	d103      	bne.n	8002974 <_lseek_r+0x20>
 800296c:	682b      	ldr	r3, [r5, #0]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d000      	beq.n	8002974 <_lseek_r+0x20>
 8002972:	6023      	str	r3, [r4, #0]
 8002974:	bd70      	pop	{r4, r5, r6, pc}
 8002976:	46c0      	nop			; (mov r8, r8)
 8002978:	200000a0 	.word	0x200000a0

0800297c <__malloc_lock>:
 800297c:	b510      	push	{r4, lr}
 800297e:	4802      	ldr	r0, [pc, #8]	; (8002988 <__malloc_lock+0xc>)
 8002980:	f7ff fd99 	bl	80024b6 <__retarget_lock_acquire_recursive>
 8002984:	bd10      	pop	{r4, pc}
 8002986:	46c0      	nop			; (mov r8, r8)
 8002988:	20000094 	.word	0x20000094

0800298c <__malloc_unlock>:
 800298c:	b510      	push	{r4, lr}
 800298e:	4802      	ldr	r0, [pc, #8]	; (8002998 <__malloc_unlock+0xc>)
 8002990:	f7ff fd92 	bl	80024b8 <__retarget_lock_release_recursive>
 8002994:	bd10      	pop	{r4, pc}
 8002996:	46c0      	nop			; (mov r8, r8)
 8002998:	20000094 	.word	0x20000094

0800299c <_read_r>:
 800299c:	b570      	push	{r4, r5, r6, lr}
 800299e:	0004      	movs	r4, r0
 80029a0:	0008      	movs	r0, r1
 80029a2:	0011      	movs	r1, r2
 80029a4:	001a      	movs	r2, r3
 80029a6:	2300      	movs	r3, #0
 80029a8:	4d05      	ldr	r5, [pc, #20]	; (80029c0 <_read_r+0x24>)
 80029aa:	602b      	str	r3, [r5, #0]
 80029ac:	f7fd fe57 	bl	800065e <_read>
 80029b0:	1c43      	adds	r3, r0, #1
 80029b2:	d103      	bne.n	80029bc <_read_r+0x20>
 80029b4:	682b      	ldr	r3, [r5, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d000      	beq.n	80029bc <_read_r+0x20>
 80029ba:	6023      	str	r3, [r4, #0]
 80029bc:	bd70      	pop	{r4, r5, r6, pc}
 80029be:	46c0      	nop			; (mov r8, r8)
 80029c0:	200000a0 	.word	0x200000a0

080029c4 <_init>:
 80029c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029c6:	46c0      	nop			; (mov r8, r8)
 80029c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ca:	bc08      	pop	{r3}
 80029cc:	469e      	mov	lr, r3
 80029ce:	4770      	bx	lr

080029d0 <_fini>:
 80029d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029d2:	46c0      	nop			; (mov r8, r8)
 80029d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029d6:	bc08      	pop	{r3}
 80029d8:	469e      	mov	lr, r3
 80029da:	4770      	bx	lr
