{"Source Block": ["hdl/library/common/ad_gt_common_1.v@89:99@HdlIdDef", "  output  [ 7:0]  up_drp_rxrate;\n\n  // internal registers\n\n  reg             up_drp_sel_int;\n  reg     [11:0]  up_drp_addr_int;\n  reg             up_drp_wr_int;\n  reg     [15:0]  up_drp_wdata_int;\n  reg     [15:0]  up_drp_rdata;\n  reg             up_drp_ready;\n  reg     [ 7:0]  up_drp_rxrate;\n"], "Clone Blocks": [["hdl/library/common/ad_gt_channel_1.v@182:192", "  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n  reg             up_drp_ready = 'd0;\n  reg     [ 7:0]  up_drp_rxrate = 'd0;\n\n  // internal signals\n"], ["hdl/library/common/ad_gt_common_1.v@90:100", "\n  // internal registers\n\n  reg             up_drp_sel_int;\n  reg     [11:0]  up_drp_addr_int;\n  reg             up_drp_wr_int;\n  reg     [15:0]  up_drp_wdata_int;\n  reg     [15:0]  up_drp_rdata;\n  reg             up_drp_ready;\n  reg     [ 7:0]  up_drp_rxrate;\n\n"], ["hdl/library/common/ad_gt_common_1.v@91:101", "  // internal registers\n\n  reg             up_drp_sel_int;\n  reg     [11:0]  up_drp_addr_int;\n  reg             up_drp_wr_int;\n  reg     [15:0]  up_drp_wdata_int;\n  reg     [15:0]  up_drp_rdata;\n  reg             up_drp_ready;\n  reg     [ 7:0]  up_drp_rxrate;\n\n  // internal wires\n"], ["hdl/library/common/ad_gt_common_1.v@88:98", "  input   [ 7:0]  up_drp_lanesel;\n  output  [ 7:0]  up_drp_rxrate;\n\n  // internal registers\n\n  reg             up_drp_sel_int;\n  reg     [11:0]  up_drp_addr_int;\n  reg             up_drp_wr_int;\n  reg     [15:0]  up_drp_wdata_int;\n  reg     [15:0]  up_drp_rdata;\n  reg             up_drp_ready;\n"]], "Diff Content": {"Delete": [[94, "  reg     [11:0]  up_drp_addr_int;\n"]], "Add": []}}