digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@pointer" {
"1010247" [label="(Call,s->aflag == MO_16)"];
"1001012" [label="(Call,s->aflag = aflag)"];
"1000999" [label="(Call,aflag = MO_32)"];
"1001004" [label="(Call,aflag = MO_16)"];
"1000959" [label="(Call,aflag = (prefixes & PREFIX_ADR ? MO_32 : MO_64))"];
"1010246" [label="(Call,s->aflag == MO_16\n                    || a.base < -1)"];
"1010242" [label="(Call,(prefixes & PREFIX_LOCK)\n                    || s->aflag == MO_16\n                    || a.base < -1)"];
"1010238" [label="(Call,reg >= 4\n                    || (prefixes & PREFIX_LOCK)\n                    || s->aflag == MO_16\n                    || a.base < -1)"];
"1010282" [label="(Call,gen_lea_v_seg(s, s->aflag, cpu_A0, a.def_seg, s->override))"];
"1010314" [label="(Call,CODE64(s))"];
"1010357" [label="(Call,gen_set_hflag(s, HF_MPX_IU_MASK))"];
"1010360" [label="(Call,gen_nop_modrm(env, s, modrm))"];
"1010317" [label="(Call,gen_helper_bndldx64(cpu_bndl[reg], cpu_env, cpu_A0, cpu_T0))"];
"1010324" [label="(Call,tcg_gen_ld_i64(cpu_bndu[reg], cpu_env,\n                                   offsetof(CPUX86State, mmx_t0.MMX_Q(0))))"];
"1010335" [label="(Call,gen_helper_bndldx32(cpu_bndu[reg], cpu_env, cpu_A0, cpu_T0))"];
"1010342" [label="(Call,tcg_gen_ext32u_i64(cpu_bndl[reg], cpu_bndu[reg]))"];
"1010349" [label="(Call,tcg_gen_shri_i64(cpu_bndu[reg], cpu_bndu[reg], 32))"];
"1000564" [label="(MethodParameterIn,CPUX86State *env)"];
"1000714" [label="(Call,s->override = R_GS)"];
"1010247" [label="(Call,s->aflag == MO_16)"];
"1001006" [label="(Identifier,MO_16)"];
"1000943" [label="(Call,CODE64(s))"];
"1010229" [label="(Block,)"];
"1010351" [label="(Identifier,cpu_bndu)"];
"1010283" [label="(Identifier,s)"];
"1010335" [label="(Call,gen_helper_bndldx32(cpu_bndu[reg], cpu_env, cpu_A0, cpu_T0))"];
"1010263" [label="(Identifier,a)"];
"1010326" [label="(Identifier,cpu_bndu)"];
"1010029" [label="(Call,modrm >> 3)"];
"1010243" [label="(Call,prefixes & PREFIX_LOCK)"];
"1010297" [label="(Identifier,a)"];
"1001025" [label="(Block,)"];
"1010254" [label="(Identifier,a)"];
"1010359" [label="(Identifier,HF_MPX_IU_MASK)"];
"1003778" [label="(Call,gen_lea_v_seg(s, s->aflag, ea, -1, -1))"];
"1010321" [label="(Identifier,cpu_env)"];
"1010314" [label="(Call,CODE64(s))"];
"1010317" [label="(Call,gen_helper_bndldx64(cpu_bndl[reg], cpu_env, cpu_A0, cpu_T0))"];
"1010350" [label="(Call,cpu_bndu[reg])"];
"1007924" [label="(Call,gen_op_add_reg_im(s->aflag, R_ECX, -1))"];
"1001019" [label="(Identifier,s)"];
"1010310" [label="(Call,tcg_gen_movi_tl(cpu_T0, 0))"];
"1001012" [label="(Call,s->aflag = aflag)"];
"1010239" [label="(Call,reg >= 4)"];
"1010132" [label="(Call,REX_B(s))"];
"1010313" [label="(ControlStructure,if (CODE64(s)))"];
"1008968" [label="(Call,s->aflag - 1)"];
"1010318" [label="(Call,cpu_bndl[reg])"];
"1010536" [label="(Call,s->aflag == MO_16)"];
"1007948" [label="(Call,gen_op_add_reg_im(s->aflag, R_ECX, -1))"];
"1001013" [label="(Call,s->aflag)"];
"1010242" [label="(Call,(prefixes & PREFIX_LOCK)\n                    || s->aflag == MO_16\n                    || a.base < -1)"];
"1000597" [label="(Call,s->override = -1)"];
"1010113" [label="(Call,s->aflag == MO_16)"];
"1010094" [label="(Call,gen_bndck(env, s, modrm, TCG_COND_GTU, notu))"];
"1000700" [label="(Call,s->override = R_ES)"];
"1010246" [label="(Call,s->aflag == MO_16\n                    || a.base < -1)"];
"1010248" [label="(Call,s->aflag)"];
"1010167" [label="(Call,gen_lea_modrm(env, s, modrm))"];
"1007047" [label="(Call,gen_lea_v_seg(s, s->aflag, cpu_A0, a.def_seg, s->override))"];
"1010363" [label="(Identifier,modrm)"];
"1010346" [label="(Call,cpu_bndu[reg])"];
"1010361" [label="(Identifier,env)"];
"1007963" [label="(Call,gen_op_jz_ecx(s->aflag, l1))"];
"1000707" [label="(Call,s->override = R_FS)"];
"1010353" [label="(Call,cpu_bndu[reg])"];
"1003881" [label="(Call,gen_extu(s->aflag, cpu_A0))"];
"1010340" [label="(Identifier,cpu_A0)"];
"1010291" [label="(Call,s->override)"];
"1010325" [label="(Call,cpu_bndu[reg])"];
"1010336" [label="(Call,cpu_bndu[reg])"];
"1000959" [label="(Call,aflag = (prefixes & PREFIX_ADR ? MO_32 : MO_64))"];
"1010005" [label="(Call,cpu_ldub_code(env, s->pc++))"];
"1009188" [label="(Call,s->aflag - 1)"];
"1010287" [label="(Identifier,cpu_A0)"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1010237" [label="(ControlStructure,if (reg >= 4\n                    || (prefixes & PREFIX_LOCK)\n                    || s->aflag == MO_16\n                    || a.base < -1))"];
"1010055" [label="(Call,gen_bndck(env, s, modrm, TCG_COND_LTU, cpu_bndl[reg]))"];
"1010358" [label="(Identifier,s)"];
"1010221" [label="(Call,gen_set_hflag(s, HF_MPX_IU_MASK))"];
"1010329" [label="(Call,offsetof(CPUX86State, mmx_t0.MMX_Q(0)))"];
"1010282" [label="(Call,gen_lea_v_seg(s, s->aflag, cpu_A0, a.def_seg, s->override))"];
"1010360" [label="(Call,gen_nop_modrm(env, s, modrm))"];
"1010251" [label="(Identifier,MO_16)"];
"1003826" [label="(Call,insn_get(env, s, s->aflag))"];
"1010415" [label="(Call,s->aflag == MO_16)"];
"1010356" [label="(Literal,32)"];
"1000961" [label="(Call,prefixes & PREFIX_ADR ? MO_32 : MO_64)"];
"1010364" [label="(ControlStructure,break;)"];
"1000998" [label="(Block,)"];
"1001003" [label="(Block,)"];
"1010267" [label="(Call,tcg_gen_addi_tl(cpu_A0, cpu_regs[a.base], a.disp))"];
"1010344" [label="(Identifier,cpu_bndl)"];
"1010288" [label="(Call,a.def_seg)"];
"1001009" [label="(Identifier,s)"];
"1001004" [label="(Call,aflag = MO_16)"];
"1000945" [label="(Block,)"];
"1010279" [label="(Call,tcg_gen_movi_tl(cpu_A0, 0))"];
"1010334" [label="(Block,)"];
"1010510" [label="(Call,s->aflag == MO_16)"];
"1010341" [label="(Identifier,cpu_T0)"];
"1010349" [label="(Call,tcg_gen_shri_i64(cpu_bndu[reg], cpu_bndu[reg], 32))"];
"1000567" [label="(Block,)"];
"1010238" [label="(Call,reg >= 4\n                    || (prefixes & PREFIX_LOCK)\n                    || s->aflag == MO_16\n                    || a.base < -1)"];
"1000999" [label="(Call,aflag = MO_32)"];
"1009016" [label="(Call,s->aflag - 1)"];
"1010343" [label="(Call,cpu_bndl[reg])"];
"1000679" [label="(Call,s->override = R_CS)"];
"1010252" [label="(Call,a.base < -1)"];
"1010231" [label="(Call,a = gen_lea_modrm_0(env, s, modrm))"];
"1010342" [label="(Call,tcg_gen_ext32u_i64(cpu_bndl[reg], cpu_bndu[reg]))"];
"1010233" [label="(Call,gen_lea_modrm_0(env, s, modrm))"];
"1000686" [label="(Call,s->override = R_SS)"];
"1010322" [label="(Identifier,cpu_A0)"];
"1000960" [label="(Identifier,aflag)"];
"1010003" [label="(Call,modrm = cpu_ldub_code(env, s->pc++))"];
"1000693" [label="(Call,s->override = R_DS)"];
"1010284" [label="(Call,s->aflag)"];
"1010362" [label="(Identifier,s)"];
"1010315" [label="(Identifier,s)"];
"1010702" [label="(Call,gen_lea_v_seg(s, s->aflag, cpu_A0, a.def_seg, s->override))"];
"1008886" [label="(Call,s->aflag - 1)"];
"1000565" [label="(MethodParameterIn,DisasContext *s)"];
"1008582" [label="(Call,gen_extu(s->aflag, cpu_A0))"];
"1010323" [label="(Identifier,cpu_T0)"];
"1010667" [label="(Call,s->aflag == MO_16)"];
"1001005" [label="(Identifier,aflag)"];
"1010048" [label="(Call,s->aflag == MO_16)"];
"1001001" [label="(Identifier,MO_32)"];
"1010324" [label="(Call,tcg_gen_ld_i64(cpu_bndu[reg], cpu_env,\n                                   offsetof(CPUX86State, mmx_t0.MMX_Q(0))))"];
"1010259" [label="(ControlStructure,goto illegal_op;)"];
"1010319" [label="(Identifier,cpu_bndl)"];
"1010316" [label="(Block,)"];
"1010078" [label="(Call,s->aflag == MO_16)"];
"1001016" [label="(Identifier,aflag)"];
"1001000" [label="(Identifier,aflag)"];
"1010339" [label="(Identifier,cpu_env)"];
"1010357" [label="(Call,gen_set_hflag(s, HF_MPX_IU_MASK))"];
"1010129" [label="(Call,modrm & 7)"];
"1010337" [label="(Identifier,cpu_bndu)"];
"1010328" [label="(Identifier,cpu_env)"];
"1010301" [label="(Call,tcg_gen_mov_tl(cpu_T0, cpu_regs[a.index]))"];
"1010247" -> "1010246"  [label="AST: "];
"1010247" -> "1010251"  [label="CFG: "];
"1010248" -> "1010247"  [label="AST: "];
"1010251" -> "1010247"  [label="AST: "];
"1010254" -> "1010247"  [label="CFG: "];
"1010246" -> "1010247"  [label="CFG: "];
"1010247" -> "1011840"  [label="DDG: MO_16"];
"1010247" -> "1011840"  [label="DDG: s->aflag"];
"1010247" -> "1010246"  [label="DDG: s->aflag"];
"1010247" -> "1010246"  [label="DDG: MO_16"];
"1001012" -> "1010247"  [label="DDG: s->aflag"];
"1010247" -> "1010282"  [label="DDG: s->aflag"];
"1001012" -> "1000567"  [label="AST: "];
"1001012" -> "1001016"  [label="CFG: "];
"1001013" -> "1001012"  [label="AST: "];
"1001016" -> "1001012"  [label="AST: "];
"1001019" -> "1001012"  [label="CFG: "];
"1001012" -> "1011840"  [label="DDG: aflag"];
"1001012" -> "1011840"  [label="DDG: s->aflag"];
"1000999" -> "1001012"  [label="DDG: aflag"];
"1001004" -> "1001012"  [label="DDG: aflag"];
"1000959" -> "1001012"  [label="DDG: aflag"];
"1001012" -> "1003778"  [label="DDG: s->aflag"];
"1001012" -> "1003826"  [label="DDG: s->aflag"];
"1001012" -> "1003881"  [label="DDG: s->aflag"];
"1001012" -> "1007047"  [label="DDG: s->aflag"];
"1001012" -> "1007924"  [label="DDG: s->aflag"];
"1001012" -> "1007948"  [label="DDG: s->aflag"];
"1001012" -> "1007963"  [label="DDG: s->aflag"];
"1001012" -> "1008582"  [label="DDG: s->aflag"];
"1001012" -> "1008886"  [label="DDG: s->aflag"];
"1001012" -> "1008968"  [label="DDG: s->aflag"];
"1001012" -> "1009016"  [label="DDG: s->aflag"];
"1001012" -> "1009188"  [label="DDG: s->aflag"];
"1001012" -> "1010048"  [label="DDG: s->aflag"];
"1001012" -> "1010078"  [label="DDG: s->aflag"];
"1001012" -> "1010113"  [label="DDG: s->aflag"];
"1001012" -> "1010282"  [label="DDG: s->aflag"];
"1001012" -> "1010415"  [label="DDG: s->aflag"];
"1001012" -> "1010510"  [label="DDG: s->aflag"];
"1001012" -> "1010536"  [label="DDG: s->aflag"];
"1001012" -> "1010667"  [label="DDG: s->aflag"];
"1001012" -> "1010702"  [label="DDG: s->aflag"];
"1000999" -> "1000998"  [label="AST: "];
"1000999" -> "1001001"  [label="CFG: "];
"1001000" -> "1000999"  [label="AST: "];
"1001001" -> "1000999"  [label="AST: "];
"1001009" -> "1000999"  [label="CFG: "];
"1000999" -> "1011840"  [label="DDG: MO_32"];
"1001004" -> "1001003"  [label="AST: "];
"1001004" -> "1001006"  [label="CFG: "];
"1001005" -> "1001004"  [label="AST: "];
"1001006" -> "1001004"  [label="AST: "];
"1001009" -> "1001004"  [label="CFG: "];
"1001004" -> "1011840"  [label="DDG: MO_16"];
"1000959" -> "1000945"  [label="AST: "];
"1000959" -> "1000961"  [label="CFG: "];
"1000960" -> "1000959"  [label="AST: "];
"1000961" -> "1000959"  [label="AST: "];
"1001009" -> "1000959"  [label="CFG: "];
"1000959" -> "1011840"  [label="DDG: prefixes & PREFIX_ADR ? MO_32 : MO_64"];
"1010246" -> "1010242"  [label="AST: "];
"1010246" -> "1010252"  [label="CFG: "];
"1010252" -> "1010246"  [label="AST: "];
"1010242" -> "1010246"  [label="CFG: "];
"1010246" -> "1011840"  [label="DDG: a.base < -1"];
"1010246" -> "1011840"  [label="DDG: s->aflag == MO_16"];
"1010246" -> "1010242"  [label="DDG: s->aflag == MO_16"];
"1010246" -> "1010242"  [label="DDG: a.base < -1"];
"1010252" -> "1010246"  [label="DDG: a.base"];
"1010252" -> "1010246"  [label="DDG: -1"];
"1010242" -> "1010238"  [label="AST: "];
"1010242" -> "1010243"  [label="CFG: "];
"1010243" -> "1010242"  [label="AST: "];
"1010238" -> "1010242"  [label="CFG: "];
"1010242" -> "1011840"  [label="DDG: prefixes & PREFIX_LOCK"];
"1010242" -> "1011840"  [label="DDG: s->aflag == MO_16\n                    || a.base < -1"];
"1010242" -> "1010238"  [label="DDG: prefixes & PREFIX_LOCK"];
"1010242" -> "1010238"  [label="DDG: s->aflag == MO_16\n                    || a.base < -1"];
"1010243" -> "1010242"  [label="DDG: prefixes"];
"1010243" -> "1010242"  [label="DDG: PREFIX_LOCK"];
"1010238" -> "1010237"  [label="AST: "];
"1010238" -> "1010239"  [label="CFG: "];
"1010239" -> "1010238"  [label="AST: "];
"1010259" -> "1010238"  [label="CFG: "];
"1010263" -> "1010238"  [label="CFG: "];
"1010238" -> "1011840"  [label="DDG: (prefixes & PREFIX_LOCK)\n                    || s->aflag == MO_16\n                    || a.base < -1"];
"1010238" -> "1011840"  [label="DDG: reg >= 4"];
"1010238" -> "1011840"  [label="DDG: reg >= 4\n                    || (prefixes & PREFIX_LOCK)\n                    || s->aflag == MO_16\n                    || a.base < -1"];
"1010239" -> "1010238"  [label="DDG: reg"];
"1010239" -> "1010238"  [label="DDG: 4"];
"1010282" -> "1010229"  [label="AST: "];
"1010282" -> "1010291"  [label="CFG: "];
"1010283" -> "1010282"  [label="AST: "];
"1010284" -> "1010282"  [label="AST: "];
"1010287" -> "1010282"  [label="AST: "];
"1010288" -> "1010282"  [label="AST: "];
"1010291" -> "1010282"  [label="AST: "];
"1010297" -> "1010282"  [label="CFG: "];
"1010282" -> "1011840"  [label="DDG: a.def_seg"];
"1010282" -> "1011840"  [label="DDG: s->aflag"];
"1010282" -> "1011840"  [label="DDG: s->override"];
"1010282" -> "1011840"  [label="DDG: gen_lea_v_seg(s, s->aflag, cpu_A0, a.def_seg, s->override)"];
"1010233" -> "1010282"  [label="DDG: s"];
"1000565" -> "1010282"  [label="DDG: s"];
"1010279" -> "1010282"  [label="DDG: cpu_A0"];
"1010267" -> "1010282"  [label="DDG: cpu_A0"];
"1010231" -> "1010282"  [label="DDG: a"];
"1000714" -> "1010282"  [label="DDG: s->override"];
"1000597" -> "1010282"  [label="DDG: s->override"];
"1000679" -> "1010282"  [label="DDG: s->override"];
"1000707" -> "1010282"  [label="DDG: s->override"];
"1000700" -> "1010282"  [label="DDG: s->override"];
"1000686" -> "1010282"  [label="DDG: s->override"];
"1000693" -> "1010282"  [label="DDG: s->override"];
"1010282" -> "1010314"  [label="DDG: s"];
"1010282" -> "1010317"  [label="DDG: cpu_A0"];
"1010282" -> "1010335"  [label="DDG: cpu_A0"];
"1010314" -> "1010313"  [label="AST: "];
"1010314" -> "1010315"  [label="CFG: "];
"1010315" -> "1010314"  [label="AST: "];
"1010319" -> "1010314"  [label="CFG: "];
"1010337" -> "1010314"  [label="CFG: "];
"1010314" -> "1011840"  [label="DDG: CODE64(s)"];
"1000565" -> "1010314"  [label="DDG: s"];
"1010314" -> "1010357"  [label="DDG: s"];
"1010357" -> "1010229"  [label="AST: "];
"1010357" -> "1010359"  [label="CFG: "];
"1010358" -> "1010357"  [label="AST: "];
"1010359" -> "1010357"  [label="AST: "];
"1010361" -> "1010357"  [label="CFG: "];
"1010357" -> "1011840"  [label="DDG: gen_set_hflag(s, HF_MPX_IU_MASK)"];
"1010357" -> "1011840"  [label="DDG: HF_MPX_IU_MASK"];
"1000565" -> "1010357"  [label="DDG: s"];
"1010357" -> "1010360"  [label="DDG: s"];
"1010360" -> "1001025"  [label="AST: "];
"1010360" -> "1010363"  [label="CFG: "];
"1010361" -> "1010360"  [label="AST: "];
"1010362" -> "1010360"  [label="AST: "];
"1010363" -> "1010360"  [label="AST: "];
"1010364" -> "1010360"  [label="CFG: "];
"1010360" -> "1011840"  [label="DDG: env"];
"1010360" -> "1011840"  [label="DDG: modrm"];
"1010360" -> "1011840"  [label="DDG: gen_nop_modrm(env, s, modrm)"];
"1010360" -> "1011840"  [label="DDG: s"];
"1010094" -> "1010360"  [label="DDG: env"];
"1010094" -> "1010360"  [label="DDG: s"];
"1010094" -> "1010360"  [label="DDG: modrm"];
"1010233" -> "1010360"  [label="DDG: env"];
"1010233" -> "1010360"  [label="DDG: modrm"];
"1010167" -> "1010360"  [label="DDG: env"];
"1010167" -> "1010360"  [label="DDG: modrm"];
"1010005" -> "1010360"  [label="DDG: env"];
"1010055" -> "1010360"  [label="DDG: env"];
"1010055" -> "1010360"  [label="DDG: s"];
"1010055" -> "1010360"  [label="DDG: modrm"];
"1000564" -> "1010360"  [label="DDG: env"];
"1010132" -> "1010360"  [label="DDG: s"];
"1010221" -> "1010360"  [label="DDG: s"];
"1000943" -> "1010360"  [label="DDG: s"];
"1000565" -> "1010360"  [label="DDG: s"];
"1010003" -> "1010360"  [label="DDG: modrm"];
"1010129" -> "1010360"  [label="DDG: modrm"];
"1010029" -> "1010360"  [label="DDG: modrm"];
"1010317" -> "1010316"  [label="AST: "];
"1010317" -> "1010323"  [label="CFG: "];
"1010318" -> "1010317"  [label="AST: "];
"1010321" -> "1010317"  [label="AST: "];
"1010322" -> "1010317"  [label="AST: "];
"1010323" -> "1010317"  [label="AST: "];
"1010326" -> "1010317"  [label="CFG: "];
"1010317" -> "1011840"  [label="DDG: cpu_T0"];
"1010317" -> "1011840"  [label="DDG: gen_helper_bndldx64(cpu_bndl[reg], cpu_env, cpu_A0, cpu_T0)"];
"1010317" -> "1011840"  [label="DDG: cpu_bndl[reg]"];
"1010317" -> "1011840"  [label="DDG: cpu_A0"];
"1010310" -> "1010317"  [label="DDG: cpu_T0"];
"1010301" -> "1010317"  [label="DDG: cpu_T0"];
"1010317" -> "1010324"  [label="DDG: cpu_env"];
"1010324" -> "1010316"  [label="AST: "];
"1010324" -> "1010329"  [label="CFG: "];
"1010325" -> "1010324"  [label="AST: "];
"1010328" -> "1010324"  [label="AST: "];
"1010329" -> "1010324"  [label="AST: "];
"1010358" -> "1010324"  [label="CFG: "];
"1010324" -> "1011840"  [label="DDG: cpu_bndu[reg]"];
"1010324" -> "1011840"  [label="DDG: cpu_env"];
"1010324" -> "1011840"  [label="DDG: tcg_gen_ld_i64(cpu_bndu[reg], cpu_env,\n                                   offsetof(CPUX86State, mmx_t0.MMX_Q(0)))"];
"1010324" -> "1011840"  [label="DDG: offsetof(CPUX86State, mmx_t0.MMX_Q(0))"];
"1010329" -> "1010324"  [label="DDG: CPUX86State"];
"1010329" -> "1010324"  [label="DDG: mmx_t0.MMX_Q(0)"];
"1010335" -> "1010334"  [label="AST: "];
"1010335" -> "1010341"  [label="CFG: "];
"1010336" -> "1010335"  [label="AST: "];
"1010339" -> "1010335"  [label="AST: "];
"1010340" -> "1010335"  [label="AST: "];
"1010341" -> "1010335"  [label="AST: "];
"1010344" -> "1010335"  [label="CFG: "];
"1010335" -> "1011840"  [label="DDG: cpu_env"];
"1010335" -> "1011840"  [label="DDG: gen_helper_bndldx32(cpu_bndu[reg], cpu_env, cpu_A0, cpu_T0)"];
"1010335" -> "1011840"  [label="DDG: cpu_A0"];
"1010335" -> "1011840"  [label="DDG: cpu_T0"];
"1010310" -> "1010335"  [label="DDG: cpu_T0"];
"1010301" -> "1010335"  [label="DDG: cpu_T0"];
"1010335" -> "1010342"  [label="DDG: cpu_bndu[reg]"];
"1010342" -> "1010334"  [label="AST: "];
"1010342" -> "1010346"  [label="CFG: "];
"1010343" -> "1010342"  [label="AST: "];
"1010346" -> "1010342"  [label="AST: "];
"1010351" -> "1010342"  [label="CFG: "];
"1010342" -> "1011840"  [label="DDG: cpu_bndl[reg]"];
"1010342" -> "1011840"  [label="DDG: tcg_gen_ext32u_i64(cpu_bndl[reg], cpu_bndu[reg])"];
"1010342" -> "1010349"  [label="DDG: cpu_bndu[reg]"];
"1010349" -> "1010334"  [label="AST: "];
"1010349" -> "1010356"  [label="CFG: "];
"1010350" -> "1010349"  [label="AST: "];
"1010353" -> "1010349"  [label="AST: "];
"1010356" -> "1010349"  [label="AST: "];
"1010358" -> "1010349"  [label="CFG: "];
"1010349" -> "1011840"  [label="DDG: cpu_bndu[reg]"];
"1010349" -> "1011840"  [label="DDG: tcg_gen_shri_i64(cpu_bndu[reg], cpu_bndu[reg], 32)"];
}
