#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Tue Jan 14 18:45:06 2020
# Process ID: 6616
# Current directory: J:/ECEN 323 Labs/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11880 J:\ECEN 323 Labs\project_2\project_2.xpr
# Log file: J:/ECEN 323 Labs/project_2/vivado.log
# Journal file: J:/ECEN 323 Labs/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {J:/ECEN 323 Labs/project_2/project_2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 793.215 ; gain = 121.719
update_compile_order -fileset sources_1
set_property top vga_timing [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_vga_timing [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'J:/ECEN 323 Labs/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_timing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'J:/ECEN 323 Labs/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_timing_vlog.prj"
"xvhdl --incr --relax -prj tb_vga_timing_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'J:/ECEN 323 Labs/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 617541cab61b42e3bfe1a6fbb8a27250 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_timing_behav xil_defaultlib.tb_vga_timing xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 617541cab61b42e3bfe1a6fbb8a27250 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_timing_behav xil_defaultlib.tb_vga_timing xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.vga_timing
Compiling architecture testbench of entity xil_defaultlib.tb_vga_timing
Built simulation snapshot tb_vga_timing_behav

****** Webtalk v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source J:/ECEN -notrace
couldn't read file "J:/ECEN": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 14 18:46:52 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 906.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'J:/ECEN 323 Labs/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_vga_timing_behav -key {Behavioral:sim_1:Functional:tb_vga_timing} -tclbatch {tb_vga_timing.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_vga_timing.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_vga_timing_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 906.098 ; gain = 0.000
run all
Note: --- Done  ---
Time: 32354495 ns  Iteration: 4  Process: /tb_vga_timing/line__130  File: J:/ECEN 323 Labs/project_2/tb_vga_timing.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:35 ; elapsed = 00:02:38 . Memory (MB): peak = 906.098 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 906.098 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 18:49:59 2020...
