

================================================================
== Vitis HLS Report for 'multi_stage_mul_x0'
================================================================
* Date:           Thu Dec 12 16:24:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.969 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |temp_V_multi_stage_mul_x0_add_m_fu_64            |multi_stage_mul_x0_add_m         |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret5_multi_stage_mul_x0_update_m_t_a_fu_71  |multi_stage_mul_x0_update_m_t_a  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-------------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_130_1  |      129|      129|         2|          1|          1|   129|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    265|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|     398|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     398|    370|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------+---------+----+---+-----+-----+
    |                     Instance                    |              Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------------------+---------------------------------+---------+----+---+-----+-----+
    |temp_V_multi_stage_mul_x0_add_m_fu_64            |multi_stage_mul_x0_add_m         |        0|   0|  0|  265|    0|
    |call_ret5_multi_stage_mul_x0_update_m_t_a_fu_71  |multi_stage_mul_x0_update_m_t_a  |        0|   0|  0|    0|    0|
    +-------------------------------------------------+---------------------------------+---------+----+---+-----+-----+
    |Total                                            |                                 |        0|   0|  0|  265|    0|
    +-------------------------------------------------+---------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_112_p2         |         +|   0|  0|  15|           8|           1|
    |icmp_ln130_fu_106_p2  |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  28|          17|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |a_buf_0_fu_44                |   9|          2|  129|        258|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|    8|         16|
    |ap_sig_allocacmp_m_V_1_load  |  14|          3|  129|        387|
    |i_fu_36                      |   9|          2|    8|         16|
    |m_V_1_fu_40                  |   9|          2|  129|        258|
    |t_V_1_fu_48                  |   9|          2|  129|        258|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  77|         17|  534|       1197|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |a_buf_0_fu_44            |  129|   0|  129|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_36                  |    8|   0|    8|          0|
    |m_V_1_fu_40              |  129|   0|  129|          0|
    |t_V_1_fu_48              |  129|   0|  129|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  398|   0|  398|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  multi_stage_mul_x0|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  multi_stage_mul_x0|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  multi_stage_mul_x0|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  multi_stage_mul_x0|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  multi_stage_mul_x0|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  multi_stage_mul_x0|  return value|
|ap_return  |  out|  129|  ap_ctrl_hs|  multi_stage_mul_x0|  return value|
|a          |   in|  128|     ap_none|                   a|        scalar|
|b          |   in|  129|     ap_none|                   b|        scalar|
+-----------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'm_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_buf_0 = alloca i32 1"   --->   Operation 7 'alloca' 'a_buf_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t_V_1 = alloca i32 1"   --->   Operation 8 'alloca' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_read = read i129 @_ssdm_op_Read.ap_auto.i129, i129 %b"   --->   Operation 9 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %a"   --->   Operation 10 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_cast = zext i128 %a_read"   --->   Operation 11 'zext' 'a_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln130 = store i129 %b_read, i129 %t_V_1" [rsa.cpp:130]   --->   Operation 12 'store' 'store_ln130' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln130 = store i129 %a_cast, i129 %a_buf_0" [rsa.cpp:130]   --->   Operation 13 'store' 'store_ln130' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln130 = store i129 0, i129 %m_V_1" [rsa.cpp:130]   --->   Operation 14 'store' 'store_ln130' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln130 = store i8 0, i8 %i" [rsa.cpp:130]   --->   Operation 15 'store' 'store_ln130' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.inc" [rsa.cpp:130]   --->   Operation 16 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [rsa.cpp:130]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.55ns)   --->   "%icmp_ln130 = icmp_eq  i8 %i_1, i8 129" [rsa.cpp:130]   --->   Operation 18 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 129, i64 129, i64 129"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%i_2 = add i8 %i_1, i8 1" [rsa.cpp:130]   --->   Operation 20 'add' 'i_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.inc.split, void %for.end" [rsa.cpp:130]   --->   Operation 21 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln130 = store i8 %i_2, i8 %i" [rsa.cpp:130]   --->   Operation 22 'store' 'store_ln130' <Predicate = (!icmp_ln130)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%m_V_1_load = load i129 %m_V_1" [rsa.cpp:136]   --->   Operation 39 'load' 'm_V_1_load' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln136 = ret i129 %m_V_1_load" [rsa.cpp:136]   --->   Operation 40 'ret' 'ret_ln136' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.96>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%m_V_1_load_1 = load i129 %m_V_1" [rsa.cpp:132]   --->   Operation 23 'load' 'm_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%a_buf_0_load = load i129 %a_buf_0" [rsa.cpp:130]   --->   Operation 24 'load' 'a_buf_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%t_V_1_load = load i129 %t_V_1" [rsa.cpp:130]   --->   Operation 25 'load' 't_V_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i129 %t_V_1_load" [rsa.cpp:130]   --->   Operation 26 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i129 %a_buf_0_load" [rsa.cpp:130]   --->   Operation 27 'trunc' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln131 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [rsa.cpp:131]   --->   Operation 28 'specpipeline' 'specpipeline_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [rsa.cpp:130]   --->   Operation 29 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (5.38ns)   --->   "%temp_V = call i129 @multi_stage_mul_x0_add_m, i1 %trunc_ln130_1, i129 %m_V_1_load_1, i129 %t_V_1_load" [rsa.cpp:132]   --->   Operation 30 'call' 'temp_V' <Predicate = true> <Delay = 5.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%call_ret5 = call i387 @multi_stage_mul_x0_update_m_t_a, i129 %temp_V, i128 %trunc_ln130, i129 %a_buf_0_load" [rsa.cpp:133]   --->   Operation 31 'call' 'call_ret5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%m_V = extractvalue i387 %call_ret5" [rsa.cpp:133]   --->   Operation 32 'extractvalue' 'm_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%t_V = extractvalue i387 %call_ret5" [rsa.cpp:133]   --->   Operation 33 'extractvalue' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%a_buf_ret = extractvalue i387 %call_ret5" [rsa.cpp:133]   --->   Operation 34 'extractvalue' 'a_buf_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln130 = store i129 %t_V, i129 %t_V_1" [rsa.cpp:130]   --->   Operation 35 'store' 'store_ln130' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln130 = store i129 %a_buf_ret, i129 %a_buf_0" [rsa.cpp:130]   --->   Operation 36 'store' 'store_ln130' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln130 = store i129 %m_V, i129 %m_V_1" [rsa.cpp:130]   --->   Operation 37 'store' 'store_ln130' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.inc" [rsa.cpp:130]   --->   Operation 38 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010]
m_V_1              (alloca           ) [ 011]
a_buf_0            (alloca           ) [ 011]
t_V_1              (alloca           ) [ 011]
b_read             (read             ) [ 000]
a_read             (read             ) [ 000]
a_cast             (zext             ) [ 000]
store_ln130        (store            ) [ 000]
store_ln130        (store            ) [ 000]
store_ln130        (store            ) [ 000]
store_ln130        (store            ) [ 000]
br_ln130           (br               ) [ 000]
i_1                (load             ) [ 000]
icmp_ln130         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
i_2                (add              ) [ 000]
br_ln130           (br               ) [ 000]
store_ln130        (store            ) [ 000]
m_V_1_load_1       (load             ) [ 000]
a_buf_0_load       (load             ) [ 000]
t_V_1_load         (load             ) [ 000]
trunc_ln130        (trunc            ) [ 000]
trunc_ln130_1      (trunc            ) [ 000]
specpipeline_ln131 (specpipeline     ) [ 000]
specloopname_ln130 (specloopname     ) [ 000]
temp_V             (call             ) [ 000]
call_ret5          (call             ) [ 000]
m_V                (extractvalue     ) [ 000]
t_V                (extractvalue     ) [ 000]
a_buf_ret          (extractvalue     ) [ 000]
store_ln130        (store            ) [ 000]
store_ln130        (store            ) [ 000]
store_ln130        (store            ) [ 000]
br_ln130           (br               ) [ 000]
m_V_1_load         (load             ) [ 000]
ret_ln136          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i129"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_stage_mul_x0_add_m"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_stage_mul_x0_update_m_t_a"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="m_V_1_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="a_buf_0_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_buf_0/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="t_V_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="b_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="129" slack="0"/>
<pin id="54" dir="0" index="1" bw="129" slack="0"/>
<pin id="55" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="a_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="128" slack="0"/>
<pin id="60" dir="0" index="1" bw="128" slack="0"/>
<pin id="61" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="temp_V_multi_stage_mul_x0_add_m_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="129" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="129" slack="0"/>
<pin id="68" dir="0" index="3" bw="129" slack="0"/>
<pin id="69" dir="1" index="4" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp_V/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="call_ret5_multi_stage_mul_x0_update_m_t_a_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="387" slack="0"/>
<pin id="73" dir="0" index="1" bw="129" slack="0"/>
<pin id="74" dir="0" index="2" bw="128" slack="0"/>
<pin id="75" dir="0" index="3" bw="129" slack="0"/>
<pin id="76" dir="1" index="4" bw="387" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret5/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="a_cast_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="128" slack="0"/>
<pin id="81" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_cast/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln130_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="129" slack="0"/>
<pin id="85" dir="0" index="1" bw="129" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln130_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="128" slack="0"/>
<pin id="90" dir="0" index="1" bw="129" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln130_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="129" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln130_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_1_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln130_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln130_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="m_V_1_load_1_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="129" slack="1"/>
<pin id="125" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_1_load_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="a_buf_0_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="129" slack="1"/>
<pin id="129" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_buf_0_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="t_V_1_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="129" slack="1"/>
<pin id="133" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln130_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="129" slack="0"/>
<pin id="137" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln130_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="129" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="m_V_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="387" slack="0"/>
<pin id="147" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="m_V/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="t_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="387" slack="0"/>
<pin id="151" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="a_buf_ret_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="387" slack="0"/>
<pin id="155" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="a_buf_ret/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln130_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="129" slack="0"/>
<pin id="159" dir="0" index="1" bw="129" slack="1"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln130_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="129" slack="0"/>
<pin id="164" dir="0" index="1" bw="129" slack="1"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln130_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="129" slack="0"/>
<pin id="169" dir="0" index="1" bw="129" slack="1"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="m_V_1_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="129" slack="0"/>
<pin id="174" dir="1" index="1" bw="129" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_1_load/1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="182" class="1005" name="m_V_1_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="129" slack="0"/>
<pin id="184" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opset="m_V_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="a_buf_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="129" slack="0"/>
<pin id="192" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opset="a_buf_0 "/>
</bind>
</comp>

<comp id="197" class="1005" name="t_V_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="129" slack="0"/>
<pin id="199" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="64" pin="4"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="58" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="52" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="123" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="130"><net_src comp="127" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="134"><net_src comp="131" pin="1"/><net_sink comp="64" pin=3"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="143"><net_src comp="127" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="148"><net_src comp="71" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="71" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="71" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="149" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="153" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="145" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="36" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="185"><net_src comp="40" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="193"><net_src comp="44" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="200"><net_src comp="48" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="157" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: multi_stage_mul_x0 : a | {1 }
	Port: multi_stage_mul_x0 : b | {1 }
  - Chain level:
	State 1
		store_ln130 : 1
		store_ln130 : 1
		store_ln130 : 1
		i_1 : 1
		icmp_ln130 : 2
		i_2 : 2
		br_ln130 : 3
		store_ln130 : 3
		m_V_1_load : 1
		ret_ln136 : 2
	State 2
		trunc_ln130 : 1
		trunc_ln130_1 : 1
		temp_V : 2
		call_ret5 : 3
		m_V : 4
		t_V : 4
		a_buf_ret : 4
		store_ln130 : 5
		store_ln130 : 5
		store_ln130 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|   call   |      temp_V_multi_stage_mul_x0_add_m_fu_64      |    0    |   265   |
|          | call_ret5_multi_stage_mul_x0_update_m_t_a_fu_71 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|    add   |                    i_2_fu_112                   |    0    |    15   |
|----------|-------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln130_fu_106                |    0    |    11   |
|----------|-------------------------------------------------|---------|---------|
|   read   |                b_read_read_fu_52                |    0    |    0    |
|          |                a_read_read_fu_58                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   zext   |                   a_cast_fu_79                  |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   trunc  |                trunc_ln130_fu_135               |    0    |    0    |
|          |               trunc_ln130_1_fu_140              |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                    m_V_fu_145                   |    0    |    0    |
|extractvalue|                    t_V_fu_149                   |    0    |    0    |
|          |                 a_buf_ret_fu_153                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |    0    |   291   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|a_buf_0_reg_190|   129  |
|   i_reg_175   |    8   |
| m_V_1_reg_182 |   129  |
| t_V_1_reg_197 |   129  |
+---------------+--------+
|     Total     |   395  |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   291  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   395  |    -   |
+-----------+--------+--------+
|   Total   |   395  |   291  |
+-----------+--------+--------+
