$date
	Fri May 24 20:19:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module forloop_tb $end
$var wire 1 ! error $end
$var wire 3 " crc_out [2:0] $end
$var reg 3 # crc_in [2:0] $end
$var reg 7 $ data [6:0] $end
$var reg 1 % gen_check $end
$scope module u0 $end
$var wire 3 & crc_in [2:0] $end
$var wire 7 ' data_in [6:0] $end
$var wire 1 % gen_check $end
$var reg 7 ( crc [6:0] $end
$var reg 1 ! crc_error $end
$var reg 3 ) crc_out [2:0] $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 *
b101 )
b101 (
b1011000 '
b0 &
1%
b1011000 $
b0 #
b101 "
0!
$end
#10
b0 "
b0 )
b10 *
b0 (
b101 #
b101 &
0%
#20
1!
b10 *
b1 (
b100 #
b100 &
#120
