

================================================================
== Vivado HLS Report for 'ddr_to_axis_reader'
================================================================
* Date:           Wed Aug 23 16:40:28 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        DDR_TO_AXIS_READER_AXILITE
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.00|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                        |     ?|     ?|      4620|          -|          -|     ?|    no    |
        | + memcpy.buffer.base_ddr_addr  |   513|   513|         3|          1|          1|   512|    yes   |
        | + Loop 1.2                     |  4097|  4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 13 14 15 }
  Pipeline-1: II = 1, D = 3, States = { 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (tmp_7)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	16  / (exitcond1)
	14  / (!exitcond1)
14 --> 
	15  / true
15 --> 
	13  / true
16 --> 
	19  / (exitcond)
	17  / (!exitcond)
17 --> 
	18  / true
18 --> 
	16  / true
19 --> 
	6  / true
* FSM state operations: 

 <State 1>: 4.29ns
ST_1: stg_20 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V), !map !7

ST_1: stg_21 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %base_ddr_addr), !map !11

ST_1: stg_22 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %frame_index_V), !map !17

ST_1: stg_23 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %base_address), !map !21

ST_1: stg_24 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_dim), !map !27

ST_1: stg_25 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_offset), !map !31

ST_1: stg_26 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %frame_buffer_number), !map !35

ST_1: stg_27 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1 %update_intr), !map !39

ST_1: stg_28 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @ddr_to_axis_reader_str) nounwind

ST_1: update_intr_read [1/1] 1.00ns
:9  %update_intr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %update_intr)

ST_1: frame_buffer_number_read [1/1] 1.00ns
:10  %frame_buffer_number_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %frame_buffer_number)

ST_1: frame_buffer_offset_read [1/1] 1.00ns
:11  %frame_buffer_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_offset)

ST_1: frame_buffer_dim_read [1/1] 1.00ns
:12  %frame_buffer_dim_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_dim)

ST_1: base_address_read [1/1] 1.00ns
:13  %base_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %base_address)

ST_1: buffer [1/1] 2.71ns
:14  %buffer = alloca [512 x i64], align 16

ST_1: stg_35 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_36 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %base_address, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_37 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i1 %update_intr, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: tmp_1 [1/1] 0.00ns
:18  %tmp_1 = zext i8 %frame_buffer_number_read to i32

ST_1: stg_39 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i8 %frame_buffer_number, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_40 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_offset, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_41 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_dim, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_42 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_43 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(i64* %base_ddr_addr, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 128, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_1: stg_44 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_index_V, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_45 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer, [1 x i8]* @p_str1, [12 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_46 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_DIM_r, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: FRAME_OFFSET_load [1/1] 0.00ns
:27  %FRAME_OFFSET_load = load i32* @FRAME_OFFSET, align 4

ST_1: stg_48 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_OFFSET, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: FRAME_BUFFER_NUMBER_load [1/1] 0.00ns
:29  %FRAME_BUFFER_NUMBER_load = load i32* @FRAME_BUFFER_NUMBER_r, align 4

ST_1: stg_50 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_NUMBER_r, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_51 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecReset(i32* @BASE_ADDRESS_r, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_52 [1/1] 1.57ns
:32  br i1 %update_intr_read, label %1, label %._crit_edge

ST_1: stg_53 [1/1] 0.00ns
:0  store i32 %frame_buffer_dim_read, i32* @FRAME_BUFFER_DIM_r, align 4

ST_1: stg_54 [1/1] 0.00ns
:1  store i32 %tmp_1, i32* @FRAME_BUFFER_NUMBER_r, align 4

ST_1: stg_55 [1/1] 0.00ns
:2  store i32 %frame_buffer_offset_read, i32* @FRAME_OFFSET, align 4

ST_1: tmp_2 [1/1] 0.00ns
:3  %tmp_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %base_address_read, i32 3, i32 31)

ST_1: tmp_5 [1/1] 0.00ns
:4  %tmp_5 = zext i29 %tmp_2 to i32

ST_1: stg_58 [1/1] 0.00ns
:5  store i32 %tmp_5, i32* @BASE_ADDRESS_r, align 4

ST_1: stg_59 [1/1] 1.57ns
:6  br label %._crit_edge

ST_1: tmp_3 [1/1] 0.00ns (grouped into LUT with out node inner_index_V_1)
._crit_edge:1  %tmp_3 = phi i32 [ %tmp_1, %1 ], [ %FRAME_BUFFER_NUMBER_load, %0 ]

ST_1: t_V_2 [1/1] 0.00ns
._crit_edge:2  %t_V_2 = call i8 @_ssdm_op_Read.ap_none.i8P(i8* %frame_index_V)

ST_1: tmp_4 [1/1] 2.00ns
._crit_edge:3  %tmp_4 = icmp eq i8 %t_V_2, 0

ST_1: tmp [1/1] 0.00ns (grouped into LUT with out node inner_index_V_1)
._crit_edge:4  %tmp = trunc i32 %tmp_3 to i8

ST_1: t_V [1/1] 0.00ns (grouped into LUT with out node inner_index_V_1)
._crit_edge:5  %t_V = select i1 %tmp_4, i8 %tmp, i8 %t_V_2

ST_1: inner_index_V_1 [1/1] 1.72ns (out node of the LUT)
._crit_edge:6  %inner_index_V_1 = add i8 -1, %t_V


 <State 2>: 6.08ns
ST_2: i_op_assign [1/1] 0.00ns
._crit_edge:0  %i_op_assign = phi i32 [ %frame_buffer_offset_read, %1 ], [ %FRAME_OFFSET_load, %0 ]

ST_2: lhs_V [1/1] 0.00ns
._crit_edge:7  %lhs_V = zext i8 %inner_index_V_1 to i40

ST_2: rhs_V [1/1] 0.00ns
._crit_edge:8  %rhs_V = zext i32 %i_op_assign to i40

ST_2: r_V [3/3] 6.08ns
._crit_edge:9  %r_V = mul i40 %lhs_V, %rhs_V


 <State 3>: 6.08ns
ST_3: r_V [2/3] 6.08ns
._crit_edge:9  %r_V = mul i40 %lhs_V, %rhs_V


 <State 4>: 6.08ns
ST_4: r_V [1/3] 6.08ns
._crit_edge:9  %r_V = mul i40 %lhs_V, %rhs_V

ST_4: tmp_s [1/1] 0.00ns
._crit_edge:10  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %r_V, i32 3, i32 34)


 <State 5>: 4.01ns
ST_5: offset [1/1] 2.44ns
._crit_edge:11  %offset = add i32 134217728, %tmp_s

ST_5: stg_74 [1/1] 1.57ns
._crit_edge:12  br label %2


 <State 6>: 7.00ns
ST_6: offset1 [1/1] 0.00ns
:0  %offset1 = phi i32 [ %offset, %._crit_edge ], [ %offset_1, %5 ]

ST_6: i [1/1] 0.00ns
:1  %i = phi i32 [ 0, %._crit_edge ], [ %i_1, %5 ]

ST_6: FRAME_BUFFER_DIM_load [1/1] 0.00ns
:2  %FRAME_BUFFER_DIM_load = load i32* @FRAME_BUFFER_DIM_r, align 4

ST_6: tmp_6 [1/1] 0.00ns
:3  %tmp_6 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %FRAME_BUFFER_DIM_load, i32 12, i32 31)

ST_6: tmp_9 [1/1] 0.00ns
:4  %tmp_9 = zext i20 %tmp_6 to i32

ST_6: tmp_7 [1/1] 2.52ns
:5  %tmp_7 = icmp ult i32 %i, %tmp_9

ST_6: i_1 [1/1] 2.44ns
:6  %i_1 = add nsw i32 %i, 1

ST_6: stg_82 [1/1] 0.00ns
:7  br i1 %tmp_7, label %3, label %6

ST_6: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = sext i32 %offset1 to i64

ST_6: base_ddr_addr_addr [1/1] 0.00ns
:1  %base_ddr_addr_addr = getelementptr inbounds i64* %base_ddr_addr, i64 %tmp_8

ST_6: base_ddr_addr_addr_1_rd_req [7/7] 7.00ns
:2  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

ST_6: stg_86 [1/1] 0.00ns
:0  ret void


 <State 7>: 7.00ns
ST_7: base_ddr_addr_addr_1_rd_req [6/7] 7.00ns
:2  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 8>: 7.00ns
ST_8: base_ddr_addr_addr_1_rd_req [5/7] 7.00ns
:2  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 9>: 7.00ns
ST_9: base_ddr_addr_addr_1_rd_req [4/7] 7.00ns
:2  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 10>: 7.00ns
ST_10: base_ddr_addr_addr_1_rd_req [3/7] 7.00ns
:2  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 11>: 7.00ns
ST_11: base_ddr_addr_addr_1_rd_req [2/7] 7.00ns
:2  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 12>: 7.00ns
ST_12: base_ddr_addr_addr_1_rd_req [1/7] 7.00ns
:2  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

ST_12: stg_93 [1/1] 1.57ns
:3  br label %burst.rd.header


 <State 13>: 3.64ns
ST_13: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i10 [ 0, %3 ], [ %indvar_next, %burst.rd.body ]

ST_13: exitcond1 [1/1] 2.07ns
burst.rd.header:1  %exitcond1 = icmp eq i10 %indvar, -512

ST_13: indvar_next [1/1] 1.84ns
burst.rd.header:2  %indvar_next = add i10 %indvar, 1

ST_13: stg_97 [1/1] 1.57ns
burst.rd.header:3  br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body


 <State 14>: 7.00ns
ST_14: base_ddr_addr_addr_read [1/1] 7.00ns
burst.rd.body:4  %base_ddr_addr_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %base_ddr_addr_addr)


 <State 15>: 2.71ns
ST_15: empty [1/1] 0.00ns
burst.rd.body:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_15: burstread_rbegin [1/1] 0.00ns
burst.rd.body:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_15: stg_101 [1/1] 0.00ns
burst.rd.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7)

ST_15: empty_11 [1/1] 0.00ns
burst.rd.body:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_buffer_OC_base_ddr_a) nounwind

ST_15: tmp_10 [1/1] 0.00ns
burst.rd.body:5  %tmp_10 = zext i10 %indvar to i64

ST_15: buffer_addr [1/1] 0.00ns
burst.rd.body:6  %buffer_addr = getelementptr [512 x i64]* %buffer, i64 0, i64 %tmp_10

ST_15: stg_105 [1/1] 2.71ns
burst.rd.body:7  store i64 %base_ddr_addr_addr_read, i64* %buffer_addr, align 8

ST_15: burstread_rend [1/1] 0.00ns
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

ST_15: stg_107 [1/1] 0.00ns
burst.rd.body:9  br label %burst.rd.header


 <State 16>: 3.55ns
ST_16: j [1/1] 0.00ns
burst.rd.end:0  %j = phi i13 [ %j_1, %4 ], [ 0, %burst.rd.header ]

ST_16: exitcond [1/1] 2.18ns
burst.rd.end:1  %exitcond = icmp eq i13 %j, -4096

ST_16: j_1 [1/1] 1.96ns
burst.rd.end:2  %j_1 = add i13 %j, 1

ST_16: stg_111 [1/1] 0.00ns
burst.rd.end:3  br i1 %exitcond, label %5, label %4

ST_16: tmp_12 [1/1] 0.00ns
:3  %tmp_12 = trunc i13 %j to i3

ST_16: gepindex_cast [1/1] 0.00ns
:4  %gepindex_cast = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %j, i32 3, i32 11)

ST_16: gepindex2_cast [1/1] 0.00ns
:5  %gepindex2_cast = zext i9 %gepindex_cast to i64

ST_16: buffer_addr_1 [1/1] 0.00ns
:6  %buffer_addr_1 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex2_cast

ST_16: buffer_load [2/2] 2.71ns
:7  %buffer_load = load i64* %buffer_addr_1, align 8


 <State 17>: 6.28ns
ST_17: buffer_load [1/2] 2.71ns
:7  %buffer_load = load i64* %buffer_addr_1, align 8

ST_17: start_pos [1/1] 0.00ns
:8  %start_pos = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_12, i3 0)

ST_17: end_pos [1/1] 0.00ns
:9  %end_pos = or i6 %start_pos, 7

ST_17: tmp_13 [1/1] 1.94ns
:10  %tmp_13 = icmp ugt i6 %start_pos, %end_pos

ST_17: tmp_14 [1/1] 0.00ns
:11  %tmp_14 = zext i6 %start_pos to i7

ST_17: tmp_15 [1/1] 0.00ns
:12  %tmp_15 = zext i6 %end_pos to i7

ST_17: tmp_16 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
:13  %tmp_16 = call i64 @llvm.part.select.i64(i64 %buffer_load, i32 63, i32 0)

ST_17: tmp_17 [1/1] 1.72ns
:14  %tmp_17 = sub i7 %tmp_14, %tmp_15

ST_17: tmp_18 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
:15  %tmp_18 = xor i7 %tmp_14, 63

ST_17: tmp_19 [1/1] 1.72ns
:16  %tmp_19 = sub i7 %tmp_15, %tmp_14

ST_17: tmp_20 [1/1] 0.00ns (grouped into LUT with out node tmp_23)
:17  %tmp_20 = select i1 %tmp_13, i7 %tmp_17, i7 %tmp_19

ST_17: tmp_21 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
:18  %tmp_21 = select i1 %tmp_13, i64 %tmp_16, i64 %buffer_load

ST_17: tmp_22 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
:19  %tmp_22 = select i1 %tmp_13, i7 %tmp_18, i7 %tmp_14

ST_17: tmp_23 [1/1] 1.72ns (out node of the LUT)
:20  %tmp_23 = sub i7 63, %tmp_20

ST_17: tmp_24 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
:21  %tmp_24 = zext i7 %tmp_22 to i64

ST_17: tmp_26 [1/1] 3.57ns (out node of the LUT)
:23  %tmp_26 = lshr i64 %tmp_21, %tmp_24


 <State 18>: 1.37ns
ST_18: empty_12 [1/1] 0.00ns
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

ST_18: tmp_11 [1/1] 0.00ns
:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_18: stg_135 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_18: tmp_25 [1/1] 0.00ns (grouped into LUT with out node tmp_28)
:22  %tmp_25 = zext i7 %tmp_23 to i64

ST_18: tmp_27 [1/1] 0.00ns (grouped into LUT with out node tmp_28)
:24  %tmp_27 = lshr i64 -1, %tmp_25

ST_18: tmp_28 [1/1] 1.37ns (out node of the LUT)
:25  %tmp_28 = and i64 %tmp_26, %tmp_27

ST_18: tmp_29 [1/1] 0.00ns
:26  %tmp_29 = trunc i64 %tmp_28 to i8

ST_18: stg_140 [1/1] 0.00ns
:27  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_V, i8 %tmp_29)

ST_18: empty_13 [1/1] 0.00ns
:28  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_11)

ST_18: stg_142 [1/1] 0.00ns
:29  br label %burst.rd.end


 <State 19>: 2.44ns
ST_19: offset_1 [1/1] 2.44ns
:0  %offset_1 = add i32 %offset1, 512

ST_19: stg_144 [1/1] 0.00ns
:1  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outStream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_ddr_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_index_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ base_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update_intr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FRAME_OFFSET]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_NUMBER_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_DIM_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ BASE_ADDRESS_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_20                      (specbitsmap      ) [ 00000000000000000000]
stg_21                      (specbitsmap      ) [ 00000000000000000000]
stg_22                      (specbitsmap      ) [ 00000000000000000000]
stg_23                      (specbitsmap      ) [ 00000000000000000000]
stg_24                      (specbitsmap      ) [ 00000000000000000000]
stg_25                      (specbitsmap      ) [ 00000000000000000000]
stg_26                      (specbitsmap      ) [ 00000000000000000000]
stg_27                      (specbitsmap      ) [ 00000000000000000000]
stg_28                      (spectopmodule    ) [ 00000000000000000000]
update_intr_read            (read             ) [ 01000000000000000000]
frame_buffer_number_read    (read             ) [ 00000000000000000000]
frame_buffer_offset_read    (read             ) [ 01100000000000000000]
frame_buffer_dim_read       (read             ) [ 00000000000000000000]
base_address_read           (read             ) [ 00000000000000000000]
buffer                      (alloca           ) [ 00111111111111111111]
stg_35                      (specinterface    ) [ 00000000000000000000]
stg_36                      (specinterface    ) [ 00000000000000000000]
stg_37                      (specinterface    ) [ 00000000000000000000]
tmp_1                       (zext             ) [ 00000000000000000000]
stg_39                      (specinterface    ) [ 00000000000000000000]
stg_40                      (specinterface    ) [ 00000000000000000000]
stg_41                      (specinterface    ) [ 00000000000000000000]
stg_42                      (specinterface    ) [ 00000000000000000000]
stg_43                      (specinterface    ) [ 00000000000000000000]
stg_44                      (specinterface    ) [ 00000000000000000000]
stg_45                      (specmemcore      ) [ 00000000000000000000]
stg_46                      (specreset        ) [ 00000000000000000000]
FRAME_OFFSET_load           (load             ) [ 01100000000000000000]
stg_48                      (specreset        ) [ 00000000000000000000]
FRAME_BUFFER_NUMBER_load    (load             ) [ 00000000000000000000]
stg_50                      (specreset        ) [ 00000000000000000000]
stg_51                      (specreset        ) [ 00000000000000000000]
stg_52                      (br               ) [ 01100000000000000000]
stg_53                      (store            ) [ 00000000000000000000]
stg_54                      (store            ) [ 00000000000000000000]
stg_55                      (store            ) [ 00000000000000000000]
tmp_2                       (partselect       ) [ 00000000000000000000]
tmp_5                       (zext             ) [ 00000000000000000000]
stg_58                      (store            ) [ 00000000000000000000]
stg_59                      (br               ) [ 01100000000000000000]
tmp_3                       (phi              ) [ 00000000000000000000]
t_V_2                       (read             ) [ 00000000000000000000]
tmp_4                       (icmp             ) [ 00000000000000000000]
tmp                         (trunc            ) [ 00000000000000000000]
t_V                         (select           ) [ 00000000000000000000]
inner_index_V_1             (add              ) [ 00100000000000000000]
i_op_assign                 (phi              ) [ 00100000000000000000]
lhs_V                       (zext             ) [ 00011000000000000000]
rhs_V                       (zext             ) [ 00011000000000000000]
r_V                         (mul              ) [ 00000000000000000000]
tmp_s                       (partselect       ) [ 00000100000000000000]
offset                      (add              ) [ 00000111111111111111]
stg_74                      (br               ) [ 00000111111111111111]
offset1                     (phi              ) [ 00000011111111111111]
i                           (phi              ) [ 00000010000000000000]
FRAME_BUFFER_DIM_load       (load             ) [ 00000000000000000000]
tmp_6                       (partselect       ) [ 00000000000000000000]
tmp_9                       (zext             ) [ 00000000000000000000]
tmp_7                       (icmp             ) [ 00000011111111111111]
i_1                         (add              ) [ 00000111111111111111]
stg_82                      (br               ) [ 00000000000000000000]
tmp_8                       (sext             ) [ 00000000000000000000]
base_ddr_addr_addr          (getelementptr    ) [ 00000001111111110000]
stg_86                      (ret              ) [ 00000000000000000000]
base_ddr_addr_addr_1_rd_req (readreq          ) [ 00000000000000000000]
stg_93                      (br               ) [ 00000011111111111111]
indvar                      (phi              ) [ 00000000000001110000]
exitcond1                   (icmp             ) [ 00000011111111111111]
indvar_next                 (add              ) [ 00000011111111111111]
stg_97                      (br               ) [ 00000011111111111111]
base_ddr_addr_addr_read     (read             ) [ 00000000000001010000]
empty                       (speclooptripcount) [ 00000000000000000000]
burstread_rbegin            (specregionbegin  ) [ 00000000000000000000]
stg_101                     (specpipeline     ) [ 00000000000000000000]
empty_11                    (specloopname     ) [ 00000000000000000000]
tmp_10                      (zext             ) [ 00000000000000000000]
buffer_addr                 (getelementptr    ) [ 00000000000000000000]
stg_105                     (store            ) [ 00000000000000000000]
burstread_rend              (specregionend    ) [ 00000000000000000000]
stg_107                     (br               ) [ 00000011111111111111]
j                           (phi              ) [ 00000000000000001000]
exitcond                    (icmp             ) [ 00000011111111111111]
j_1                         (add              ) [ 00000011111111111111]
stg_111                     (br               ) [ 00000000000000000000]
tmp_12                      (trunc            ) [ 00000000000000001100]
gepindex_cast               (partselect       ) [ 00000000000000000000]
gepindex2_cast              (zext             ) [ 00000000000000000000]
buffer_addr_1               (getelementptr    ) [ 00000000000000001100]
buffer_load                 (load             ) [ 00000000000000000000]
start_pos                   (bitconcatenate   ) [ 00000000000000000000]
end_pos                     (or               ) [ 00000000000000000000]
tmp_13                      (icmp             ) [ 00000000000000000000]
tmp_14                      (zext             ) [ 00000000000000000000]
tmp_15                      (zext             ) [ 00000000000000000000]
tmp_16                      (partselect       ) [ 00000000000000000000]
tmp_17                      (sub              ) [ 00000000000000000000]
tmp_18                      (xor              ) [ 00000000000000000000]
tmp_19                      (sub              ) [ 00000000000000000000]
tmp_20                      (select           ) [ 00000000000000000000]
tmp_21                      (select           ) [ 00000000000000000000]
tmp_22                      (select           ) [ 00000000000000000000]
tmp_23                      (sub              ) [ 00000000000000001010]
tmp_24                      (zext             ) [ 00000000000000000000]
tmp_26                      (lshr             ) [ 00000000000000001010]
empty_12                    (speclooptripcount) [ 00000000000000000000]
tmp_11                      (specregionbegin  ) [ 00000000000000000000]
stg_135                     (specpipeline     ) [ 00000000000000000000]
tmp_25                      (zext             ) [ 00000000000000000000]
tmp_27                      (lshr             ) [ 00000000000000000000]
tmp_28                      (and              ) [ 00000000000000000000]
tmp_29                      (trunc            ) [ 00000000000000000000]
stg_140                     (write            ) [ 00000000000000000000]
empty_13                    (specregionend    ) [ 00000000000000000000]
stg_142                     (br               ) [ 00000011111111111111]
offset_1                    (add              ) [ 00000111111111111111]
stg_144                     (br               ) [ 00000111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outStream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="base_ddr_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_ddr_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_index_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_index_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="base_address">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_address"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_buffer_dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_buffer_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_buffer_number">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_number"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="update_intr">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_intr"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FRAME_OFFSET">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_OFFSET"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="FRAME_BUFFER_NUMBER_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_NUMBER_r"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="FRAME_BUFFER_DIM_r">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_DIM_r"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="BASE_ADDRESS_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BASE_ADDRESS_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_to_axis_reader_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_buffer_OC_base_ddr_a"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="buffer_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="update_intr_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="update_intr_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="frame_buffer_number_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_number_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="frame_buffer_offset_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_offset_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="frame_buffer_dim_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_dim_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="base_address_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_address_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="t_V_2_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_V_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_readreq_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="11" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="base_ddr_addr_addr_1_rd_req/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="base_ddr_addr_addr_read_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="8"/>
<pin id="200" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_ddr_addr_addr_read/14 "/>
</bind>
</comp>

<comp id="202" class="1004" name="stg_140_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_140/18 "/>
</bind>
</comp>

<comp id="209" class="1004" name="buffer_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/15 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="219" dir="0" index="3" bw="9" slack="0"/>
<pin id="220" dir="0" index="4" bw="64" slack="1"/>
<pin id="218" dir="1" index="2" bw="64" slack="0"/>
<pin id="221" dir="1" index="5" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_105/15 buffer_load/16 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buffer_addr_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="9" slack="0"/>
<pin id="227" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/16 "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp_3_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_3_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_op_assign_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_op_assign_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="offset1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="9"/>
<pin id="250" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="offset1 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="offset1_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="offset1/6 "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="269" class="1005" name="indvar_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="indvar_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="10" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/13 "/>
</bind>
</comp>

<comp id="281" class="1005" name="j_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="1"/>
<pin id="283" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="j_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="13" slack="0"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/16 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="FRAME_OFFSET_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_OFFSET_load/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="FRAME_BUFFER_NUMBER_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_NUMBER_load/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="stg_53_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_53/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="stg_54_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="stg_55_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_55/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="29" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="3" slack="0"/>
<pin id="328" dir="0" index="3" bw="6" slack="0"/>
<pin id="329" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_5_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="29" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="stg_58_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="29" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_58/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="t_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="0" index="2" bw="8" slack="0"/>
<pin id="358" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="inner_index_V_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inner_index_V_1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="lhs_V_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="rhs_V_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_s_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="40" slack="0"/>
<pin id="384" dir="0" index="2" bw="3" slack="0"/>
<pin id="385" dir="0" index="3" bw="7" slack="0"/>
<pin id="386" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="offset_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="29" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="FRAME_BUFFER_DIM_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_DIM_load/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_6_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="20" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="0" index="3" bw="6" slack="0"/>
<pin id="405" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_9_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="20" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_7_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="20" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="i_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_8_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="base_ddr_addr_addr_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="base_ddr_addr_addr/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="exitcond1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="0" index="1" bw="10" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/13 "/>
</bind>
</comp>

<comp id="443" class="1004" name="indvar_next_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/13 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_10_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="2"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/15 "/>
</bind>
</comp>

<comp id="454" class="1004" name="exitcond_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="13" slack="0"/>
<pin id="456" dir="0" index="1" bw="13" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/16 "/>
</bind>
</comp>

<comp id="460" class="1004" name="j_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="13" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/16 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_12_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="13" slack="0"/>
<pin id="468" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/16 "/>
</bind>
</comp>

<comp id="470" class="1004" name="gepindex_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="9" slack="0"/>
<pin id="472" dir="0" index="1" bw="13" slack="0"/>
<pin id="473" dir="0" index="2" bw="3" slack="0"/>
<pin id="474" dir="0" index="3" bw="5" slack="0"/>
<pin id="475" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gepindex_cast/16 "/>
</bind>
</comp>

<comp id="480" class="1004" name="gepindex2_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex2_cast/16 "/>
</bind>
</comp>

<comp id="485" class="1004" name="start_pos_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="0" index="1" bw="3" slack="1"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/17 "/>
</bind>
</comp>

<comp id="492" class="1004" name="end_pos_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="4" slack="0"/>
<pin id="495" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos/17 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_13_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="0" index="1" bw="6" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/17 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_14_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/17 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_15_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="0"/>
<pin id="510" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/17 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_16_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="0" index="2" bw="7" slack="0"/>
<pin id="516" dir="0" index="3" bw="1" slack="0"/>
<pin id="517" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/17 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_17_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="0" index="1" bw="6" slack="0"/>
<pin id="525" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/17 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_18_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="0"/>
<pin id="530" dir="0" index="1" bw="7" slack="0"/>
<pin id="531" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_18/17 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_19_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="0" index="1" bw="6" slack="0"/>
<pin id="537" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/17 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_20_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="7" slack="0"/>
<pin id="543" dir="0" index="2" bw="7" slack="0"/>
<pin id="544" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20/17 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_21_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="0" index="2" bw="64" slack="0"/>
<pin id="552" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/17 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_22_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="7" slack="0"/>
<pin id="559" dir="0" index="2" bw="6" slack="0"/>
<pin id="560" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/17 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_23_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="7" slack="0"/>
<pin id="566" dir="0" index="1" bw="7" slack="0"/>
<pin id="567" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/17 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_24_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/17 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_26_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="0"/>
<pin id="576" dir="0" index="1" bw="7" slack="0"/>
<pin id="577" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_26/17 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_25_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="1"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/18 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_27_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="7" slack="0"/>
<pin id="586" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_27/18 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_28_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="1"/>
<pin id="591" dir="0" index="1" bw="64" slack="0"/>
<pin id="592" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_28/18 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_29_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="0"/>
<pin id="596" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/18 "/>
</bind>
</comp>

<comp id="599" class="1004" name="offset_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="9"/>
<pin id="601" dir="0" index="1" bw="11" slack="0"/>
<pin id="602" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset_1/19 "/>
</bind>
</comp>

<comp id="608" class="1005" name="frame_buffer_offset_read_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_buffer_offset_read "/>
</bind>
</comp>

<comp id="613" class="1005" name="FRAME_OFFSET_load_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FRAME_OFFSET_load "/>
</bind>
</comp>

<comp id="618" class="1005" name="inner_index_V_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_index_V_1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="lhs_V_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="40" slack="1"/>
<pin id="625" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="628" class="1005" name="rhs_V_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="40" slack="1"/>
<pin id="630" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_s_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="638" class="1005" name="offset_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="646" class="1005" name="i_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="base_ddr_addr_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="1"/>
<pin id="653" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="exitcond1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="indvar_next_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="0"/>
<pin id="663" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="666" class="1005" name="base_ddr_addr_addr_read_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="1"/>
<pin id="668" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr_read "/>
</bind>
</comp>

<comp id="671" class="1005" name="exitcond_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="675" class="1005" name="j_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="13" slack="0"/>
<pin id="677" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="680" class="1005" name="tmp_12_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="1"/>
<pin id="682" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="685" class="1005" name="buffer_addr_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="9" slack="1"/>
<pin id="687" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp_23_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="1"/>
<pin id="692" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_26_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="1"/>
<pin id="697" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="700" class="1005" name="offset_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="70" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="90" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="98" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="148" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="116" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="222"><net_src comp="209" pin="3"/><net_sink comp="215" pin=3"/></net>

<net id="228"><net_src comp="116" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="257"><net_src comp="251" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="92" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="120" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="160" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="300"><net_src comp="16" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="18" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="310"><net_src comp="172" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="292" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="166" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="16" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="178" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="66" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="337"><net_src comp="324" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="184" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="72" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="233" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="344" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="184" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="74" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="354" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="242" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="368" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="76" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="66" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="78" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="395"><net_src comp="80" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="20" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="82" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="84" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="68" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="413"><net_src comp="400" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="262" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="262" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="86" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="251" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="2" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="430" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="441"><net_src comp="273" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="94" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="273" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="96" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="269" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="458"><net_src comp="285" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="122" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="285" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="124" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="285" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="126" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="285" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="66" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="128" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="483"><net_src comp="470" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="490"><net_src comp="130" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="132" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="485" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="134" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="485" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="485" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="492" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="136" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="215" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="138" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="40" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="526"><net_src comp="504" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="508" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="504" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="140" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="508" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="504" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="498" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="522" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="534" pin="2"/><net_sink comp="540" pin=2"/></net>

<net id="553"><net_src comp="498" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="512" pin="4"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="215" pin="2"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="498" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="528" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="504" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="140" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="540" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="556" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="548" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="587"><net_src comp="146" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="603"><net_src comp="248" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="90" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="166" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="616"><net_src comp="297" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="621"><net_src comp="362" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="626"><net_src comp="368" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="631"><net_src comp="371" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="636"><net_src comp="381" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="641"><net_src comp="391" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="649"><net_src comp="420" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="654"><net_src comp="430" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="660"><net_src comp="437" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="443" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="669"><net_src comp="197" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="215" pin=4"/></net>

<net id="674"><net_src comp="454" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="460" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="683"><net_src comp="466" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="688"><net_src comp="223" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="693"><net_src comp="564" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="698"><net_src comp="574" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="703"><net_src comp="599" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="251" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V | {18 }
	Port: FRAME_OFFSET | {1 }
	Port: FRAME_BUFFER_NUMBER_r | {1 }
	Port: FRAME_BUFFER_DIM_r | {1 }
	Port: BASE_ADDRESS_r | {1 }
 - Input state : 
	Port: ddr_to_axis_reader : base_ddr_addr | {6 7 8 9 10 11 12 14 }
	Port: ddr_to_axis_reader : frame_index_V | {1 }
	Port: ddr_to_axis_reader : base_address | {1 }
	Port: ddr_to_axis_reader : frame_buffer_dim | {1 }
	Port: ddr_to_axis_reader : frame_buffer_offset | {1 }
	Port: ddr_to_axis_reader : frame_buffer_number | {1 }
	Port: ddr_to_axis_reader : update_intr | {1 }
	Port: ddr_to_axis_reader : FRAME_OFFSET | {1 }
	Port: ddr_to_axis_reader : FRAME_BUFFER_NUMBER_r | {1 }
	Port: ddr_to_axis_reader : FRAME_BUFFER_DIM_r | {6 }
  - Chain level:
	State 1
		stg_45 : 1
		stg_54 : 1
		tmp_5 : 1
		stg_58 : 2
		tmp_3 : 1
		tmp : 2
		t_V : 3
		inner_index_V_1 : 4
	State 2
		rhs_V : 1
		r_V : 2
	State 3
	State 4
		tmp_s : 1
	State 5
	State 6
		tmp_6 : 1
		tmp_9 : 2
		tmp_7 : 3
		i_1 : 1
		stg_82 : 4
		tmp_8 : 1
		base_ddr_addr_addr : 2
		base_ddr_addr_addr_1_rd_req : 3
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		exitcond1 : 1
		indvar_next : 1
		stg_97 : 2
	State 14
	State 15
		buffer_addr : 1
		stg_105 : 2
		burstread_rend : 1
	State 16
		exitcond : 1
		j_1 : 1
		stg_111 : 2
		tmp_12 : 1
		gepindex_cast : 1
		gepindex2_cast : 2
		buffer_addr_1 : 3
		buffer_load : 4
	State 17
		end_pos : 1
		tmp_13 : 1
		tmp_14 : 1
		tmp_15 : 1
		tmp_16 : 1
		tmp_17 : 2
		tmp_18 : 2
		tmp_19 : 2
		tmp_20 : 3
		tmp_21 : 2
		tmp_22 : 2
		tmp_23 : 4
		tmp_24 : 3
		tmp_26 : 4
	State 18
		tmp_27 : 1
		tmp_28 : 2
		tmp_29 : 2
		stg_140 : 3
		empty_13 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|   lshr   |             tmp_26_fu_574            |    0    |    0    |   193   |
|          |             tmp_27_fu_583            |    0    |    0    |    10   |
|----------|--------------------------------------|---------|---------|---------|
|          |        inner_index_V_1_fu_362        |    0    |    0    |    8    |
|          |             offset_fu_391            |    0    |    0    |    32   |
|    add   |              i_1_fu_420              |    0    |    0    |    32   |
|          |          indvar_next_fu_443          |    0    |    0    |    10   |
|          |              j_1_fu_460              |    0    |    0    |    13   |
|          |            offset_1_fu_599           |    0    |    0    |    32   |
|----------|--------------------------------------|---------|---------|---------|
|    and   |             tmp_28_fu_589            |    0    |    0    |    87   |
|----------|--------------------------------------|---------|---------|---------|
|          |              t_V_fu_354              |    0    |    0    |    8    |
|  select  |             tmp_20_fu_540            |    0    |    0    |    7    |
|          |             tmp_21_fu_548            |    0    |    0    |    64   |
|          |             tmp_22_fu_556            |    0    |    0    |    7    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_4_fu_344             |    0    |    0    |    3    |
|          |             tmp_7_fu_414             |    0    |    0    |    11   |
|   icmp   |           exitcond1_fu_437           |    0    |    0    |    4    |
|          |            exitcond_fu_454           |    0    |    0    |    5    |
|          |             tmp_13_fu_498            |    0    |    0    |    3    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_17_fu_522            |    0    |    0    |    6    |
|    sub   |             tmp_19_fu_534            |    0    |    0    |    6    |
|          |             tmp_23_fu_564            |    0    |    0    |    7    |
|----------|--------------------------------------|---------|---------|---------|
|    xor   |             tmp_18_fu_528            |    0    |    0    |    8    |
|----------|--------------------------------------|---------|---------|---------|
|    mul   |              grp_fu_375              |    2    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |     update_intr_read_read_fu_154     |    0    |    0    |    0    |
|          | frame_buffer_number_read_read_fu_160 |    0    |    0    |    0    |
|          | frame_buffer_offset_read_read_fu_166 |    0    |    0    |    0    |
|   read   |   frame_buffer_dim_read_read_fu_172  |    0    |    0    |    0    |
|          |     base_address_read_read_fu_178    |    0    |    0    |    0    |
|          |           t_V_2_read_fu_184          |    0    |    0    |    0    |
|          |  base_ddr_addr_addr_read_read_fu_197 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|  readreq |          grp_readreq_fu_190          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |         stg_140_write_fu_202         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_1_fu_292             |    0    |    0    |    0    |
|          |             tmp_5_fu_334             |    0    |    0    |    0    |
|          |             lhs_V_fu_368             |    0    |    0    |    0    |
|          |             rhs_V_fu_371             |    0    |    0    |    0    |
|          |             tmp_9_fu_410             |    0    |    0    |    0    |
|   zext   |             tmp_10_fu_449            |    0    |    0    |    0    |
|          |         gepindex2_cast_fu_480        |    0    |    0    |    0    |
|          |             tmp_14_fu_504            |    0    |    0    |    0    |
|          |             tmp_15_fu_508            |    0    |    0    |    0    |
|          |             tmp_24_fu_570            |    0    |    0    |    0    |
|          |             tmp_25_fu_580            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_2_fu_324             |    0    |    0    |    0    |
|          |             tmp_s_fu_381             |    0    |    0    |    0    |
|partselect|             tmp_6_fu_400             |    0    |    0    |    0    |
|          |         gepindex_cast_fu_470         |    0    |    0    |    0    |
|          |             tmp_16_fu_512            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |              tmp_fu_350              |    0    |    0    |    0    |
|   trunc  |             tmp_12_fu_466            |    0    |    0    |    0    |
|          |             tmp_29_fu_594            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   sext   |             tmp_8_fu_426             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|bitconcatenate|           start_pos_fu_485           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|    or    |            end_pos_fu_492            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    2    |    0    |   556   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|    FRAME_OFFSET_load_reg_613   |   32   |
| base_ddr_addr_addr_read_reg_666|   64   |
|   base_ddr_addr_addr_reg_651   |   64   |
|      buffer_addr_1_reg_685     |    9   |
|        exitcond1_reg_657       |    1   |
|        exitcond_reg_671        |    1   |
|frame_buffer_offset_read_reg_608|   32   |
|           i_1_reg_646          |   32   |
|       i_op_assign_reg_239      |   32   |
|            i_reg_258           |   32   |
|       indvar_next_reg_661      |   10   |
|         indvar_reg_269         |   10   |
|     inner_index_V_1_reg_618    |    8   |
|           j_1_reg_675          |   13   |
|            j_reg_281           |   13   |
|          lhs_V_reg_623         |   40   |
|         offset1_reg_248        |   32   |
|        offset_1_reg_700        |   32   |
|         offset_reg_638         |   32   |
|          rhs_V_reg_628         |   40   |
|         tmp_12_reg_680         |    3   |
|         tmp_23_reg_690         |    7   |
|         tmp_26_reg_695         |   64   |
|          tmp_3_reg_230         |   32   |
|          tmp_s_reg_633         |   32   |
+--------------------------------+--------+
|              Total             |   667  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_190 |  p1  |   2  |  64  |   128  ||    64   |
|  grp_access_fu_215 |  p0  |   2  |   9  |   18   ||    9    |
|   indvar_reg_269   |  p0  |   2  |  10  |   20   ||    10   |
|     grp_fu_375     |  p0  |   2  |   8  |   16   ||    8    |
|     grp_fu_375     |  p1  |   2  |  32  |   64   ||    32   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   246  ||  7.855  ||   123   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   556  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   123  |
|  Register |    -   |    -   |    -   |   667  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |    7   |   667  |   679  |
+-----------+--------+--------+--------+--------+--------+
