Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/testtop_isim_beh.exe -prj /home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/testtop_beh.prj work.testtop 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 24
Turning on mult-threading, number of parallel sub-compilation jobs: 48 
Determining compilation order of HDL files
Parsing VHDL file "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/blk_mem_gen_v7_3.vhd" into library work
Parsing VHDL file "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/list_ch06_01_02_debounce.vhd" into library work
Parsing VHDL file "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/x7seg.vhd" into library work
Parsing VHDL file "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/list_ch12_07_dot_gra.vhd" into library work
Parsing VHDL file "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/list_ch12_01_vga_sync.vhd" into library work
Parsing VHDL file "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/list_ch12_08_dot_top.vhd" into library work
Parsing VHDL file "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/testtop.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 103064 KB
Fuse CPU Usage: 950 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture arch of entity vga_sync [vga_sync_default]
Compiling architecture fsmd_arch of entity debounce [debounce_default]
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture blk_mem_gen_v7_3_a of entity blk_mem_gen_v7_3 [blk_mem_gen_v7_3_default]
Compiling architecture dual_port_ram_arch of entity bitmap_gen [bitmap_gen_default]
Compiling architecture behavioral of entity x7seg [x7seg_default]
Compiling architecture arch of entity dot_top [dot_top_default]
Compiling architecture behavior of entity testtop
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 28 VHDL Units
Built simulation executable /home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/testtop_isim_beh.exe
Fuse Memory Usage: 3304916 KB
Fuse CPU Usage: 1210 ms
GCC CPU Usage: 2270 ms
