library (uart) {
  comment                        : "";
  delay_model                    : table_lookup;
  simulation                     : false;
  capacitive_load_unit (1,pF);
  leakage_power_unit             : 1pW;
  current_unit                   : "1A";
  pulling_resistance_unit        : "1kohm";
  time_unit                      : "1ns";
  voltage_unit                   : "1v";
  library_features(report_delay_calculation);

  input_threshold_pct_rise : 50;
  input_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  output_threshold_pct_fall : 50;
  slew_lower_threshold_pct_rise : 20;
  slew_lower_threshold_pct_fall : 20;
  slew_upper_threshold_pct_rise : 80;
  slew_upper_threshold_pct_fall : 80;
  slew_derate_from_library : 1.0;


  nom_process                    : 1.0;
  nom_temperature                : -40.0;
  nom_voltage                    : 1.95;

  lu_table_template(template_1) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.00050,  0.00133,  0.00352,  0.00935,  0.02482,  0.06588,  0.17488");
  }
  type ("DATA_IN_Tx") {
    base_type : array;
    data_type : bit;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0;
  }
  type ("DATA_OUT_Rx") {
    base_type : array;
    data_type : bit;
    bit_width : 10;
    bit_from : 9;
    bit_to : 0;
  }
  type ("bitrate") {
    base_type : array;
    data_type : bit;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0;
  }

  cell ("uart") {
    area : 3469.574 
    is_macro_cell : true;
    pin("DATA_IN_Rx") {
      direction : input;
      capacitance : 0.0029;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.10876");
	}
	fall_constraint(scalar) {
          values("-0.10260");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.21361");
	}
	fall_constraint(scalar) {
          values("0.40363");
	}
      }
    }
    pin("DATA_OUT_Tx") {
      direction : output;
      capacitance : 0.0006;
    }
    pin("EN") {
      direction : input;
      capacitance : 0.0031;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.17855");
	}
	fall_constraint(scalar) {
          values("-0.14504");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.62257");
	}
	fall_constraint(scalar) {
          values("0.60186");
	}
      }
    }
    pin("IRQ_Rx") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.45206,0.45739,0.47058,0.50490,0.59599,0.83692,1.48469");
	}
	rise_transition(template_1) {
          values("0.01517,0.02163,0.03973,0.08926,0.22226,0.57487,1.50171");
	}
	cell_fall(template_1) {
          values("0.47693,0.48072,0.48894,0.50723,0.55192,0.66965,0.98354");
	}
	fall_transition(template_1) {
          values("0.01068,0.01389,0.02188,0.04232,0.09895,0.25260,0.66107");
	}
      }
    }
    pin("IRQ_Tx") {
      direction : output;
      capacitance : 0.0007;
    }
    pin("RST") {
      direction : input;
      capacitance : 0.0103;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("0.26356");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("-0.11909");
	}
      }
    }
    pin("UART_AVAIL") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.50128,0.50648,0.51968,0.55397,0.64420,0.88569,1.52666");
	}
	rise_transition(template_1) {
          values("0.01421,0.02094,0.03947,0.08920,0.22243,0.57315,1.50936");
	}
	cell_fall(template_1) {
          values("0.52561,0.52942,0.53766,0.55590,0.60053,0.71830,1.03101");
	}
	fall_transition(template_1) {
          values("0.01044,0.01374,0.02167,0.04222,0.09922,0.25274,0.66247");
	}
      }
    }
    pin("UART_BITS") {
      direction : input;
      capacitance : 0.0033;
    }
    pin("UART_PARITY") {
      direction : input;
      capacitance : 0.0035;
    }
    pin("UART_WRITE") {
      direction : input;
      capacitance : 0.0028;
    }
    pin("clk_CPU") {
      direction : input;
      clock : true;
      capacitance : 0.0176;
      timing() {
        timing_sense : positive_unate;
        timing_type : min_clock_tree_path;
	cell_rise(scalar) {
          values("0.16876");
	}
	cell_fall(scalar) {
          values("0.18855");
	}
      }
      timing() {
        timing_sense : positive_unate;
        timing_type : max_clock_tree_path;
	cell_rise(scalar) {
          values("0.17840");
	}
	cell_fall(scalar) {
          values("0.19629");
	}
      }
    }
    pin("uart_clock") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.55103,0.55652,0.56975,0.60424,0.69534,0.93522,1.57426");
	}
	rise_transition(template_1) {
          values("0.01692,0.02287,0.04037,0.08937,0.22180,0.57433,1.50605");
	}
	cell_fall(template_1) {
          values("0.59571,0.59983,0.60856,0.62724,0.67210,0.78974,1.10215");
	}
	fall_transition(template_1) {
          values("0.01255,0.01558,0.02326,0.04328,0.09881,0.25243,0.66060");
	}
      }
    }
    bus("DATA_IN_Tx") {
      bus_type : DATA_IN_Tx;
      direction : input;
      capacitance : 0.0000;
    pin("DATA_IN_Tx[7]") {
      direction : input;
      capacitance : 0.0032;
    }
    pin("DATA_IN_Tx[6]") {
      direction : input;
      capacitance : 0.0030;
    }
    pin("DATA_IN_Tx[5]") {
      direction : input;
      capacitance : 0.0028;
    }
    pin("DATA_IN_Tx[4]") {
      direction : input;
      capacitance : 0.0028;
    }
    pin("DATA_IN_Tx[3]") {
      direction : input;
      capacitance : 0.0030;
    }
    pin("DATA_IN_Tx[2]") {
      direction : input;
      capacitance : 0.0035;
    }
    pin("DATA_IN_Tx[1]") {
      direction : input;
      capacitance : 0.0030;
    }
    pin("DATA_IN_Tx[0]") {
      direction : input;
      capacitance : 0.0030;
    }
    }
    bus("DATA_OUT_Rx") {
      bus_type : DATA_OUT_Rx;
      direction : output;
      capacitance : 0.0000;
    pin("DATA_OUT_Rx[9]") {
      direction : output;
      capacitance : 0.0014;
    }
    pin("DATA_OUT_Rx[8]") {
      direction : output;
      capacitance : 0.0006;
    }
    pin("DATA_OUT_Rx[7]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.46463,0.46998,0.48318,0.51755,0.60865,0.84929,1.49483");
	}
	rise_transition(template_1) {
          values("0.01552,0.02187,0.03986,0.08928,0.22216,0.57478,1.50267");
	}
	cell_fall(template_1) {
          values("0.48944,0.49324,0.50144,0.51973,0.56444,0.68212,0.99629");
	}
	fall_transition(template_1) {
          values("0.01075,0.01394,0.02193,0.04234,0.09868,0.25258,0.66116");
	}
      }
    }
    pin("DATA_OUT_Rx[6]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.46171,0.46706,0.48026,0.51461,0.60572,0.84643,1.49253");
	}
	rise_transition(template_1) {
          values("0.01543,0.02181,0.03983,0.08927,0.22219,0.57481,1.50243");
	}
	cell_fall(template_1) {
          values("0.48700,0.49079,0.49900,0.51729,0.56200,0.67968,0.99382");
	}
	fall_transition(template_1) {
          values("0.01074,0.01393,0.02192,0.04233,0.09872,0.25258,0.66115");
	}
      }
    }
    pin("DATA_OUT_Rx[5]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.44548,0.45080,0.46399,0.49828,0.58937,0.83046,1.47949");
	}
	rise_transition(template_1) {
          values("0.01497,0.02149,0.03966,0.08925,0.22232,0.57492,1.50118");
	}
	cell_fall(template_1) {
          values("0.47165,0.47545,0.48366,0.50195,0.54664,0.66440,0.97813");
	}
	fall_transition(template_1) {
          values("0.01065,0.01386,0.02186,0.04231,0.09909,0.25261,0.66103");
	}
      }
    }
    pin("DATA_OUT_Rx[4]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.44089,0.44619,0.45938,0.49366,0.58474,0.82593,1.47578");
	}
	rise_transition(template_1) {
          values("0.01484,0.02140,0.03961,0.08924,0.22235,0.57495,1.50083");
	}
	cell_fall(template_1) {
          values("0.46721,0.47100,0.47922,0.49751,0.54219,0.65998,0.97359");
	}
	fall_transition(template_1) {
          values("0.01062,0.01384,0.02184,0.04230,0.09920,0.25261,0.66099");
	}
      }
    }
    pin("DATA_OUT_Rx[3]") {
      direction : output;
      capacitance : 0.0016;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.44437,0.44969,0.46288,0.49717,0.58825,0.82936,1.47856");
	}
	rise_transition(template_1) {
          values("0.01494,0.02147,0.03965,0.08925,0.22232,0.57493,1.50111");
	}
	cell_fall(template_1) {
          values("0.47058,0.47437,0.48258,0.50087,0.54556,0.66333,0.97703");
	}
	fall_transition(template_1) {
          values("0.01064,0.01386,0.02186,0.04231,0.09911,0.25261,0.66102");
	}
      }
    }
    pin("DATA_OUT_Rx[2]") {
      direction : output;
      capacitance : 0.0005;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.44323,0.44854,0.46173,0.49602,0.58710,0.82823,1.47763");
	}
	rise_transition(template_1) {
          values("0.01491,0.02145,0.03964,0.08925,0.22233,0.57493,1.50102");
	}
	cell_fall(template_1) {
          values("0.46947,0.47326,0.48148,0.49977,0.54446,0.66223,0.97590");
	}
	fall_transition(template_1) {
          values("0.01063,0.01385,0.02185,0.04231,0.09914,0.25261,0.66101");
	}
      }
    }
    pin("DATA_OUT_Rx[1]") {
      direction : output;
      capacitance : 0.0007;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.44558,0.45089,0.46408,0.49838,0.58947,0.83055,1.47953");
	}
	rise_transition(template_1) {
          values("0.01498,0.02150,0.03966,0.08925,0.22231,0.57492,1.50120");
	}
	cell_fall(template_1) {
          values("0.47160,0.47539,0.48361,0.50190,0.54659,0.66435,0.97808");
	}
	fall_transition(template_1) {
          values("0.01065,0.01386,0.02186,0.04231,0.09909,0.25261,0.66103");
	}
      }
    }
    pin("DATA_OUT_Rx[0]") {
      direction : output;
      capacitance : 0.0007;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.55086,0.55619,0.56938,0.60370,0.69479,0.93574,1.58366");
	}
	rise_transition(template_1) {
          values("0.01514,0.02161,0.03972,0.08926,0.22227,0.57488,1.50165");
	}
	cell_fall(template_1) {
          values("0.46205,0.46584,0.47407,0.49235,0.53703,0.65485,0.96828");
	}
	fall_transition(template_1) {
          values("0.01057,0.01381,0.02181,0.04229,0.09936,0.25262,0.66094");
	}
      }
    }
    }
    bus("bitrate") {
      bus_type : bitrate;
      direction : input;
      capacitance : 0.0000;
    pin("bitrate[3]") {
      direction : input;
      capacitance : 0.0029;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.21514");
	}
	fall_constraint(scalar) {
          values("-0.25665");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.80738");
	}
	fall_constraint(scalar) {
          values("0.70582");
	}
      }
    }
    pin("bitrate[2]") {
      direction : input;
      capacitance : 0.0031;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.22482");
	}
	fall_constraint(scalar) {
          values("-0.28835");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.75599");
	}
	fall_constraint(scalar) {
          values("0.80700");
	}
      }
    }
    pin("bitrate[1]") {
      direction : input;
      capacitance : 0.0032;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.28206");
	}
	fall_constraint(scalar) {
          values("-0.26887");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.76438");
	}
	fall_constraint(scalar) {
          values("0.77375");
	}
      }
    }
    pin("bitrate[0]") {
      direction : input;
      capacitance : 0.0033;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.27622");
	}
	fall_constraint(scalar) {
          values("-0.25187");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.77916");
	}
	fall_constraint(scalar) {
          values("0.79852");
	}
      }
    }
    }
  }

}
