example-0: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk or negedge reset) begin
  if (reset) begin
    r_reg <= 1;
    r_next <= r_reg[4:0];
    feedback_value <= r_reg[4:0] ^ r_reg[3];
  end else begin
    r_next <= r_reg[4:0];
    feedback_value <= r_reg[4:0] ^ r_reg[3];
  end
end

// The LFSR is a Galois LFSR with a feedback polynomial of the form
// x^5 + x^3 + x + 1
// The feedback polynomial is defined by a table of feedback values
// as shown below.
// The feedback polynomial is used to generate feedback taps
// that are used to update the state of the LFSR.
//
//
================================================================
example-1: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
begin
    if (reset)
        r_reg <= 1;
    else
        r_reg <= r_next;
    feedback_value <= (r_reg[4:0] ^ r_reg[5:3]);
    q <= (r_reg[4:0] ^ (feedback_value[4:0] << 4));
end

================================================================
example-2: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always(clk or reset) begin
    if (reset) begin
        r_reg <= 0;
        r_next <= r_reg;
        feedback_value <= r_next[5:4] ^ r_next[3:2];
    end else begin
        r_next <= r_reg;
        r_next[4:0] <= r_reg[4:0];
        feedback_value <= r_next[5:4] ^ r_next[3:2];
    end
end

// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_
================================================================
example-3: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk) begin
  if (reset) begin
    r_reg <= 1;
    r_next <= r_reg ^ feedback_value;
  end
  else begin
    r_next <= r_reg;
  end
end

module lfsr_combined( 
    input clk,
    input reset,
    output [4:0] q,
    output [3:0] r
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r
================================================================
example-4: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
begin
    if (reset)
    begin
        r_reg <= 1;
    end
    else
    begin
        r_next <= r_reg ^ ((feedback_value << 2) | (r_reg >> 4));
    end
end

// assign the feedback value to the output
always @(posedge clk)
begin
    feedback_value <= (r_reg >> 3);
end

// assign the next value to the output
always @(posedge clk)
begin
    r_reg <= r_next;
end

================================================================
example-5: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always(clk or reset)
begin
    r_reg <= 1;
    if (reset) begin
        r_reg <= 1;
    end else begin
        r_next <= r_reg[4:0] xor (r_reg[5:0] << 3) | (r_reg[3:0] & 0b11);
        if (r_reg[2] == 1) begin
            feedback_value <= (r_reg[4:0] << 3) | (r_reg[3:0] & 0b11);
        end else begin
            feedback_value <= r_reg[4:0];
        end
        r_reg <= r_next;
    end
end

================================================================
example-6: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always ( clk or reset ) begin
    if ( reset ) begin
        r_reg <= 1;
        r_next <= r_reg xor feedback_value;
    end else begin
        r_next <= r_reg;
    end
end

================================================================
example-7: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always(clk or reset)
begin
    if (reset)
        r_reg <= 1;
    else
        r_next <= r_reg;
    r_reg <= feedback_value xor ( (r_reg << 1) xor (r_reg << 2) );
    q <= r_next;
end

================================================================
example-8: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk or negedge reset) begin
    if (reset) begin
        r_reg <= 1;
        r_next <= r_reg;
        feedback_value <= r_reg[3:4];
    end else begin
        r_next <= r_reg[3:4] xor (r_reg[2] and r_reg[4]);
        feedback_value <= r_reg[3:4];
    end
end

// Design a 3-bit maximal-length Galois LFSR with taps at bit positions 3 and 2
module lfsr2( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of
================================================================
example-9: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
begin
    if (reset)
    begin
        r_reg <= 1;
    end
    else
    begin
        r_next <= r_reg ^ (r_reg >> bit(4) & 4);
        q <= r_next;
    end
end

================================================================
example-10: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
assign q = r_next | (r_reg[4:0] ^ ((r_reg[4] & 1) << 4));

================================================================
example-11: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk or negedge reset)
begin
    if (reset)
    begin
        r_reg <= 1;
    end
    else
    begin
        r_next <= (r_reg[4:0] ^ 1) | (r_reg[4:0] >> 4);
        feedback_value <= (r_reg[4:0] << 4) | r_reg[3:0];
        q <= (r_next[4:0] << 3) | (r_next[3:0] >> 5);
    end
end


================================================================
example-12: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk or negedge reset) begin
    r_reg <= 1;
    if(reset) begin
        r_reg <= 0;
    end
    else begin
        r_next <= r_reg << 4;
        if(r_reg == 1) begin
            feedback_value <= r_reg << 3;
        end
        else begin
            feedback_value <= r_reg << 4;
        end
    end
    q <= feedback_value;
end


================================================================
example-13: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk or negedge reset) begin
    if (reset) begin
        r_reg <= 0;
    end else begin
        r_reg <= r_next;
        feedback_value <= r_reg[4] ^ r_reg[3];
        r_next <= r_reg[2] ^ r_reg[4];
        q <= r_reg;
    end
end

// Design a Galois LFSR with taps at bit positions 3 and 4
module lfsr2( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign
================================================================
example-14: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always( clk or reset )
begin
  r_reg <= 0;
  r_next <= r_reg xor ( ( r_reg[5] or r_reg[3] ) xor ( r_reg[2] or r_reg[4] ) );
  feedback_value <= ( r_reg[5] or r_reg[3] ) xor ( r_reg[2] or r_reg[4] );
  q <= feedback_value;
end

================================================================
