// Single port RAM with asynchronous read


module singlePort_ramRA #(parameter ADDR_WIDTH = 8, parameter DATA_WIDTH)
(
	input clk; 
	input we; 
	input  [ADDR_WIDTH-1:0]  addr; 
	input  [datA_WIDTH-1:0]   din; 
	output [DATA_WIDTH-1:0]  dout;
)