--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk_net" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.069ns.
--------------------------------------------------------------------------------

Paths for end point ClockDiv/clk_count_1 (SLICE_X18Y0.G2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ClockDiv/clk_count_1 (FF)
  Destination:          ClockDiv/clk_count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.069ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FPGACLK_BUFGP rising at 0.000ns
  Destination Clock:    FPGACLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ClockDiv/clk_count_1 to ClockDiv/clk_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y0.YQ       Tcko                  0.720   ClockDiv/clk_count<0>
                                                       ClockDiv/clk_count_1
    SLICE_X18Y0.G2       net (fanout=2)        0.659   ClockDiv/clk_count<1>
    SLICE_X18Y0.CLK      Tgck                  0.690   ClockDiv/clk_count<0>
                                                       ClockDiv/Mcount_clk_count_xor<1>11
                                                       ClockDiv/clk_count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.069ns (1.410ns logic, 0.659ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point ClockDiv/clk_count_1 (SLICE_X18Y0.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ClockDiv/clk_count_0 (FF)
  Destination:          ClockDiv/clk_count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.059ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FPGACLK_BUFGP rising at 0.000ns
  Destination Clock:    FPGACLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ClockDiv/clk_count_0 to ClockDiv/clk_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y0.XQ       Tcko                  0.720   ClockDiv/clk_count<0>
                                                       ClockDiv/clk_count_0
    SLICE_X18Y0.G1       net (fanout=3)        0.649   ClockDiv/clk_count<0>
    SLICE_X18Y0.CLK      Tgck                  0.690   ClockDiv/clk_count<0>
                                                       ClockDiv/Mcount_clk_count_xor<1>11
                                                       ClockDiv/clk_count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (1.410ns logic, 0.649ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Paths for end point ClockDiv/clk_count_0 (SLICE_X18Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ClockDiv/clk_count_0 (FF)
  Destination:          ClockDiv/clk_count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         FPGACLK_BUFGP rising at 0.000ns
  Destination Clock:    FPGACLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ClockDiv/clk_count_0 to ClockDiv/clk_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y0.XQ       Tcko                  0.720   ClockDiv/clk_count<0>
                                                       ClockDiv/clk_count_0
    SLICE_X18Y0.BX       net (fanout=3)        0.676   ClockDiv/clk_count<0>
    SLICE_X18Y0.CLK      Tdick                 0.203   ClockDiv/clk_count<0>
                                                       ClockDiv/clk_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.923ns logic, 0.676ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "clk_net" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ClockDiv/clk_count_0 (SLICE_X18Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ClockDiv/clk_count_0 (FF)
  Destination:          ClockDiv/clk_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.834ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         FPGACLK_BUFGP rising at 20.000ns
  Destination Clock:    FPGACLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ClockDiv/clk_count_0 to ClockDiv/clk_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y0.XQ       Tcko                  0.576   ClockDiv/clk_count<0>
                                                       ClockDiv/clk_count_0
    SLICE_X18Y0.BX       net (fanout=3)        0.541   ClockDiv/clk_count<0>
    SLICE_X18Y0.CLK      Tckdi       (-Th)     0.283   ClockDiv/clk_count<0>
                                                       ClockDiv/clk_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.834ns (0.293ns logic, 0.541ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point ClockDiv/clk_count_1 (SLICE_X18Y0.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ClockDiv/clk_count_0 (FF)
  Destination:          ClockDiv/clk_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FPGACLK_BUFGP rising at 20.000ns
  Destination Clock:    FPGACLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ClockDiv/clk_count_0 to ClockDiv/clk_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y0.XQ       Tcko                  0.576   ClockDiv/clk_count<0>
                                                       ClockDiv/clk_count_0
    SLICE_X18Y0.G1       net (fanout=3)        0.519   ClockDiv/clk_count<0>
    SLICE_X18Y0.CLK      Tckg        (-Th)    -0.106   ClockDiv/clk_count<0>
                                                       ClockDiv/Mcount_clk_count_xor<1>11
                                                       ClockDiv/clk_count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.682ns logic, 0.519ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point ClockDiv/clk_count_1 (SLICE_X18Y0.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ClockDiv/clk_count_1 (FF)
  Destination:          ClockDiv/clk_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FPGACLK_BUFGP rising at 20.000ns
  Destination Clock:    FPGACLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ClockDiv/clk_count_1 to ClockDiv/clk_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y0.YQ       Tcko                  0.576   ClockDiv/clk_count<0>
                                                       ClockDiv/clk_count_1
    SLICE_X18Y0.G2       net (fanout=2)        0.527   ClockDiv/clk_count<1>
    SLICE_X18Y0.CLK      Tckg        (-Th)    -0.106   ClockDiv/clk_count<0>
                                                       ClockDiv/Mcount_clk_count_xor<1>11
                                                       ClockDiv/clk_count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.682ns logic, 0.527ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk_net" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: ClockDiv/clk_count<0>/SR
  Logical resource: ClockDiv/clk_count_0/SR
  Location pin: SLICE_X18Y0.SR
  Clock network: RESET_IBUF
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: ClockDiv/clk_count<0>/SR
  Logical resource: ClockDiv/clk_count_0/SR
  Location pin: SLICE_X18Y0.SR
  Clock network: RESET_IBUF
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: ClockDiv/clk_count<0>/SR
  Logical resource: ClockDiv/clk_count_1/SR
  Location pin: SLICE_X18Y0.SR
  Clock network: RESET_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock FPGACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGACLK        |    2.069|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3 paths, 0 nets, and 5 connections

Design statistics:
   Minimum period:   2.069ns{1}   (Maximum frequency: 483.325MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 15 13:50:11 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 321 MB



