##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SPI_M_IntClock
		4.3::Critical Path Report for UART_CT_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_CT_IntClock:R)
		5.2::Critical Path Report for (SPI_M_IntClock:R vs. SPI_M_IntClock:R)
		5.3::Critical Path Report for (UART_CT_IntClock:R vs. UART_CT_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK         | Frequency: 60.51 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT         | N/A                   | Target: 24.00 MHz  | 
Clock: SPI_M_IntClock    | Frequency: 60.53 MHz  | Target: 2.00 MHz   | 
Clock: UART_CT_IntClock  | Frequency: 57.07 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         UART_CT_IntClock  41666.7          25141       N/A              N/A         N/A              N/A         N/A              N/A         
SPI_M_IntClock    SPI_M_IntClock    500000           483481      N/A              N/A         N/A              N/A         N/A              N/A         
UART_CT_IntClock  UART_CT_IntClock  2.16667e+006     2149145     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
Pin_MISO(0)_PAD  16868         SPI_M_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase    
---------------  ------------  ------------------  
Pin_MOSI(0)_PAD  23532         SPI_M_IntClock:R    
Pin_SClk(0)_PAD  26030         SPI_M_IntClock:R    
Tx_CT(0)_PAD     32797         UART_CT_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.51 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25141p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell1         2009   2009  25141  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell6      5466   7475  25141  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell6      3350  10825  25141  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13056  25141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SPI_M_IntClock
********************************************
Clock: SPI_M_IntClock
Frequency: 60.53 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_M:BSPIM:TxStsReg\/clock
Path slack     : 483481p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16019
-------------------------------------   ----- 
End-of-path arrival time (ps)           16019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q           macrocell31    1250   1250  483481  RISE       1
\SPI_M:BSPIM:tx_status_0\/main_1  macrocell10    5496   6746  483481  RISE       1
\SPI_M:BSPIM:tx_status_0\/q       macrocell10    3350  10096  483481  RISE       1
\SPI_M:BSPIM:TxStsReg\/status_0   statusicell3   5923  16019  483481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:TxStsReg\/clock                               statusicell3        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_CT_IntClock
**********************************************
Clock: UART_CT_IntClock
Frequency: 57.07 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_CT:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149145p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12162
-------------------------------------   ----- 
End-of-path arrival time (ps)           12162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q     macrocell18   1250   1250  2149145  RISE       1
\UART_CT:BUART:rx_counter_load\/main_0  macrocell5    5249   6499  2149145  RISE       1
\UART_CT:BUART:rx_counter_load\/q       macrocell5    3350   9849  2149145  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/load   count7cell    2313  12162  2149145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_CT_IntClock:R)
******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25141p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell1         2009   2009  25141  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell6      5466   7475  25141  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell6      3350  10825  25141  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13056  25141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (SPI_M_IntClock:R vs. SPI_M_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_M:BSPIM:TxStsReg\/clock
Path slack     : 483481p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16019
-------------------------------------   ----- 
End-of-path arrival time (ps)           16019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q           macrocell31    1250   1250  483481  RISE       1
\SPI_M:BSPIM:tx_status_0\/main_1  macrocell10    5496   6746  483481  RISE       1
\SPI_M:BSPIM:tx_status_0\/q       macrocell10    3350  10096  483481  RISE       1
\SPI_M:BSPIM:TxStsReg\/status_0   statusicell3   5923  16019  483481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:TxStsReg\/clock                               statusicell3        0      0  RISE       1


5.3::Critical Path Report for (UART_CT_IntClock:R vs. UART_CT_IntClock:R)
*************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_CT:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149145p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12162
-------------------------------------   ----- 
End-of-path arrival time (ps)           12162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q     macrocell18   1250   1250  2149145  RISE       1
\UART_CT:BUART:rx_counter_load\/main_0  macrocell5    5249   6499  2149145  RISE       1
\UART_CT:BUART:rx_counter_load\/q       macrocell5    3350   9849  2149145  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/load   count7cell    2313  12162  2149145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25141p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell1         2009   2009  25141  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell6      5466   7475  25141  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell6      3350  10825  25141  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13056  25141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_state_2\/main_8
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 29060p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9097
-------------------------------------   ---- 
End-of-path arrival time (ps)           9097
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                        iocell1       2009   2009  25141  RISE       1
\UART_CT:BUART:rx_state_2\/main_8  macrocell22   7088   9097  29060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:pollcount_1\/main_3
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 29948p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell1       2009   2009  25141  RISE       1
\UART_CT:BUART:pollcount_1\/main_3  macrocell25   6200   8209  29948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:pollcount_0\/main_2
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 29948p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell1       2009   2009  25141  RISE       1
\UART_CT:BUART:pollcount_0\/main_2  macrocell26   6200   8209  29948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_last\/main_0
Capture Clock  : \UART_CT:BUART:rx_last\/clock_0
Path slack     : 29948p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                     iocell1       2009   2009  25141  RISE       1
\UART_CT:BUART:rx_last\/main_0  macrocell28   6200   8209  29948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_last\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_state_0\/main_9
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 30655p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                        iocell1       2009   2009  25141  RISE       1
\UART_CT:BUART:rx_state_0\/main_9  macrocell19   5493   7502  30655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_status_3\/main_6
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 30655p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell1       2009   2009  25141  RISE       1
\UART_CT:BUART:rx_status_3\/main_6  macrocell27   5493   7502  30655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_M:BSPIM:TxStsReg\/clock
Path slack     : 483481p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16019
-------------------------------------   ----- 
End-of-path arrival time (ps)           16019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q           macrocell31    1250   1250  483481  RISE       1
\SPI_M:BSPIM:tx_status_0\/main_1  macrocell10    5496   6746  483481  RISE       1
\SPI_M:BSPIM:tx_status_0\/q       macrocell10    3350  10096  483481  RISE       1
\SPI_M:BSPIM:TxStsReg\/status_0   statusicell3   5923  16019  483481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:TxStsReg\/clock                               statusicell3        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_0
Path End       : \SPI_M:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_M:BSPIM:TxStsReg\/clock
Path slack     : 484159p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15341
-------------------------------------   ----- 
End-of-path arrival time (ps)           15341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_0   count7cell     1940   1940  484159  RISE       1
\SPI_M:BSPIM:load_rx_data\/main_4  macrocell9     3714   5654  484159  RISE       1
\SPI_M:BSPIM:load_rx_data\/q       macrocell9     3350   9004  484159  RISE       1
\SPI_M:BSPIM:TxStsReg\/status_3    statusicell3   6337  15341  484159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:TxStsReg\/clock                               statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_0
Path End       : \SPI_M:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_M:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484525p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -2850
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12625
-------------------------------------   ----- 
End-of-path arrival time (ps)           12625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_0   count7cell      1940   1940  484159  RISE       1
\SPI_M:BSPIM:load_rx_data\/main_4  macrocell9      3714   5654  484159  RISE       1
\SPI_M:BSPIM:load_rx_data\/q       macrocell9      3350   9004  484159  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   3622  12625  484525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_M:BSPIM:RxStsReg\/clock
Path slack     : 485434p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14066
-------------------------------------   ----- 
End-of-path arrival time (ps)           14066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4  count7cell     1940   1940  485228  RISE       1
\SPI_M:BSPIM:rx_status_6\/main_0  macrocell12    5880   7820  485434  RISE       1
\SPI_M:BSPIM:rx_status_6\/q       macrocell12    3350  11170  485434  RISE       1
\SPI_M:BSPIM:RxStsReg\/status_6   statusicell4   2895  14066  485434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:RxStsReg\/clock                               statusicell4        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_M:BSPIM:sR8:Dp:u0\/clock
Path slack     : 488612p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q            macrocell31     1250   1250  483481  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell4   4128   5378  488612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 488670p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7820
-------------------------------------   ---- 
End-of-path arrival time (ps)           7820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485228  RISE       1
\SPI_M:BSPIM:load_cond\/main_3    macrocell34   5880   7820  488670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_M:BSPIM:sR8:Dp:u0\/clock
Path slack     : 488700p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q            macrocell32     1250   1250  485436  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell4   4040   5290  488700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_24/main_4
Capture Clock  : Net_24/clock_0
Path slack     : 488814p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:sR8:Dp:u0\/so_comb  datapathcell4   5360   5360  488814  RISE       1
Net_24/main_4                    macrocell29     2316   7676  488814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_M:BSPIM:state_0\/main_3
Capture Clock  : \SPI_M:BSPIM:state_0\/clock_0
Path slack     : 488826p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7664
-------------------------------------   ---- 
End-of-path arrival time (ps)           7664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  488826  RISE       1
\SPI_M:BSPIM:state_0\/main_3              macrocell32     4084   7664  488826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_0
Path End       : \SPI_M:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 489374p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484159  RISE       1
\SPI_M:BSPIM:load_cond\/main_7    macrocell34   5176   7116  489374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_3
Path End       : \SPI_M:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 489504p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484165  RISE       1
\SPI_M:BSPIM:load_cond\/main_4    macrocell34   5046   6986  489504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_M:BSPIM:sR8:Dp:u0\/clock
Path slack     : 489519p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q            macrocell30     1250   1250  483912  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell4   3221   4471  489519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : Net_26/main_1
Capture Clock  : Net_26/clock_0
Path slack     : 489744p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q  macrocell31   1250   1250  483481  RISE       1
Net_26/main_1            macrocell37   5496   6746  489744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:state_0\/main_1
Capture Clock  : \SPI_M:BSPIM:state_0\/clock_0
Path slack     : 489770p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6720
-------------------------------------   ---- 
End-of-path arrival time (ps)           6720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q       macrocell31   1250   1250  483481  RISE       1
\SPI_M:BSPIM:state_0\/main_1  macrocell32   5470   6720  489770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 489770p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6720
-------------------------------------   ---- 
End-of-path arrival time (ps)           6720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q         macrocell31   1250   1250  483481  RISE       1
\SPI_M:BSPIM:load_cond\/main_1  macrocell34   5470   6720  489770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : Net_26/main_0
Capture Clock  : Net_26/clock_0
Path slack     : 490176p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6314
-------------------------------------   ---- 
End-of-path arrival time (ps)           6314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q  macrocell30   1250   1250  483912  RISE       1
Net_26/main_0            macrocell37   5064   6314  490176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : Net_27/main_2
Capture Clock  : Net_27/clock_0
Path slack     : 490257p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q  macrocell32   1250   1250  485436  RISE       1
Net_27/main_2            macrocell33   4983   6233  490257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell33         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_M:BSPIM:cnt_enable\/clock_0
Path slack     : 490257p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q          macrocell32   1250   1250  485436  RISE       1
\SPI_M:BSPIM:cnt_enable\/main_2  macrocell36   4983   6233  490257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:cnt_enable\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_M:BSPIM:state_2\/main_8
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 490268p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  488826  RISE       1
\SPI_M:BSPIM:state_2\/main_8              macrocell30     2642   6222  490268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_M:BSPIM:state_1\/main_8
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 490268p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  488826  RISE       1
\SPI_M:BSPIM:state_1\/main_8              macrocell31     2642   6222  490268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_0
Path End       : \SPI_M:BSPIM:state_2\/main_7
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 490279p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484159  RISE       1
\SPI_M:BSPIM:state_2\/main_7      macrocell30   4271   6211  490279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_0
Path End       : \SPI_M:BSPIM:state_1\/main_7
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 490279p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484159  RISE       1
\SPI_M:BSPIM:state_1\/main_7      macrocell31   4271   6211  490279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_0
Path End       : \SPI_M:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 490279p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484159  RISE       1
\SPI_M:BSPIM:ld_ident\/main_7     macrocell35   4271   6211  490279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : Net_24/main_3
Capture Clock  : Net_24/clock_0
Path slack     : 490820p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q  macrocell32   1250   1250  485436  RISE       1
Net_24/main_3            macrocell29   4420   5670  490820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_0
Path End       : Net_24/main_9
Capture Clock  : Net_24/clock_0
Path slack     : 490836p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484159  RISE       1
Net_24/main_9                     macrocell29   3714   5654  490836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_1
Path End       : \SPI_M:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 490842p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5648
-------------------------------------   ---- 
End-of-path arrival time (ps)           5648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485082  RISE       1
\SPI_M:BSPIM:load_cond\/main_6    macrocell34   3708   5648  490842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_3
Path End       : Net_24/main_6
Capture Clock  : Net_24/clock_0
Path slack     : 490843p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484165  RISE       1
Net_24/main_6                     macrocell29   3707   5647  490843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_2
Path End       : \SPI_M:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 490843p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485077  RISE       1
\SPI_M:BSPIM:load_cond\/main_5    macrocell34   3707   5647  490843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:state_0\/main_0
Capture Clock  : \SPI_M:BSPIM:state_0\/clock_0
Path slack     : 491095p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q       macrocell30   1250   1250  483912  RISE       1
\SPI_M:BSPIM:state_0\/main_0  macrocell32   4145   5395  491095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 491095p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q         macrocell30   1250   1250  483912  RISE       1
\SPI_M:BSPIM:load_cond\/main_0  macrocell34   4145   5395  491095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : Net_27/main_1
Capture Clock  : Net_27/clock_0
Path slack     : 491403p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q  macrocell31   1250   1250  483481  RISE       1
Net_27/main_1            macrocell33   3837   5087  491403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell33         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_M:BSPIM:cnt_enable\/clock_0
Path slack     : 491403p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q          macrocell31   1250   1250  483481  RISE       1
\SPI_M:BSPIM:cnt_enable\/main_1  macrocell36   3837   5087  491403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:cnt_enable\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_3
Path End       : \SPI_M:BSPIM:state_2\/main_4
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 491409p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484165  RISE       1
\SPI_M:BSPIM:state_2\/main_4      macrocell30   3141   5081  491409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_3
Path End       : \SPI_M:BSPIM:state_1\/main_4
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 491409p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484165  RISE       1
\SPI_M:BSPIM:state_1\/main_4      macrocell31   3141   5081  491409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_3
Path End       : \SPI_M:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 491409p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484165  RISE       1
\SPI_M:BSPIM:ld_ident\/main_4     macrocell35   3141   5081  491409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_26/q
Path End       : Net_26/main_3
Capture Clock  : Net_26/clock_0
Path slack     : 491456p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell37         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_26/q       macrocell37   1250   1250  491456  RISE       1
Net_26/main_3  macrocell37   3784   5034  491456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : Net_24/main_2
Capture Clock  : Net_24/clock_0
Path slack     : 491675p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q  macrocell31   1250   1250  483481  RISE       1
Net_24/main_2            macrocell29   3565   4815  491675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:state_2\/main_1
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 491675p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q       macrocell31   1250   1250  483481  RISE       1
\SPI_M:BSPIM:state_2\/main_1  macrocell30   3565   4815  491675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:state_1\/main_1
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 491675p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q       macrocell31   1250   1250  483481  RISE       1
\SPI_M:BSPIM:state_1\/main_1  macrocell31   3565   4815  491675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 491675p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q        macrocell31   1250   1250  483481  RISE       1
\SPI_M:BSPIM:ld_ident\/main_1  macrocell35   3565   4815  491675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:state_2\/main_2
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 491696p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q       macrocell32   1250   1250  485436  RISE       1
\SPI_M:BSPIM:state_2\/main_2  macrocell30   3544   4794  491696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:state_1\/main_2
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 491696p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q       macrocell32   1250   1250  485436  RISE       1
\SPI_M:BSPIM:state_1\/main_2  macrocell31   3544   4794  491696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 491696p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q        macrocell32   1250   1250  485436  RISE       1
\SPI_M:BSPIM:ld_ident\/main_2  macrocell35   3544   4794  491696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : Net_26/main_2
Capture Clock  : Net_26/clock_0
Path slack     : 491700p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q  macrocell32   1250   1250  485436  RISE       1
Net_26/main_2            macrocell37   3540   4790  491700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_2
Path End       : Net_24/main_7
Capture Clock  : Net_24/clock_0
Path slack     : 491754p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485077  RISE       1
Net_24/main_7                     macrocell29   2796   4736  491754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_1
Path End       : Net_24/main_8
Capture Clock  : Net_24/clock_0
Path slack     : 491759p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485082  RISE       1
Net_24/main_8                     macrocell29   2791   4731  491759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_1
Path End       : \SPI_M:BSPIM:state_2\/main_6
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485082  RISE       1
\SPI_M:BSPIM:state_2\/main_6      macrocell30   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_1
Path End       : \SPI_M:BSPIM:state_1\/main_6
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485082  RISE       1
\SPI_M:BSPIM:state_1\/main_6      macrocell31   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_1
Path End       : \SPI_M:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485082  RISE       1
\SPI_M:BSPIM:ld_ident\/main_6     macrocell35   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_2
Path End       : \SPI_M:BSPIM:state_2\/main_5
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485077  RISE       1
\SPI_M:BSPIM:state_2\/main_5      macrocell30   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_2
Path End       : \SPI_M:BSPIM:state_1\/main_5
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485077  RISE       1
\SPI_M:BSPIM:state_1\/main_5      macrocell31   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_2
Path End       : \SPI_M:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485077  RISE       1
\SPI_M:BSPIM:ld_ident\/main_5     macrocell35   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24/q
Path End       : Net_24/main_0
Capture Clock  : Net_24/clock_0
Path slack     : 491778p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_24/q       macrocell29   1250   1250  491778  RISE       1
Net_24/main_0  macrocell29   3462   4712  491778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : Net_24/main_5
Capture Clock  : Net_24/clock_0
Path slack     : 491905p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485228  RISE       1
Net_24/main_5                     macrocell29   2645   4585  491905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:state_2\/main_3
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 491918p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485228  RISE       1
\SPI_M:BSPIM:state_2\/main_3      macrocell30   2632   4572  491918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:state_1\/main_3
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 491918p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485228  RISE       1
\SPI_M:BSPIM:state_1\/main_3      macrocell31   2632   4572  491918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 491918p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485228  RISE       1
\SPI_M:BSPIM:ld_ident\/main_3     macrocell35   2632   4572  491918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:state_2\/main_0
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 492004p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q       macrocell30   1250   1250  483912  RISE       1
\SPI_M:BSPIM:state_2\/main_0  macrocell30   3236   4486  492004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:state_1\/main_0
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 492004p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q       macrocell30   1250   1250  483912  RISE       1
\SPI_M:BSPIM:state_1\/main_0  macrocell31   3236   4486  492004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 492004p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q        macrocell30   1250   1250  483912  RISE       1
\SPI_M:BSPIM:ld_ident\/main_0  macrocell35   3236   4486  492004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : Net_27/main_0
Capture Clock  : Net_27/clock_0
Path slack     : 492009p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q  macrocell30   1250   1250  483912  RISE       1
Net_27/main_0            macrocell33   3231   4481  492009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell33         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_M:BSPIM:cnt_enable\/clock_0
Path slack     : 492009p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q          macrocell30   1250   1250  483912  RISE       1
\SPI_M:BSPIM:cnt_enable\/main_0  macrocell36   3231   4481  492009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:cnt_enable\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : Net_24/main_1
Capture Clock  : Net_24/clock_0
Path slack     : 492026p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q  macrocell30   1250   1250  483912  RISE       1
Net_24/main_1            macrocell29   3214   4464  492026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:cnt_enable\/q
Path End       : \SPI_M:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_M:BSPIM:BitCounter\/clock
Path slack     : 492073p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -4060
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:cnt_enable\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:cnt_enable\/q       macrocell36   1250   1250  492073  RISE       1
\SPI_M:BSPIM:BitCounter\/enable  count7cell    2617   3867  492073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:state_0\/main_2
Capture Clock  : \SPI_M:BSPIM:state_0\/clock_0
Path slack     : 492612p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q       macrocell32   1250   1250  485436  RISE       1
\SPI_M:BSPIM:state_0\/main_2  macrocell32   2628   3878  492612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 492612p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q         macrocell32   1250   1250  485436  RISE       1
\SPI_M:BSPIM:load_cond\/main_2  macrocell34   2628   3878  492612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:ld_ident\/q
Path End       : \SPI_M:BSPIM:state_2\/main_9
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 492639p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:ld_ident\/q      macrocell35   1250   1250  492639  RISE       1
\SPI_M:BSPIM:state_2\/main_9  macrocell30   2601   3851  492639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:ld_ident\/q
Path End       : \SPI_M:BSPIM:state_1\/main_9
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 492639p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:ld_ident\/q      macrocell35   1250   1250  492639  RISE       1
\SPI_M:BSPIM:state_1\/main_9  macrocell31   2601   3851  492639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:ld_ident\/q
Path End       : \SPI_M:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 492639p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:ld_ident\/q       macrocell35   1250   1250  492639  RISE       1
\SPI_M:BSPIM:ld_ident\/main_8  macrocell35   2601   3851  492639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:cnt_enable\/q
Path End       : \SPI_M:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_M:BSPIM:cnt_enable\/clock_0
Path slack     : 492639p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:cnt_enable\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:cnt_enable\/q       macrocell36   1250   1250  492073  RISE       1
\SPI_M:BSPIM:cnt_enable\/main_3  macrocell36   2601   3851  492639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:cnt_enable\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:ld_ident\/q
Path End       : Net_24/main_10
Capture Clock  : Net_24/clock_0
Path slack     : 492640p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:ld_ident\/q  macrocell35   1250   1250  492639  RISE       1
Net_24/main_10            macrocell29   2600   3850  492640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:load_cond\/q
Path End       : \SPI_M:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 492938p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:load_cond\/q       macrocell34   1250   1250  492938  RISE       1
\SPI_M:BSPIM:load_cond\/main_8  macrocell34   2302   3552  492938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27/q
Path End       : Net_27/main_3
Capture Clock  : Net_27/clock_0
Path slack     : 492945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell33         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_27/q       macrocell33   1250   1250  492945  RISE       1
Net_27/main_3  macrocell33   2295   3545  492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell33         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_CT:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149145p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12162
-------------------------------------   ----- 
End-of-path arrival time (ps)           12162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q     macrocell18   1250   1250  2149145  RISE       1
\UART_CT:BUART:rx_counter_load\/main_0  macrocell5    5249   6499  2149145  RISE       1
\UART_CT:BUART:rx_counter_load\/q       macrocell5    3350   9849  2149145  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/load   count7cell    2313  12162  2149145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149171p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11306
-------------------------------------   ----- 
End-of-path arrival time (ps)           11306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q                      macrocell15     1250   1250  2149171  RISE       1
\UART_CT:BUART:counter_load_not\/main_1           macrocell2      4414   5664  2149171  RISE       1
\UART_CT:BUART:counter_load_not\/q                macrocell2      3350   9014  2149171  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11306  2149171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CT:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_CT:BUART:sRX:RxSts\/clock
Path slack     : 2151576p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14591
-------------------------------------   ----- 
End-of-path arrival time (ps)           14591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2151576  RISE       1
\UART_CT:BUART:rx_status_4\/main_1                 macrocell7      2235   5815  2151576  RISE       1
\UART_CT:BUART:rx_status_4\/q                      macrocell7      3350   9165  2151576  RISE       1
\UART_CT:BUART:sRX:RxSts\/status_4                 statusicell2    5426  14591  2151576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CT:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_CT:BUART:sTX:TxSts\/clock
Path slack     : 2152601p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13566
-------------------------------------   ----- 
End-of-path arrival time (ps)           13566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2152601  RISE       1
\UART_CT:BUART:tx_status_0\/main_3                 macrocell3      3760   7340  2152601  RISE       1
\UART_CT:BUART:tx_status_0\/q                      macrocell3      3350  10690  2152601  RISE       1
\UART_CT:BUART:sTX:TxSts\/status_0                 statusicell1    2875  13566  2152601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154142p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q                macrocell14     1250   1250  2149622  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5265   6515  2154142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155455p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q          macrocell23     1250   1250  2155455  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3952   5202  2155455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_CT:BUART:txn\/main_3
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2155950p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2155950  RISE       1
\UART_CT:BUART:txn\/main_3                macrocell13     2837   7207  2155950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2156078p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell22   1250   1250  2150745  RISE       1
\UART_CT:BUART:rx_state_0\/main_4  macrocell19   5828   7078  2156078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2156078p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q         macrocell22   1250   1250  2150745  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_4  macrocell20   5828   7078  2156078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_4
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2156078p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q        macrocell22   1250   1250  2150745  RISE       1
\UART_CT:BUART:rx_status_3\/main_4  macrocell27   5828   7078  2156078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156098p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q        macrocell18   1250   1250  2149145  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_0  macrocell24   5808   7058  2156098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2156372p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6785
-------------------------------------   ---- 
End-of-path arrival time (ps)           6785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell21   1250   1250  2150902  RISE       1
\UART_CT:BUART:rx_state_0\/main_3  macrocell19   5535   6785  2156372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2156372p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6785
-------------------------------------   ---- 
End-of-path arrival time (ps)           6785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q         macrocell21   1250   1250  2150902  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_3  macrocell20   5535   6785  2156372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_3
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2156372p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6785
-------------------------------------   ---- 
End-of-path arrival time (ps)           6785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q        macrocell21   1250   1250  2150902  RISE       1
\UART_CT:BUART:rx_status_3\/main_3  macrocell27   5535   6785  2156372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156406p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q                macrocell15     1250   1250  2149171  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3000   4250  2156406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156497p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151740  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3970   4160  2156497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:txn\/main_2
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2156523p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q  macrocell15   1250   1250  2149171  RISE       1
\UART_CT:BUART:txn\/main_2    macrocell13   5384   6634  2156523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2156523p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell15   1250   1250  2149171  RISE       1
\UART_CT:BUART:tx_state_1\/main_1  macrocell14   5384   6634  2156523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CT:BUART:tx_state_0\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2156596p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2152601  RISE       1
\UART_CT:BUART:tx_state_0\/main_3                  macrocell15     2980   6560  2156596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2156658p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  2149145  RISE       1
\UART_CT:BUART:rx_state_3\/main_0    macrocell21   5249   6499  2156658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2156658p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  2149145  RISE       1
\UART_CT:BUART:rx_state_2\/main_0    macrocell22   5249   6499  2156658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156714p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q         macrocell18     1250   1250  2149145  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2693   3943  2156714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:pollcount_1\/main_2
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2156742p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q       macrocell25   1250   1250  2152627  RISE       1
\UART_CT:BUART:pollcount_1\/main_2  macrocell25   5165   6415  2156742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156879p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q                macrocell19     1250   1250  2150066  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2528   3778  2156879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:txn\/main_4
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2156972p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6184
-------------------------------------   ---- 
End-of-path arrival time (ps)           6184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q  macrocell16   1250   1250  2149616  RISE       1
\UART_CT:BUART:txn\/main_4    macrocell13   4934   6184  2156972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2156972p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6184
-------------------------------------   ---- 
End-of-path arrival time (ps)           6184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell16   1250   1250  2149616  RISE       1
\UART_CT:BUART:tx_state_1\/main_3  macrocell14   4934   6184  2156972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_0\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2157070p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157070  RISE       1
\UART_CT:BUART:rx_state_0\/main_6         macrocell19   4146   6086  2157070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2157070p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157070  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_6       macrocell20   4146   6086  2157070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_0\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2157238p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157238  RISE       1
\UART_CT:BUART:rx_state_0\/main_5         macrocell19   3978   5918  2157238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2157238p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157238  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_5       macrocell20   3978   5918  2157238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_0\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2157262p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157262  RISE       1
\UART_CT:BUART:rx_state_0\/main_7         macrocell19   3955   5895  2157262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2157262p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157262  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_7       macrocell20   3955   5895  2157262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2157341p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell14   1250   1250  2149622  RISE       1
\UART_CT:BUART:tx_state_0\/main_0  macrocell15   4566   5816  2157341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2157341p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell14   1250   1250  2149622  RISE       1
\UART_CT:BUART:tx_state_2\/main_0  macrocell16   4566   5816  2157341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2157394p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  2155455  RISE       1
\UART_CT:BUART:rx_state_3\/main_2   macrocell21   4513   5763  2157394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2157394p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  2155455  RISE       1
\UART_CT:BUART:rx_state_2\/main_2   macrocell22   4513   5763  2157394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2157493p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q      macrocell15   1250   1250  2149171  RISE       1
\UART_CT:BUART:tx_bitclk\/main_1  macrocell17   4414   5664  2157493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157551p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q               macrocell19   1250   1250  2150066  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_1  macrocell24   4355   5605  2157551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2157579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell19   1250   1250  2150066  RISE       1
\UART_CT:BUART:rx_state_3\/main_1  macrocell21   4327   5577  2157579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2157579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell19   1250   1250  2150066  RISE       1
\UART_CT:BUART:rx_state_2\/main_1  macrocell22   4327   5577  2157579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_8
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2157622p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q      macrocell25   1250   1250  2152627  RISE       1
\UART_CT:BUART:rx_state_0\/main_8  macrocell19   4285   5535  2157622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_5
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2157622p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q       macrocell25   1250   1250  2152627  RISE       1
\UART_CT:BUART:rx_status_3\/main_5  macrocell27   4285   5535  2157622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157692p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q               macrocell22   1250   1250  2150745  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_3  macrocell24   4215   5465  2157692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2157938p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q      macrocell16   1250   1250  2149616  RISE       1
\UART_CT:BUART:tx_bitclk\/main_3  macrocell17   3969   5219  2157938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2157940p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  2155455  RISE       1
\UART_CT:BUART:rx_state_0\/main_2   macrocell19   3966   5216  2157940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2157940p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q   macrocell23   1250   1250  2155455  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_2  macrocell20   3966   5216  2157940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_2
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2157940p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  2155455  RISE       1
\UART_CT:BUART:rx_status_3\/main_2  macrocell27   3966   5216  2157940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2157943p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q      macrocell14   1250   1250  2149622  RISE       1
\UART_CT:BUART:tx_bitclk\/main_0  macrocell17   3963   5213  2157943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_load_fifo\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157986p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_load_fifo\/q            macrocell20     1250   1250  2152760  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4300   5550  2157986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:txn\/main_1
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2158231p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q  macrocell14   1250   1250  2149622  RISE       1
\UART_CT:BUART:txn\/main_1    macrocell13   3676   4926  2158231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2158231p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell14   1250   1250  2149622  RISE       1
\UART_CT:BUART:tx_state_1\/main_0  macrocell14   3676   4926  2158231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158259p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell22   1250   1250  2150745  RISE       1
\UART_CT:BUART:rx_state_3\/main_4  macrocell21   3648   4898  2158259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158259p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell22   1250   1250  2150745  RISE       1
\UART_CT:BUART:rx_state_2\/main_4  macrocell22   3648   4898  2158259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158263p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158263  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_0   macrocell23   2954   4894  2158263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:pollcount_1\/main_0
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2158263p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158263  RISE       1
\UART_CT:BUART:pollcount_1\/main_0        macrocell25   2954   4894  2158263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:pollcount_0\/main_0
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2158263p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158263  RISE       1
\UART_CT:BUART:pollcount_0\/main_0        macrocell26   2954   4894  2158263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158289p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158289  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_1   macrocell23   2928   4868  2158289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:pollcount_1\/main_1
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2158289p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158289  RISE       1
\UART_CT:BUART:pollcount_1\/main_1        macrocell25   2928   4868  2158289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:pollcount_0\/main_1
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2158289p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158289  RISE       1
\UART_CT:BUART:pollcount_0\/main_1        macrocell26   2928   4868  2158289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158291p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158291  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_2   macrocell23   2925   4865  2158291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158416p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell21   1250   1250  2150902  RISE       1
\UART_CT:BUART:rx_state_3\/main_3  macrocell21   3491   4741  2158416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158416p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell21   1250   1250  2150902  RISE       1
\UART_CT:BUART:rx_state_2\/main_3  macrocell22   3491   4741  2158416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_10
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158540p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell26   1250   1250  2153007  RISE       1
\UART_CT:BUART:rx_state_0\/main_10  macrocell19   3367   4617  2158540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_7
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2158540p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell26   1250   1250  2153007  RISE       1
\UART_CT:BUART:rx_status_3\/main_7  macrocell27   3367   4617  2158540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_3\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158545p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157070  RISE       1
\UART_CT:BUART:rx_state_3\/main_6         macrocell21   2671   4611  2158545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_2\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158545p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157070  RISE       1
\UART_CT:BUART:rx_state_2\/main_6         macrocell22   2671   4611  2158545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158692p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q               macrocell21   1250   1250  2150902  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_2  macrocell24   3214   4464  2158692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2158727p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell17   1250   1250  2158727  RISE       1
\UART_CT:BUART:tx_state_0\/main_5  macrocell15   3180   4430  2158727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158727p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell17   1250   1250  2158727  RISE       1
\UART_CT:BUART:tx_state_2\/main_5  macrocell16   3180   4430  2158727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_3\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158874p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157238  RISE       1
\UART_CT:BUART:rx_state_3\/main_5         macrocell21   2343   4283  2158874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_2\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158874p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157238  RISE       1
\UART_CT:BUART:rx_state_2\/main_5         macrocell22   2343   4283  2158874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_3\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157262  RISE       1
\UART_CT:BUART:rx_state_3\/main_7         macrocell21   2319   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_2\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157262  RISE       1
\UART_CT:BUART:rx_state_2\/main_7         macrocell22   2319   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2158914p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell15   1250   1250  2149171  RISE       1
\UART_CT:BUART:tx_state_0\/main_1  macrocell15   2992   4242  2158914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158914p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell15   1250   1250  2149171  RISE       1
\UART_CT:BUART:tx_state_2\/main_1  macrocell16   2992   4242  2158914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_0\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2158982p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151740  RISE       1
\UART_CT:BUART:tx_state_0\/main_2               macrocell15     3984   4174  2158982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_2\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158982p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151740  RISE       1
\UART_CT:BUART:tx_state_2\/main_2               macrocell16     3984   4174  2158982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_last\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_9
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2159009p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_last\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_last\/q          macrocell28   1250   1250  2159009  RISE       1
\UART_CT:BUART:rx_state_2\/main_9  macrocell22   2898   4148  2159009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2159212p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  2149145  RISE       1
\UART_CT:BUART:rx_state_0\/main_0    macrocell19   2695   3945  2159212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2159212p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  2149145  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_0  macrocell20   2695   3945  2159212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_0
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2159212p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  2149145  RISE       1
\UART_CT:BUART:rx_status_3\/main_0   macrocell27   2695   3945  2159212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2159371p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell16   1250   1250  2149616  RISE       1
\UART_CT:BUART:tx_state_0\/main_4  macrocell15   2536   3786  2159371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2159371p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell16   1250   1250  2149616  RISE       1
\UART_CT:BUART:tx_state_2\/main_3  macrocell16   2536   3786  2159371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2159388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell19   1250   1250  2150066  RISE       1
\UART_CT:BUART:rx_state_0\/main_1  macrocell19   2519   3769  2159388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2159388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q         macrocell19   1250   1250  2150066  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_1  macrocell20   2519   3769  2159388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_1
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2159388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q        macrocell19   1250   1250  2150066  RISE       1
\UART_CT:BUART:rx_status_3\/main_1  macrocell27   2519   3769  2159388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:tx_state_2\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2159593p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159593  RISE       1
\UART_CT:BUART:tx_state_2\/main_4               macrocell16     3374   3564  2159593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:pollcount_1\/main_4
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2159606p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell26   1250   1250  2153007  RISE       1
\UART_CT:BUART:pollcount_1\/main_4  macrocell25   2301   3551  2159606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:pollcount_0\/main_3
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2159606p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell26   1250   1250  2153007  RISE       1
\UART_CT:BUART:pollcount_0\/main_3  macrocell26   2301   3551  2159606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:txn\/q
Path End       : \UART_CT:BUART:txn\/main_0
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:txn\/q       macrocell13   1250   1250  2159607  RISE       1
\UART_CT:BUART:txn\/main_0  macrocell13   2300   3550  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:txn\/main_6
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2159615p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q  macrocell17   1250   1250  2158727  RISE       1
\UART_CT:BUART:txn\/main_6   macrocell13   2292   3542  2159615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2159615p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell17   1250   1250  2158727  RISE       1
\UART_CT:BUART:tx_state_1\/main_5  macrocell14   2292   3542  2159615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_1\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2160044p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3113
-------------------------------------   ---- 
End-of-path arrival time (ps)           3113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151740  RISE       1
\UART_CT:BUART:tx_state_1\/main_2               macrocell14     2923   3113  2160044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2160062p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3094
-------------------------------------   ---- 
End-of-path arrival time (ps)           3094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151740  RISE       1
\UART_CT:BUART:tx_bitclk\/main_2                macrocell17     2904   3094  2160062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:txn\/main_5
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2160319p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2838
-------------------------------------   ---- 
End-of-path arrival time (ps)           2838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159593  RISE       1
\UART_CT:BUART:txn\/main_5                      macrocell13     2648   2838  2160319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:tx_state_1\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2160319p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2838
-------------------------------------   ---- 
End-of-path arrival time (ps)           2838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159593  RISE       1
\UART_CT:BUART:tx_state_1\/main_4               macrocell14     2648   2838  2160319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_status_3\/q
Path End       : \UART_CT:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_CT:BUART:sRX:RxSts\/clock
Path slack     : 2162046p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_status_3\/q       macrocell27    1250   1250  2162046  RISE       1
\UART_CT:BUART:sRX:RxSts\/status_3  statusicell2   2871   4121  2162046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

