

================================================================
== Vitis HLS Report for 'resblock'
================================================================
* Date:           Sat May 10 17:36:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        resblock
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   200720|   200720|  2.007 ms|  2.007 ms|  200704|  200704|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3  |   200718|   200718|        16|          1|          1|  200704|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      64|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|     -|    1030|    1018|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      81|    -|
|Register         |        -|     -|     276|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|    1306|    1195|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+----+-----+-----+-----+
    |      Instance     |      Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------+-----------------+---------+----+-----+-----+-----+
    |control_r_s_axi_U  |control_r_s_axi  |        0|   0|  170|  296|    0|
    |control_s_axi_U    |control_s_axi    |        0|   0|   36|   40|    0|
    |gmem_m_axi_U       |gmem_m_axi       |        4|   0|  824|  682|    0|
    +-------------------+-----------------+---------+----+-----+-----+-----+
    |Total              |                 |        4|   0| 1030| 1018|    0|
    +-------------------+-----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_148_p2                  |         +|   0|  0|  25|          18|           1|
    |ap_block_state16_pp0_stage0_iter15  |       and|   0|  0|   2|           1|           1|
    |ap_condition_422                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_518                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_154_p2                 |      icmp|   0|  0|  25|          18|          17|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  64|          43|          26|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg         |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten1013_load  |   9|          2|   18|         36|
    |gmem_blk_n_AR                             |   9|          2|    1|          2|
    |gmem_blk_n_AW                             |   9|          2|    1|          2|
    |gmem_blk_n_B                              |   9|          2|    1|          2|
    |gmem_blk_n_R                              |   9|          2|    1|          2|
    |gmem_blk_n_W                              |   9|          2|    1|          2|
    |indvar_flatten1013_fu_84                  |   9|          2|   18|         36|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  81|         18|   43|         86|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |first_iter_0_reg_128               |   1|   0|    1|          0|
    |gmem_addr_read_reg_238             |  32|   0|   32|          0|
    |icmp_ln15_reg_222                  |   1|   0|    1|          0|
    |indvar_flatten1013_fu_84           |  18|   0|   18|          0|
    |input_r_read_reg_217               |  64|   0|   64|          0|
    |output_r_read_reg_212              |  64|   0|   64|          0|
    |icmp_ln15_reg_222                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 276|  32|  213|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR     |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR     |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|   return void|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    6|       s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    6|       s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|     control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|      resblock|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|      resblock|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|      resblock|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|          gmem|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

