<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4881" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4881{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4881{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4881{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4881{left:82px;bottom:979px;letter-spacing:-0.16px;}
#t5_4881{left:143px;bottom:979px;letter-spacing:-0.17px;}
#t6_4881{left:190px;bottom:979px;letter-spacing:-0.13px;}
#t7_4881{left:429px;bottom:979px;letter-spacing:-0.13px;}
#t8_4881{left:523px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t9_4881{left:82px;bottom:955px;letter-spacing:-0.15px;}
#ta_4881{left:143px;bottom:955px;letter-spacing:-0.17px;}
#tb_4881{left:190px;bottom:955px;letter-spacing:-0.15px;}
#tc_4881{left:429px;bottom:955px;letter-spacing:-0.14px;}
#td_4881{left:522px;bottom:955px;letter-spacing:-0.11px;}
#te_4881{left:523px;bottom:933px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tf_4881{left:82px;bottom:909px;letter-spacing:-0.15px;}
#tg_4881{left:143px;bottom:909px;letter-spacing:-0.17px;}
#th_4881{left:190px;bottom:909px;letter-spacing:-0.15px;}
#ti_4881{left:429px;bottom:909px;letter-spacing:-0.15px;}
#tj_4881{left:522px;bottom:909px;letter-spacing:-0.11px;}
#tk_4881{left:523px;bottom:888px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tl_4881{left:83px;bottom:863px;letter-spacing:-0.14px;}
#tm_4881{left:143px;bottom:863px;letter-spacing:-0.17px;}
#tn_4881{left:190px;bottom:863px;letter-spacing:-0.15px;}
#to_4881{left:429px;bottom:863px;letter-spacing:-0.15px;}
#tp_4881{left:523px;bottom:863px;letter-spacing:-0.12px;}
#tq_4881{left:523px;bottom:842px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tr_4881{left:190px;bottom:817px;}
#ts_4881{left:523px;bottom:817px;letter-spacing:-0.11px;}
#tt_4881{left:190px;bottom:793px;}
#tu_4881{left:523px;bottom:793px;letter-spacing:-0.12px;}
#tv_4881{left:190px;bottom:768px;}
#tw_4881{left:523px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_4881{left:190px;bottom:744px;}
#ty_4881{left:523px;bottom:744px;letter-spacing:-0.13px;}
#tz_4881{left:190px;bottom:719px;}
#t10_4881{left:523px;bottom:719px;letter-spacing:-0.11px;}
#t11_4881{left:190px;bottom:695px;}
#t12_4881{left:523px;bottom:695px;letter-spacing:-0.11px;}
#t13_4881{left:190px;bottom:671px;}
#t14_4881{left:523px;bottom:671px;letter-spacing:-0.12px;}
#t15_4881{left:190px;bottom:646px;}
#t16_4881{left:523px;bottom:646px;letter-spacing:-0.12px;}
#t17_4881{left:190px;bottom:622px;}
#t18_4881{left:523px;bottom:622px;letter-spacing:-0.12px;}
#t19_4881{left:190px;bottom:597px;}
#t1a_4881{left:523px;bottom:597px;letter-spacing:-0.12px;}
#t1b_4881{left:190px;bottom:573px;letter-spacing:-0.17px;}
#t1c_4881{left:523px;bottom:573px;letter-spacing:-0.12px;}
#t1d_4881{left:190px;bottom:548px;letter-spacing:-0.17px;}
#t1e_4881{left:523px;bottom:548px;letter-spacing:-0.12px;}
#t1f_4881{left:190px;bottom:524px;letter-spacing:-0.13px;}
#t1g_4881{left:523px;bottom:524px;letter-spacing:-0.13px;}
#t1h_4881{left:190px;bottom:499px;letter-spacing:-0.14px;}
#t1i_4881{left:523px;bottom:499px;letter-spacing:-0.11px;}
#t1j_4881{left:190px;bottom:475px;letter-spacing:-0.13px;}
#t1k_4881{left:523px;bottom:475px;letter-spacing:-0.13px;}
#t1l_4881{left:190px;bottom:451px;letter-spacing:-0.13px;}
#t1m_4881{left:523px;bottom:451px;letter-spacing:-0.11px;}
#t1n_4881{left:190px;bottom:426px;letter-spacing:-0.21px;}
#t1o_4881{left:523px;bottom:426px;letter-spacing:-0.11px;}
#t1p_4881{left:190px;bottom:402px;letter-spacing:-0.13px;}
#t1q_4881{left:523px;bottom:402px;letter-spacing:-0.13px;}
#t1r_4881{left:82px;bottom:377px;letter-spacing:-0.14px;}
#t1s_4881{left:143px;bottom:377px;letter-spacing:-0.17px;}
#t1t_4881{left:190px;bottom:377px;letter-spacing:-0.14px;}
#t1u_4881{left:429px;bottom:377px;letter-spacing:-0.13px;}
#t1v_4881{left:523px;bottom:377px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_4881{left:522px;bottom:356px;letter-spacing:-0.11px;}
#t1x_4881{left:522px;bottom:339px;letter-spacing:-0.11px;}
#t1y_4881{left:190px;bottom:315px;}
#t1z_4881{left:522px;bottom:315px;letter-spacing:-0.11px;}
#t20_4881{left:190px;bottom:290px;letter-spacing:-0.1px;}
#t21_4881{left:523px;bottom:290px;letter-spacing:-0.13px;}
#t22_4881{left:190px;bottom:266px;}
#t23_4881{left:522px;bottom:266px;letter-spacing:-0.11px;}
#t24_4881{left:190px;bottom:241px;letter-spacing:-0.1px;}
#t25_4881{left:523px;bottom:241px;letter-spacing:-0.13px;}
#t26_4881{left:190px;bottom:217px;}
#t27_4881{left:522px;bottom:217px;letter-spacing:-0.11px;}
#t28_4881{left:190px;bottom:192px;letter-spacing:-0.14px;}
#t29_4881{left:523px;bottom:192px;letter-spacing:-0.12px;}
#t2a_4881{left:190px;bottom:168px;letter-spacing:-0.15px;}
#t2b_4881{left:523px;bottom:168px;letter-spacing:-0.12px;}
#t2c_4881{left:190px;bottom:144px;letter-spacing:-0.21px;}
#t2d_4881{left:522px;bottom:144px;letter-spacing:-0.12px;}
#t2e_4881{left:190px;bottom:119px;letter-spacing:-0.13px;}
#t2f_4881{left:523px;bottom:119px;letter-spacing:-0.13px;}
#t2g_4881{left:142px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2h_4881{left:228px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2i_4881{left:234px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2j_4881{left:635px;bottom:1068px;letter-spacing:0.12px;}
#t2k_4881{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2l_4881{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t2m_4881{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2n_4881{left:242px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2o_4881{left:451px;bottom:1028px;letter-spacing:-0.16px;}
#t2p_4881{left:639px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2q_4881{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2r_4881{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4881{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4881{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4881{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4881{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4881{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4881" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4881Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4881" style="-webkit-user-select: none;"><object width="935" height="1210" data="4881/4881.svg" type="image/svg+xml" id="pdf4881" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4881" class="t s1_4881">Vol. 4 </span><span id="t2_4881" class="t s1_4881">2-359 </span>
<span id="t3_4881" class="t s2_4881">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4881" class="t s3_4881">199H </span><span id="t5_4881" class="t s3_4881">409 </span><span id="t6_4881" class="t s3_4881">IA32_PERF_CTL </span><span id="t7_4881" class="t s3_4881">Thread </span><span id="t8_4881" class="t s3_4881">See Table 2-2. </span>
<span id="t9_4881" class="t s3_4881">19AH </span><span id="ta_4881" class="t s3_4881">410 </span><span id="tb_4881" class="t s3_4881">IA32_CLOCK_MODULATION </span><span id="tc_4881" class="t s3_4881">Thread </span><span id="td_4881" class="t s3_4881">Clock Modulation (R/W) </span>
<span id="te_4881" class="t s3_4881">See Table 2-2. </span>
<span id="tf_4881" class="t s3_4881">19BH </span><span id="tg_4881" class="t s3_4881">411 </span><span id="th_4881" class="t s3_4881">IA32_THERM_INTERRUPT </span><span id="ti_4881" class="t s3_4881">Module </span><span id="tj_4881" class="t s3_4881">Thermal Interrupt Control (R/W) </span>
<span id="tk_4881" class="t s3_4881">See Table 2-2. </span>
<span id="tl_4881" class="t s3_4881">19CH </span><span id="tm_4881" class="t s3_4881">412 </span><span id="tn_4881" class="t s3_4881">IA32_THERM_STATUS </span><span id="to_4881" class="t s3_4881">Module </span><span id="tp_4881" class="t s3_4881">Thermal Monitor Status (R/W) </span>
<span id="tq_4881" class="t s3_4881">See Table 2-2. </span>
<span id="tr_4881" class="t s3_4881">0 </span><span id="ts_4881" class="t s3_4881">Thermal Status (R/O) </span>
<span id="tt_4881" class="t s3_4881">1 </span><span id="tu_4881" class="t s3_4881">Thermal Status Log (R/WC0) </span>
<span id="tv_4881" class="t s3_4881">2 </span><span id="tw_4881" class="t s3_4881">PROTCHOT # or FORCEPR# Status (R/O) </span>
<span id="tx_4881" class="t s3_4881">3 </span><span id="ty_4881" class="t s3_4881">PROTCHOT # or FORCEPR# Log (R/WC0) </span>
<span id="tz_4881" class="t s3_4881">4 </span><span id="t10_4881" class="t s3_4881">Critical Temperature Status (R/O) </span>
<span id="t11_4881" class="t s3_4881">5 </span><span id="t12_4881" class="t s3_4881">Critical Temperature Status Log (R/WC0) </span>
<span id="t13_4881" class="t s3_4881">6 </span><span id="t14_4881" class="t s3_4881">Thermal Threshold #1 Status (R/O) </span>
<span id="t15_4881" class="t s3_4881">7 </span><span id="t16_4881" class="t s3_4881">Thermal Threshold #1 Log (R/WC0) </span>
<span id="t17_4881" class="t s3_4881">8 </span><span id="t18_4881" class="t s3_4881">Thermal Threshold #2 Status (R/O) </span>
<span id="t19_4881" class="t s3_4881">9 </span><span id="t1a_4881" class="t s3_4881">Thermal Threshold #2 Log (R/WC0) </span>
<span id="t1b_4881" class="t s3_4881">10 </span><span id="t1c_4881" class="t s3_4881">Power Limitation Status (R/O) </span>
<span id="t1d_4881" class="t s3_4881">11 </span><span id="t1e_4881" class="t s3_4881">Power Limitation Log (RWC0) </span>
<span id="t1f_4881" class="t s3_4881">15:12 </span><span id="t1g_4881" class="t s3_4881">Reserved </span>
<span id="t1h_4881" class="t s3_4881">22:16 </span><span id="t1i_4881" class="t s3_4881">Digital Readout (R/O) </span>
<span id="t1j_4881" class="t s3_4881">26:23 </span><span id="t1k_4881" class="t s3_4881">Reserved </span>
<span id="t1l_4881" class="t s3_4881">30:27 </span><span id="t1m_4881" class="t s3_4881">Resolution in Degrees Celsius (R/O) </span>
<span id="t1n_4881" class="t s3_4881">31 </span><span id="t1o_4881" class="t s3_4881">Reading Valid (R/O) </span>
<span id="t1p_4881" class="t s3_4881">63:32 </span><span id="t1q_4881" class="t s3_4881">Reserved </span>
<span id="t1r_4881" class="t s3_4881">1A0H </span><span id="t1s_4881" class="t s3_4881">416 </span><span id="t1t_4881" class="t s3_4881">IA32_MISC_ENABLE </span><span id="t1u_4881" class="t s3_4881">Thread </span><span id="t1v_4881" class="t s3_4881">Enable Misc. Processor Features (R/W) </span>
<span id="t1w_4881" class="t s3_4881">Allows a variety of processor functions to be enabled </span>
<span id="t1x_4881" class="t s3_4881">and disabled. </span>
<span id="t1y_4881" class="t s3_4881">0 </span><span id="t1z_4881" class="t s3_4881">Fast-Strings Enable </span>
<span id="t20_4881" class="t s3_4881">2:1 </span><span id="t21_4881" class="t s3_4881">Reserved </span>
<span id="t22_4881" class="t s3_4881">3 </span><span id="t23_4881" class="t s3_4881">Automatic Thermal Control Circuit Enable (R/W) </span>
<span id="t24_4881" class="t s3_4881">6:4 </span><span id="t25_4881" class="t s3_4881">Reserved </span>
<span id="t26_4881" class="t s3_4881">7 </span><span id="t27_4881" class="t s3_4881">Performance Monitoring Available (R) </span>
<span id="t28_4881" class="t s3_4881">10:8 </span><span id="t29_4881" class="t s3_4881">Reserved </span>
<span id="t2a_4881" class="t s3_4881">11 </span><span id="t2b_4881" class="t s3_4881">Branch Trace Storage Unavailable (R/O) </span>
<span id="t2c_4881" class="t s3_4881">12 </span><span id="t2d_4881" class="t s3_4881">Processor Event Based Sampling Unavailable (R/O) </span>
<span id="t2e_4881" class="t s3_4881">15:13 </span><span id="t2f_4881" class="t s3_4881">Reserved </span>
<span id="t2g_4881" class="t s4_4881">Table 2-53. </span><span id="t2h_4881" class="t s4_4881">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t2i_4881" class="t s4_4881">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t2j_4881" class="t s4_4881">(Contd.) </span>
<span id="t2k_4881" class="t s5_4881">Register </span>
<span id="t2l_4881" class="t s5_4881">Address </span><span id="t2m_4881" class="t s5_4881">Register Name / Bit Fields </span>
<span id="t2n_4881" class="t s5_4881">(Former MSR Name) </span>
<span id="t2o_4881" class="t s5_4881">Scope </span><span id="t2p_4881" class="t s5_4881">Bit Description </span>
<span id="t2q_4881" class="t s5_4881">Hex </span><span id="t2r_4881" class="t s5_4881">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
