Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Feb 24 09:35:14 2026
| Host         : HU-DOPX-TAS25 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fsm_top_control_sets_placed.rpt
| Design       : fsm_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              73 |           30 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_debouncer/clear                 |                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                   |                            |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG |                                   | u_debouncer/state_reg[0]   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_switch_iface/E[0]               | u_debouncer/SR[0]          |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_debouncer/stable_cnt[0]_i_1_n_0 | u_debouncer/clear          |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG |                                   | u_clkdiv/count[24]_i_1_n_0 |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG |                                   | u_debouncer/SR[0]          |               15 |             33 |         2.20 |
+----------------+-----------------------------------+----------------------------+------------------+----------------+--------------+


