$date
	Tue May 27 14:05:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_noWait_APB_slave $end
$var wire 1 ! PSLVERR $end
$var wire 1 " PREADY $end
$var wire 8 # PRDATA [7:0] $end
$var parameter 32 $ ADDRESS_WIDTH $end
$var parameter 32 % DATA_WIDTH $end
$var reg 5 & PADDR [4:0] $end
$var reg 1 ' PCLK $end
$var reg 1 ( PENABLE $end
$var reg 1 ) PRESETn $end
$var reg 1 * PSEL $end
$var reg 8 + PWDATA [7:0] $end
$var reg 1 , PWRITE $end
$scope module dut $end
$var wire 5 - PADDR [4:0] $end
$var wire 1 ' PCLK $end
$var wire 1 ( PENABLE $end
$var wire 1 " PREADY $end
$var wire 1 ) PRESETn $end
$var wire 1 * PSEL $end
$var wire 1 ! PSLVERR $end
$var wire 8 . PWDATA [7:0] $end
$var wire 1 , PWRITE $end
$var wire 1 / Read_en $end
$var wire 1 0 Write_en $end
$var wire 8 1 PRDATA [7:0] $end
$var parameter 32 2 ADDRESS_WIDTH $end
$var parameter 32 3 DATA_WIDTH $end
$var reg 8 4 register_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 3
b101 2
b1000 %
b101 $
$end
#0
$dumpvars
b11111110 4
bz 1
00
0/
b0 .
b0 -
0,
b0 +
0*
1)
0(
1'
b0 &
bz #
0"
0!
$end
#5000
0'
#10000
1'
#12000
1!
b10101010 +
b10101010 .
1*
1,
#15000
0'
#20000
1'
#22000
10
1"
0!
1(
#25000
0'
#30000
1'
#32000
00
0"
b0 +
b0 .
0(
0*
#35000
0'
#40000
b10101010 4
1'
#45000
0'
#50000
1'
#52000
1!
1*
0,
#55000
0'
#60000
1'
#62000
b10101010 #
b10101010 1
1/
1"
0!
1(
#65000
0'
#70000
1'
#72000
bz #
bz 1
0/
0"
0(
0*
#75000
0'
#80000
1'
#85000
0'
#90000
1'
#92000
