<profile>

<section name = "Vitis HLS Report for 'histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2'" level="0">
<item name = "Date">Fri Sep  6 14:01:33 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">histoframe_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.842 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_26_1_VITIS_LOOP_28_2">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 226, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 127, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln26_fu_131_p2">+, 0, 0, 71, 64, 1</column>
<column name="e_3_fu_176_p2">+, 0, 0, 15, 8, 8</column>
<column name="j_3_fu_149_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln26_fu_126_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln28_fu_121_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="e_2_fu_188_p3">select, 0, 0, 8, 1, 8</column>
<column name="o_2_fu_181_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln23_fu_137_p3">select, 0, 0, 31, 1, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="e_fu_54">9, 2, 8, 16</column>
<column name="in_mat_data1_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_62">9, 2, 64, 128</column>
<column name="j_fu_58">9, 2, 31, 62</column>
<column name="o_fu_50">9, 2, 8, 16</column>
<column name="out_mat_data2_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="e_fu_54">8, 0, 8, 0</column>
<column name="indvar_flatten_fu_62">64, 0, 64, 0</column>
<column name="j_fu_58">31, 0, 31, 0</column>
<column name="o_fu_50">8, 0, 8, 0</column>
<column name="t_reg_264">8, 0, 8, 0</column>
<column name="trunc_ln28_reg_258">1, 0, 1, 0</column>
<column name="trunc_ln28_reg_258_pp0_iter2_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2, return value</column>
<column name="in_mat_data1_dout">in, 8, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_num_data_valid">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_fifo_cap">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_empty_n">in, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_read">out, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="out_mat_data2_din">out, 24, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_num_data_valid">in, 2, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_fifo_cap">in, 2, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_full_n">in, 1, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_write">out, 1, ap_fifo, out_mat_data2, pointer</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="bound">in, 64, ap_none, bound, scalar</column>
</table>
</item>
</section>
</profile>
