# q-learning-accel-fpga

Step1: Open vivado Design Suite, create new project.

Step2: Add design source files: pipeline.v, rtable.v, qmaxtable.v, qtable.v

Step 3: Add simulation source file: testbench.v

After done step 2 and 3 should see some architecture like this: ![alt text](https://github.com/CatherineMeng/q-learning-accel-fpga.git/master/Screen Shot 2019-09-02 at 2.20.06 AM.png)

Step 4: Click run simulation on the left to run simulation. Once done, generate RTL design diagram

