Model {
  Name			  "dsp48macro_mult35x35"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.129"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Wed Aug 25 11:09:13 2004"
  Creator		  "alexc"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "douangp"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon May 16 13:00:39 2011"
  RTWModifiedTimeStamp	  227446875
  ModelVersionFormat	  "1.%<AutoIncrement:129>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "100.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "None"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant off
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 360, 210, 1240, 840 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      UniformRandomNumber
      Minimum		      "-1"
      Maximum		      "1"
      Seed		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
  }
  System {
    Name		    "dsp48macro_mult35x35"
    Location		    [113, 89, 1410, 632]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "80"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "62"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "1"
      Tag		      "genX"
      Ports		      []
      Position		      [115, 105, 166, 155]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      infoedit		      " System Generator"
      xilinxfamily	      "virtex6"
      part		      "xc6vlx240t"
      speed		      "-1"
      package		      "ff784"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./netlist"
      proj_type		      "Project Navigator"
      testbench		      off
      simulink_period	      "1/4"
      sysclk_period	      "5"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "326,241,464,470"
      block_type	      "sysgen"
      block_version	      "8.2.EA1"
      sg_icon_stat	      "51,50,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 0 ],[0 0 50 50 0 ],[1 1 1 ]"
      ");\npatch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.1"
      "55 36.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 3"
      "6.655 26.155 ],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.15"
      "5 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.15"
      "5 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graph"
      "ics');\nfprintf('','COMMENT: begin icon text');\n\nfprintf('','COMMENT: end icon text');"
      sg_blockgui_xml	      "<!--  *  Copyright (c) 2005, Xilinx, Inc.  All Rights Reserved.            --><!--  *  Re"
      "production or reuse, in any form, without the explicit written  --><!--  *  consent of Xilinx, Inc., is strictly"
      " prohibited.                  --><sysgenblock has_userdata=\"true\" tag=\"genX\" block_type=\"sysgen\" simulinkn"
      "ame=\" System Generator\" >\n <icon width=\"51\" bg_color=\"beige\" height=\"50\" caption_format=\"System\\nGene"
      "rator\" wmark_color=\"red\" />\n <callbacks DeleteFcn=\"xlSysgenGUI('delete', gcs, gcbh);\" OpenFcn=\"xlSysgenGU"
      "I('startup',gcs,gcbh)\" ModelCloseFcn=\"xlSysgenGUI('Close',gcs,gcbh)\" PostSaveFcn=\"xlSysgenGUI('Save')\" />\n"
      " <libraries>\n  <library name=\"xbsIndex\" />\n  <library name=\"xbsBasic\" />\n  <library name=\"xbsTools\" />\n"
      " </libraries>\n <subsystem_model file=\"system_generator_subsystem.mdl\" />\n <blockgui label=\"Xilinx System Ge"
      "nerator\" >\n  <editbox evaluate=\"false\" multi_line=\"true\" name=\"infoedit\" read_only=\"true\" default=\" S"
      "ystem Generator\" />\n  <editbox evaluate=\"false\" name=\"xilinxfamily\" default=\"Virtex4\" label=\"Xilinx fam"
      "ily\" />\n  <editbox evaluate=\"false\" name=\"part\" default=\"xc4vsx35\" label=\"Part\" />\n  <editbox evaluat"
      "e=\"false\" name=\"speed\" default=\"-10\" label=\"Speed\" />\n  <editbox evaluate=\"false\" name=\"package\" de"
      "fault=\"ff668\" label=\"Package\" />\n  <listbox evaluate=\"true\" name=\"synthesis_tool\" default=\"XST\" label"
      "=\"Synthesis tool\" >\n   <item value=\"Spectrum\" />\n   <item value=\"Synplify\" />\n   <item value=\"Synplify"
      " Pro\" />\n   <item value=\"XST\" />\n   <item value=\"Precision\" />\n  </listbox>\n  <editbox evaluate=\"false"
      "\" name=\"directory\" default=\"./netlist\" label=\"Target directory\" />\n  <checkbox evaluate=\"true\" name=\""
      "testbench\" default=\"off\" label=\"Testbench\" />\n  <editbox evaluate=\"true\" name=\"simulink_period\" defaul"
      "t=\"1\" label=\"Simulink period\" />\n  <editbox evaluate=\"true\" name=\"sysclk_period\" default=\"10\" label=\""
      "System clock period\" />\n  <checkbox evaluate=\"true\" name=\"incr_netlist\" default=\"off\" label=\"Incrementa"
      "l netlisting\" />\n  <listbox evaluate=\"true\" name=\"trim_vbits\" default=\"Everywhere in SubSystem\" label=\""
      "Trim valid bits\" >\n   <item value=\"According to Block Masks\" />\n   <item value=\"Everywhere in SubSystem\" "
      "/>\n   <item value=\"No Where in SubSystem\" />\n  </listbox>\n  <listbox evaluate=\"true\" name=\"dbl_ovrd\" de"
      "fault=\"According to Block Masks\" label=\"Override with doubles\" >\n   <item value=\"According to Block Masks\""
      " />\n   <item value=\"Everywhere in SubSystem\" />\n   <item value=\"No Where in SubSystem\" />\n  </listbox>\n "
      " <listbox evaluate=\"true\" name=\"core_generation\" default=\"According to Block Masks\" label=\"Generate cores"
      "\" >\n   <item value=\"According to Block Masks\" />\n   <item value=\"Everywhere Available\" />\n   <item value"
      "=\"Not Needed - Already Generated\" />\n  </listbox>\n  <checkbox evaluate=\"true\" name=\"run_coregen\" default"
      "=\"off\" label=\"Run CoreGen\" />\n  <checkbox evaluate=\"true\" name=\"deprecated_control\" default=\"off\" lab"
      "el=\"Show deprecated controls\" />\n  <hiddenvar evaluate=\"true\" name=\"eval_field\" default=\"0\" />\n </bloc"
      "kgui>\n</sysgenblock>\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Concat"
      SID		      "2"
      Ports		      [3, 1]
      Position		      [1045, 192, 1075, 338]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poin"
      "t at zero."
      num_inputs	      "3"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "concat"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "30,146,3,1,white,blue,0,61ef8218,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 146 146 0 ],[0.77 "
      "0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 146 146 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[77.4"
      "4 77.44 81.44 77.44 81.44 81.44 81.44 77.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[73.44 73.44 77.44 "
      "77.44 73.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[69.44 69.44 73.44 73.44 69.44 ],[1 1 1 "
      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[65.44 65.44 69.44 65.44 69.44 69.44 65.44 ],[0.931 0.946 0."
      "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
      "_label('input',1,'hi');\n\ncolor('black');port_label('input',3,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}'"
      ",'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant"
      SID		      "3"
      Ports		      [0, 1]
      Position		      [345, 439, 390, 471]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,32,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 "
      "20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 2"
      "0.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
      "abel('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Convert"
      SID		      "4"
      Ports		      [1, 1]
      Position		      [515, 175, 560, 205]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Convert"
      SourceType	      "Xilinx Type Converter Block"
      infoedit		      "The input is presented at the output after quantization and overflow effects.<P><P>Hardware not"
      "es: Additional hardware is used when rounding or saturation is selected and output width is less than the input "
      "width."
      arith_type	      "Signed  (2's comp)"
      n_bits		      "18"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0 0 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "convert"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 "
      "19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 1"
      "9.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"ahi"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Convert1"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [515, 270, 560, 300]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Convert"
      SourceType	      "Xilinx Type Converter Block"
      infoedit		      "The input is presented at the output after quantization and overflow effects.<P><P>Hardware not"
      "es: Additional hardware is used when rounding or saturation is selected and output width is less than the input "
      "width."
      arith_type	      "Signed  (2's comp)"
      n_bits		      "18"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0 0 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "convert"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 "
      "19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 1"
      "9.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"bhi"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Convert2"
      SID		      "6"
      Ports		      [1, 1]
      Position		      [515, 220, 560, 250]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Convert"
      SourceType	      "Xilinx Type Converter Block"
      infoedit		      "The input is presented at the output after quantization and overflow effects.<P><P>Hardware not"
      "es: Additional hardware is used when rounding or saturation is selected and output width is less than the input "
      "width."
      arith_type	      "Signed  (2's comp)"
      n_bits		      "18"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0 0 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "convert"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 "
      "19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 1"
      "9.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"alo"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Convert3"
      SID		      "7"
      Ports		      [1, 1]
      Position		      [515, 310, 560, 340]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Convert"
      SourceType	      "Xilinx Type Converter Block"
      infoedit		      "The input is presented at the output after quantization and overflow effects.<P><P>Hardware not"
      "es: Additional hardware is used when rounding or saturation is selected and output width is less than the input "
      "width."
      arith_type	      "Signed  (2's comp)"
      n_bits		      "18"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0 0 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "convert"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 "
      "19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 1"
      "9.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"blo"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Convert4"
      SID		      "8"
      Ports		      [1, 1]
      Position		      [1134, 300, 1156, 330]
      BlockRotation	      270
      BlockMirror	      on
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Convert"
      SourceType	      "Xilinx Type Converter Block"
      infoedit		      "The input is presented at the output after quantization and overflow effects.<P><P>Hardware not"
      "es: Additional hardware is used when rounding or saturation is selected and output width is less than the input "
      "width."
      arith_type	      "Signed  (2's comp)"
      n_bits		      "71"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0 0 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "convert"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "22,30,1,1,white,blue,0,edca21da,down,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 22 22 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 22 22 0 0 ],[0 0 30 30 0 ]);\npatch([4.325 8.66 11.66 14.66 17.66 11.66 7.325 4.325 ],[18.3"
      "3 18.33 21.33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([7.325 11.66 8.66 4.325 7.325 ],[15.33 15.33 18."
      "33 18.33 15.33 ],[0.931 0.946 0.973 ]);\npatch([4.325 8.66 11.66 7.325 4.325 ],[12.33 12.33 15.33 15.33 12.33 ],"
      "[1 1 1 ]);\npatch([7.325 17.66 14.66 11.66 8.66 4.325 7.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0."
      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('blac"
      "k');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Copyright"
      SID		      "9"
      Ports		      []
      Position		      [1298, 73, 1551, 213]
      DropShadow	      on
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsCopyrightNotice_r4/Copyright"
      SourceType	      "Xilinx Copyright Notice Block"
      copyrighttext	      "Copyright (c) 2011  by  Xilinx, Inc. All rights reserved.<br><br>This file contains proprie"
      "tary, confidential information of Xilinx, Inc., is distributed under license from Xilinx, Inc., and may be used,"
      " copied and/or disclosed only pursuant to the terms of a valid license agreement with Xilinx, Inc. Xilinx hereby"
      " grants you a license to use this file solely for design, simulation, implementation and creation of design file"
      "s limited to Xilinx devices or technologies. Use with non-Xilinx devices or technologies is expressly prohibited"
      " and immediately terminates your license unless covered by a separate agreement.<br><br>Xilinx is providing this"
      " design, code, or information \"as-is\" solely for use in developing programs and solutions for Xilinx devices, "
      "with no obligation on the part of Xilinx to provide support. By providing this design, code, or information as o"
      "ne possible implementation of this feature, application or standard, Xilinx is making no representation that thi"
      "s implementation is free from any claims of infringement. You are responsible for obtaining any rights you may r"
      "equire for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy "
      "of the implementation, including but not limited to any warranties or representations that this implementation i"
      "s free from claims of infringement, implied warranties of merchantability or fitness for a particular purpose.<b"
      "r><br>Xilinx products are not intended for use in life support appliances, devices, or systems. Use in such appl"
      "ications is expressly prohibited.<br><br>Any modifications that are made to the Source Code are done at the user"
      "'s sole risk and will be unsupported.<br><br>This copyright and support notice must be retained as part of this "
      "text at all times. (c) Copyright 1995-2011 Xilinx, Inc. All rights reserved."
      infoedit		      "	\nCopyright(C) 2008 by  Xilinx, Inc. All rights reserved.<br>	\n<br>	\nThis file contains prop"
      "rietary, confidential information of Xilinx, Inc., is distributed under license	\nfrom Xilinx, Inc., and may be "
      "used, copied and/or disclosed only pursuant to the terms of a valid license	\nagreement with Xilinx, Inc. Xilinx"
      " hereby grants you a license to use this file solely for design,	\nsimulation, implementation and creation of de"
      "sign files limited to Xilinx devices or technologies. Use 	\nwith non-Xilinx devices or technologies is expressl"
      "y prohibited and immediately terminates your license 	\nunless covered by a separate agreement.<br>	\n<br>	\nXil"
      "inx is providing this design, code, or information \"as-is\" solely for use in developing programs and 	\nsoluti"
      "ons for Xilinx devices, with no obligation on the part of Xilinx to provide support. By providing	\nthis design,"
      " code, or information as one possible implementation of this feature, application or standard,	\nXilinx is makin"
      "g no representation that this implementation is free from any claims of infringement. You	\nare responsible for "
      "obtaining any rights you may require for your implementation. Xilinx expressly disclaims	\nany warranty whatsoev"
      "er with respect to the adequacy of the implementation, including but not limited to any	\nwarranties or represen"
      "tations that this implementation is free from claims of infringement, implied warranties	\nof merchantability or"
      " fitness for a particular purpose.<br>	\n<br>	\nXilinx products are not intended for use in life support applian"
      "ces, devices, or systems. Use in such 	\napplications is expressly prohibited.<br>	\n<br>	\nAny modifications th"
      "at are made to the Source Code are done at the user's sole risk and will be unsupported.<br>	\n<br>	\nThis copyr"
      "ight and support notice must be retained as part of this text at all times. 	\n(c) Copyright 1995-2008 Xilinx, I"
      "nc. All rights reserved.	\n      "
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "copyright"
      block_version	      "10.1.00"
      sg_icon_stat	      "253,140,-1,-1,beige,white,0,0,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 200 200 0 0 ],[0 0 100 100 0 ],[1 1"
      " 1 ]);\nplot([0 200 200 0 0 ],[0 0 100 100 0 ]);\npatch([68.85 89.08 103.08 117.08 131.08 103.08 82.85 68.85 ],["
      "65.54 65.54 79.54 65.54 79.54 79.54 79.54 65.54 ],[0.951 0.944 0.902 ]);\npatch([82.85 103.08 89.08 68.85 82.85 "
      "],[51.54 51.54 65.54 65.54 51.54 ],[0.93 0.92 0.86 ]);\npatch([68.85 89.08 103.08 82.85 68.85 ],[37.54 37.54 51."
      "54 51.54 37.54 ],[0.951 0.944 0.902 ]);\npatch([82.85 131.08 117.08 103.08 89.08 68.85 82.85 ],[23.54 23.54 37.5"
      "4 23.54 37.54 37.54 23.54 ],[0.93 0.92 0.86 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
      " begin icon text');\nfprintf('','COMMENT: end icon text');disp(['{\\fontsize{12pt}(c) Copyright 1995-' datestr(n"
      "ow, 'yyyy') ' Xilinx, Inc.}\\newline \\newline '],'texmode','on');\ndisp('{\\fontsize{12pt}#-- All rights reserv"
      "ed.}','texmode','on');\ndisp('\\newline \\newline \\newline \\newline{\\fontsize{12pt}Double Click for Copyright"
      " Notice}','texmode','on');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Counter"
      SID		      "10"
      Ports		      [0, 1]
      Position		      [205, 410, 255, 460]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Counter"
      SourceType	      "Xilinx Counter Block"
      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited cou"
      "nter is implemented by combining a counter with a comparator."
      cnt_type		      "Free Running"
      cnt_to		      "Inf"
      operation		      "Up"
      start_count	      "0"
      cnt_by_val	      "1"
      arith_type	      "Unsigned"
      n_bits		      "2"
      bin_pt		      "0"
      load_pin		      off
      rst		      off
      en		      off
      explicit_period	      "on"
      period		      "0.25"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      implementation	      "Fabric"
      xl_use_area	      off
      xl_area		      "[1 2 0 2 0 0 0]"
      use_rpm		      "off"
      has_advanced_control    "0"
      sggui_pos		      "345,9,348,660"
      block_type	      "counter"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "50,50,0,1,white,blue,0,7ac47ef5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 50 50 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 50 50 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32"
      ".77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.7"
      "7 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 1"
      "8.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11."
      "77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
      "\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "DSP48 Macro 2.1 "
      SID		      "62"
      Ports		      [3, 1]
      Position		      [735, 170, 805, 330]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/DSP48 Macro 2.1 "
      SourceType	      "Xilinx DSP48 Macro 2.1  Block"
      infoedit		      "<html>Valid operands: CONCAT, P, C, PCIN, P>>17, PCIN>>17, CARRYIN, CARRYCASCIN, ACIN, A, BCIN,"
      "B<br><br>Valid operators: +, -, *, ()<br><br>Valid functions: RNDSIMPLE, RNDSYM<br><br>Instructions are case ins"
      "ensitive and tolerate spaces.</html>"
      dsptype		      "Target XtremeDSP Slice: DSP48E1"
      instruction_list	      "A*B\nA*B+P>>17\nA*B+P\nA*B+P>>17"
      AvailableInstructions   "'(A+D)\n(A+D)*B\n(A+D)*B+C\n(A+D)*B+C+CARRYIN\n(A+D)*B+CARRYIN\n(A+D)*B+P\n(A+D)*B+P+CA"
      "RRYIN\n(A+D)*B+P>>17\n(A+D)*B+P>>17+CARRYIN\n(A+D)*B+PCIN\n(A+D)*B+PCIN+CARRYIN\n(A+D)*B+PCIN>>17\n(A+D)*B+PCIN>"
      ">17+CARRYIN\n(A+D)*BCIN\n(A+D)*BCIN+C\n(A+D)*BCIN+C+CARRYIN\n(A+D)*BCIN+CARRYIN\n(A+D)*BCIN+P\n(A+D)*BCIN+P+CARR"
      "YIN\n(A+D)*BCIN+P>>17\n(A+D)*BCIN+P>>17+CARRYIN\n(A+D)*BCIN+PCIN\n(A+D)*BCIN+PCIN+CARRYIN\n(A+D)*BCIN+PCIN>>17\n"
      "(A+D)*BCIN+PCIN>>17+CARRYIN\n(A+D)+C\n(A+D)+C+CARRYIN\n(A+D)+CARRYIN\n(A+D)+P\n(A+D)+P+CARRYIN\n(A+D)+P>>17\n(A+"
      "D)+P>>17+CARRYIN\n(A+D)+PCIN\n(A+D)+PCIN+CARRYIN\n(A+D)+PCIN>>17\n(A+D)+PCIN>>17+CARRYIN\n(ACIN+D)\n(ACIN+D)*B\n"
      "(ACIN+D)*B+C\n(ACIN+D)*B+C+CARRYIN\n(ACIN+D)*B+CARRYIN\n(ACIN+D)*B+P\n(ACIN+D)*B+P+CARRYIN\n(ACIN+D)*B+P>>17\n(A"
      "CIN+D)*B+P>>17+CARRYIN\n(ACIN+D)*B+PCIN\n(ACIN+D)*B+PCIN+CARRYIN\n(ACIN+D)*B+PCIN>>17\n(ACIN+D)*B+PCIN>>17+CARRY"
      "IN\n(ACIN+D)*BCIN\n(ACIN+D)*BCIN+C\n(ACIN+D)*BCIN+C+CARRYIN\n(ACIN+D)*BCIN+CARRYIN\n(ACIN+D)*BCIN+P\n(ACIN+D)*BC"
      "IN+P+CARRYIN\n(ACIN+D)*BCIN+P>>17\n(ACIN+D)*BCIN+P>>17+CARRYIN\n(ACIN+D)*BCIN+PCIN\n(ACIN+D)*BCIN+PCIN+CARRYIN\n"
      "(ACIN+D)*BCIN+PCIN>>17\n(ACIN+D)*BCIN+PCIN>>17+CARRYIN\n(ACIN+D)+C\n(ACIN+D)+C+CARRYIN\n(ACIN+D)+CARRYIN\n(ACIN+"
      "D)+P\n(ACIN+D)+P+CARRYIN\n(ACIN+D)+P>>17\n(ACIN+D)+P>>17+CARRYIN\n(ACIN+D)+PCIN\n(ACIN+D)+PCIN+CARRYIN\n(ACIN+D)"
      "+PCIN>>17\n(ACIN+D)+PCIN>>17+CARRYIN\n(D+A)\n(D+A)*B\n(D+A)*B+C\n(D+A)*B+C+CARRYIN\n(D+A)*B+CARRYIN\n(D+A)*B+P\n"
      "(D+A)*B+P+CARRYIN\n(D+A)*B+P>>17\n(D+A)*B+P>>17+CARRYIN\n(D+A)*B+PCIN\n(D+A)*B+PCIN+CARRYIN\n(D+A)*B+PCIN>>17\n("
      "D+A)*B+PCIN>>17+CARRYIN\n(D+A)*BCIN\n(D+A)*BCIN+C\n(D+A)*BCIN+C+CARRYIN\n(D+A)*BCIN+CARRYIN\n(D+A)*BCIN+P\n(D+A)"
      "*BCIN+P+CARRYIN\n(D+A)*BCIN+P>>17\n(D+A)*BCIN+P>>17+CARRYIN\n(D+A)*BCIN+PCIN\n(D+A)*BCIN+PCIN+CARRYIN\n(D+A)*BCI"
      "N+PCIN>>17\n(D+A)*BCIN+PCIN>>17+CARRYIN\n(D+A)+C\n(D+A)+C+CARRYIN\n(D+A)+CARRYIN\n(D+A)+P\n(D+A)+P+CARRYIN\n(D+A"
      ")+P>>17\n(D+A)+P>>17+CARRYIN\n(D+A)+PCIN\n(D+A)+PCIN+CARRYIN\n(D+A)+PCIN>>17\n(D+A)+PCIN>>17+CARRYIN\n(D+ACIN)\n"
      "(D+ACIN)*B\n(D+ACIN)*B+C\n(D+ACIN)*B+C+CARRYIN\n(D+ACIN)*B+CARRYIN\n(D+ACIN)*B+P\n(D+ACIN)*B+P+CARRYIN\n(D+ACIN)"
      "*B+P>>17\n(D+ACIN)*B+P>>17+CARRYIN\n(D+ACIN)*B+PCIN\n(D+ACIN)*B+PCIN+CARRYIN\n(D+ACIN)*B+PCIN>>17\n(D+ACIN)*B+PC"
      "IN>>17+CARRYIN\n(D+ACIN)*BCIN\n(D+ACIN)*BCIN+C\n(D+ACIN)*BCIN+C+CARRYIN\n(D+ACIN)*BCIN+CARRYIN\n(D+ACIN)*BCIN+P\n"
      "(D+ACIN)*BCIN+P+CARRYIN\n(D+ACIN)*BCIN+P>>17\n(D+ACIN)*BCIN+P>>17+CARRYIN\n(D+ACIN)*BCIN+PCIN\n(D+ACIN)*BCIN+PCI"
      "N+CARRYIN\n(D+ACIN)*BCIN+PCIN>>17\n(D+ACIN)*BCIN+PCIN>>17+CARRYIN\n(D+ACIN)+C\n(D+ACIN)+C+CARRYIN\n(D+ACIN)+CARR"
      "YIN\n(D+ACIN)+P\n(D+ACIN)+P+CARRYIN\n(D+ACIN)+P>>17\n(D+ACIN)+P>>17+CARRYIN\n(D+ACIN)+PCIN\n(D+ACIN)+PCIN+CARRYI"
      "N\n(D+ACIN)+PCIN>>17\n(D+ACIN)+PCIN>>17+CARRYIN\n(D-A)\n(D-A)*B\n(D-A)*B+C\n(D-A)*B+C+CARRYIN\n(D-A)*B+CARRYIN\n"
      "(D-A)*B+P\n(D-A)*B+P+CARRYIN\n(D-A)*B+P>>17\n(D-A)*B+P>>17+CARRYIN\n(D-A)*B+PCIN\n(D-A)*B+PCIN+CARRYIN\n(D-A)*B+"
      "PCIN>>17\n(D-A)*B+PCIN>>17+CARRYIN\n(D-A)*BCIN\n(D-A)*BCIN+C\n(D-A)*BCIN+C+CARRYIN\n(D-A)*BCIN+CARRYIN\n(D-A)*BC"
      "IN+P\n(D-A)*BCIN+P+CARRYIN\n(D-A)*BCIN+P>>17\n(D-A)*BCIN+P>>17+CARRYIN\n(D-A)*BCIN+PCIN\n(D-A)*BCIN+PCIN+CARRYIN"
      "\n(D-A)*BCIN+PCIN>>17\n(D-A)*BCIN+PCIN>>17+CARRYIN\n(D-A)+C\n(D-A)+C+CARRYIN\n(D-A)+CARRYIN\n(D-A)+P\n(D-A)+P+CA"
      "RRYIN\n(D-A)+P>>17\n(D-A)+P>>17+CARRYIN\n(D-A)+PCIN\n(D-A)+PCIN+CARRYIN\n(D-A)+PCIN>>17\n(D-A)+PCIN>>17+CARRYIN\n"
      "(D-ACIN)\n(D-ACIN)*B\n(D-ACIN)*B+C\n(D-ACIN)*B+C+CARRYIN\n(D-ACIN)*B+CARRYIN\n(D-ACIN)*B+P\n(D-ACIN)*B+P+CARRYIN"
      "\n(D-ACIN)*B+P>>17\n(D-ACIN)*B+P>>17+CARRYIN\n(D-ACIN)*B+PCIN\n(D-ACIN)*B+PCIN+CARRYIN\n(D-ACIN)*B+PCIN>>17\n(D-"
      "ACIN)*B+PCIN>>17+CARRYIN\n(D-ACIN)*BCIN\n(D-ACIN)*BCIN+C\n(D-ACIN)*BCIN+C+CARRYIN\n(D-ACIN)*BCIN+CARRYIN\n(D-ACI"
      "N)*BCIN+P\n(D-ACIN)*BCIN+P+CARRYIN\n(D-ACIN)*BCIN+P>>17\n(D-ACIN)*BCIN+P>>17+CARRYIN\n(D-ACIN)*BCIN+PCIN\n(D-ACI"
      "N)*BCIN+PCIN+CARRYIN\n(D-ACIN)*BCIN+PCIN>>17\n(D-ACIN)*BCIN+PCIN>>17+CARRYIN\n(D-ACIN)+C\n(D-ACIN)+C+CARRYIN\n(D"
      "-ACIN)+CARRYIN\n(D-ACIN)+P\n(D-ACIN)+P+CARRYIN\n(D-ACIN)+P>>17\n(D-ACIN)+P>>17+CARRYIN\n(D-ACIN)+PCIN\n(D-ACIN)+"
      "PCIN+CARRYIN\n(D-ACIN)+PCIN>>17\n(D-ACIN)+PCIN>>17+CARRYIN\n-((A+D))\n-((A+D)*B)\n-((A+D)*B+CARRYIN)\n-((A+D)*BC"
      "IN)\n-((A+D)*BCIN+CARRYIN)\n-((A+D)+CARRYIN)\n-((ACIN+D))\n-((ACIN+D)*B)\n-((ACIN+D)*B+CARRYIN)\n-((ACIN+D)*BCIN"
      ")\n-((ACIN+D)*BCIN+CARRYIN)\n-((ACIN+D)+CARRYIN)\n-((D+A))\n-((D+A)*B)\n-((D+A)*B+CARRYIN)\n-((D+A)*BCIN)\n-((D+"
      "A)*BCIN+CARRYIN)\n-((D+A)+CARRYIN)\n-((D+ACIN))\n-((D+ACIN)*B)\n-((D+ACIN)*B+CARRYIN)\n-((D+ACIN)*BCIN)\n-((D+AC"
      "IN)*BCIN+CARRYIN)\n-((D+ACIN)+CARRYIN)\n-((D-A))\n-((D-A)*B)\n-((D-A)*B+CARRYIN)\n-((D-A)*BCIN)\n-((D-A)*BCIN+CA"
      "RRYIN)\n-((D-A)+CARRYIN)\n-((D-ACIN))\n-((D-ACIN)*B)\n-((D-ACIN)*B+CARRYIN)\n-((D-ACIN)*BCIN)\n-((D-ACIN)*BCIN+C"
      "ARRYIN)\n-((D-ACIN)+CARRYIN)\n-(A)\n-(A*B)\n-(A*B+CARRYIN)\n-(A*BCIN)\n-(A*BCIN+CARRYIN)\n-(A+CARRYIN)\n-(A+D)\n"
      "-(A+D)*B\n-(A+D)*B-CARRYIN\n-(A+D)*BCIN\n-(A+D)*BCIN-CARRYIN\n-(A+D)-CARRYIN\n-(ACIN)\n-(ACIN*B)\n-(ACIN*B+CARRY"
      "IN)\n-(ACIN*BCIN)\n-(ACIN*BCIN+CARRYIN)\n-(ACIN+CARRYIN)\n-(ACIN+D)\n-(ACIN+D)*B\n-(ACIN+D)*B-CARRYIN\n-(ACIN+D)"
      "*BCIN\n-(ACIN+D)*BCIN-CARRYIN\n-(ACIN+D)-CARRYIN\n-(B*(A+D))\n-(B*(A+D)+CARRYIN)\n-(B*(ACIN+D))\n-(B*(ACIN+D)+CA"
      "RRYIN)\n-(B*(D+A))\n-(B*(D+A)+CARRYIN)\n-(B*(D+ACIN))\n-(B*(D+ACIN)+CARRYIN)\n-(B*(D-A))\n-(B*(D-A)+CARRYIN)\n-("
      "B*(D-ACIN))\n-(B*(D-ACIN)+CARRYIN)\n-(B*A)\n-(B*A+CARRYIN)\n-(B*ACIN)\n-(B*ACIN+CARRYIN)\n-(B*D)\n-(B*D+CARRYIN)"
      "\n-(BCIN*(A+D))\n-(BCIN*(A+D)+CARRYIN)\n-(BCIN*(ACIN+D))\n-(BCIN*(ACIN+D)+CARRYIN)\n-(BCIN*(D+A))\n-(BCIN*(D+A)+"
      "CARRYIN)\n-(BCIN*(D+ACIN))\n-(BCIN*(D+ACIN)+CARRYIN)\n-(BCIN*(D-A))\n-(BCIN*(D-A)+CARRYIN)\n-(BCIN*(D-ACIN))\n-("
      "BCIN*(D-ACIN)+CARRYIN)\n-(BCIN*A)\n-(BCIN*A+CARRYIN)\n-(BCIN*ACIN)\n-(BCIN*ACIN+CARRYIN)\n-(BCIN*D)\n-(BCIN*D+CA"
      "RRYIN)\n-(C)\n-(C+CARRYCASCIN)\n-(C+CARRYIN)\n-(C+CONCAT)\n-(C+CONCAT+CARRYCASCIN)\n-(C+CONCAT+CARRYIN)\n-(C+P)\n"
      "-(C+P+CARRYCASCIN)\n-(C+P+CARRYIN)\n-(CARRYIN)\n-(CONCAT)\n-(CONCAT+C)\n-(CONCAT+C+CARRYCASCIN)\n-(CONCAT+C+CARR"
      "YIN)\n-(CONCAT+CARRYCASCIN)\n-(CONCAT+CARRYIN)\n-(D)\n-(D*B)\n-(D*B+CARRYIN)\n-(D*BCIN)\n-(D*BCIN+CARRYIN)\n-(D+"
      "A)\n-(D+A)*B\n-(D+A)*B-CARRYIN\n-(D+A)*BCIN\n-(D+A)*BCIN-CARRYIN\n-(D+A)-CARRYIN\n-(D+ACIN)\n-(D+ACIN)*B\n-(D+AC"
      "IN)*B-CARRYIN\n-(D+ACIN)*BCIN\n-(D+ACIN)*BCIN-CARRYIN\n-(D+ACIN)-CARRYIN\n-(D+CARRYIN)\n-(D-A)\n-(D-A)*B\n-(D-A)"
      "*B-CARRYIN\n-(D-A)*BCIN\n-(D-A)*BCIN-CARRYIN\n-(D-A)-CARRYIN\n-(D-ACIN)\n-(D-ACIN)*B\n-(D-ACIN)*B-CARRYIN\n-(D-A"
      "CIN)*BCIN\n-(D-ACIN)*BCIN-CARRYIN\n-(D-ACIN)-CARRYIN\n-(P)\n-(P+C)\n-(P+C+CARRYCASCIN)\n-(P+C+CARRYIN)\n-(P+CARR"
      "YCASCIN)\n-(P+CARRYIN)\n-A\n-A*B\n-A*B-CARRYIN\n-A*BCIN\n-A*BCIN-CARRYIN\n-A-CARRYIN\n-ACIN\n-ACIN*B\n-ACIN*B-CA"
      "RRYIN\n-ACIN*BCIN\n-ACIN*BCIN-CARRYIN\n-ACIN-CARRYIN\n-B*(A+D)\n-B*(A+D)-CARRYIN\n-B*(ACIN+D)\n-B*(ACIN+D)-CARRY"
      "IN\n-B*(D+A)\n-B*(D+A)-CARRYIN\n-B*(D+ACIN)\n-B*(D+ACIN)-CARRYIN\n-B*(D-A)\n-B*(D-A)-CARRYIN\n-B*(D-ACIN)\n-B*(D"
      "-ACIN)-CARRYIN\n-B*A\n-B*A-CARRYIN\n-B*ACIN\n-B*ACIN-CARRYIN\n-B*D\n-B*D-CARRYIN\n-BCIN*(A+D)\n-BCIN*(A+D)-CARRY"
      "IN\n-BCIN*(ACIN+D)\n-BCIN*(ACIN+D)-CARRYIN\n-BCIN*(D+A)\n-BCIN*(D+A)-CARRYIN\n-BCIN*(D+ACIN)\n-BCIN*(D+ACIN)-CAR"
      "RYIN\n-BCIN*(D-A)\n-BCIN*(D-A)-CARRYIN\n-BCIN*(D-ACIN)\n-BCIN*(D-ACIN)-CARRYIN\n-BCIN*A\n-BCIN*A-CARRYIN\n-BCIN*"
      "ACIN\n-BCIN*ACIN-CARRYIN\n-BCIN*D\n-BCIN*D-CARRYIN\n-C\n-C-CARRYCASCIN\n-C-CARRYIN\n-C-CONCAT\n-C-CONCAT-CARRYCA"
      "SCIN\n-C-CONCAT-CARRYIN\n-C-P\n-C-P-CARRYCASCIN\n-C-P-CARRYIN\n-CARRYIN\n-CONCAT\n-CONCAT-C\n-CONCAT-C-CARRYCASC"
      "IN\n-CONCAT-C-CARRYIN\n-CONCAT-CARRYCASCIN\n-CONCAT-CARRYIN\n-D\n-D*B\n-D*B-CARRYIN\n-D*BCIN\n-D*BCIN-CARRYIN\n-"
      "D-CARRYIN\n-P\n-P-C\n-P-C-CARRYCASCIN\n-P-C-CARRYIN\n-P-CARRYCASCIN\n-P-CARRYIN\n0\nA\nA*B\nA*B+C\nA*B+C+CARRYIN"
      "\nA*B+CARRYIN\nA*B+P\nA*B+P+CARRYIN\nA*B+P>>17\nA*B+P>>17+CARRYIN\nA*B+PCIN\nA*B+PCIN+CARRYIN\nA*B+PCIN>>17\nA*B"
      "+PCIN>>17+CARRYIN\nA*BCIN\nA*BCIN+C\nA*BCIN+C+CARRYIN\nA*BCIN+CARRYIN\nA*BCIN+P\nA*BCIN+P+CARRYIN\nA*BCIN+P>>17\n"
      "A*BCIN+P>>17+CARRYIN\nA*BCIN+PCIN\nA*BCIN+PCIN+CARRYIN\nA*BCIN+PCIN>>17\nA*BCIN+PCIN>>17+CARRYIN\nA+C\nA+C+CARRY"
      "IN\nA+CARRYIN\nA+P\nA+P+CARRYIN\nA+P>>17\nA+P>>17+CARRYIN\nA+PCIN\nA+PCIN+CARRYIN\nA+PCIN>>17\nA+PCIN>>17+CARRYI"
      "N\nACIN\nACIN*B\nACIN*B+C\nACIN*B+C+CARRYIN\nACIN*B+CARRYIN\nACIN*B+P\nACIN*B+P+CARRYIN\nACIN*B+P>>17\nACIN*B+P>"
      ">17+CARRYIN\nACIN*B+PCIN\nACIN*B+PCIN+CARRYIN\nACIN*B+PCIN>>17\nACIN*B+PCIN>>17+CARRYIN\nACIN*BCIN\nACIN*BCIN+C\n"
      "ACIN*BCIN+C+CARRYIN\nACIN*BCIN+CARRYIN\nACIN*BCIN+P\nACIN*BCIN+P+CARRYIN\nACIN*BCIN+P>>17\nACIN*BCIN+P>>17+CARRY"
      "IN\nACIN*BCIN+PCIN\nACIN*BCIN+PCIN+CARRYIN\nACIN*BCIN+PCIN>>17\nACIN*BCIN+PCIN>>17+CARRYIN\nACIN+C\nACIN+C+CARRY"
      "IN\nACIN+CARRYIN\nACIN+P\nACIN+P+CARRYIN\nACIN+P>>17\nACIN+P>>17+CARRYIN\nACIN+PCIN\nACIN+PCIN+CARRYIN\nACIN+PCI"
      "N>>17\nACIN+PCIN>>17+CARRYIN\nB*(A+D)\nB*(A+D)+C\nB*(A+D)+C+CARRYIN\nB*(A+D)+CARRYIN\nB*(A+D)+P\nB*(A+D)+P+CARRY"
      "IN\nB*(A+D)+P>>17\nB*(A+D)+P>>17+CARRYIN\nB*(A+D)+PCIN\nB*(A+D)+PCIN+CARRYIN\nB*(A+D)+PCIN>>17\nB*(A+D)+PCIN>>17"
      "+CARRYIN\nB*(ACIN+D)\nB*(ACIN+D)+C\nB*(ACIN+D)+C+CARRYIN\nB*(ACIN+D)+CARRYIN\nB*(ACIN+D)+P\nB*(ACIN+D)+P+CARRYIN"
      "\nB*(ACIN+D)+P>>17\nB*(ACIN+D)+P>>17+CARRYIN\nB*(ACIN+D)+PCIN\nB*(ACIN+D)+PCIN+CARRYIN\nB*(ACIN+D)+PCIN>>17\nB*("
      "ACIN+D)+PCIN>>17+CARRYIN\nB*(D+A)\nB*(D+A)+C\nB*(D+A)+C+CARRYIN\nB*(D+A)+CARRYIN\nB*(D+A)+P\nB*(D+A)+P+CARRYIN\n"
      "B*(D+A)+P>>17\nB*(D+A)+P>>17+CARRYIN\nB*(D+A)+PCIN\nB*(D+A)+PCIN+CARRYIN\nB*(D+A)+PCIN>>17\nB*(D+A)+PCIN>>17+CAR"
      "RYIN\nB*(D+ACIN)\nB*(D+ACIN)+C\nB*(D+ACIN)+C+CARRYIN\nB*(D+ACIN)+CARRYIN\nB*(D+ACIN)+P\nB*(D+ACIN)+P+CARRYIN\nB*"
      "(D+ACIN)+P>>17\nB*(D+ACIN)+P>>17+CARRYIN\nB*(D+ACIN)+PCIN\nB*(D+ACIN)+PCIN+CARRYIN\nB*(D+ACIN)+PCIN>>17\nB*(D+AC"
      "IN)+PCIN>>17+CARRYIN\nB*(D-A)\nB*(D-A)+C\nB*(D-A)+C+CARRYIN\nB*(D-A)+CARRYIN\nB*(D-A)+P\nB*(D-A)+P+CARRYIN\nB*(D"
      "-A)+P>>17\nB*(D-A)+P>>17+CARRYIN\nB*(D-A)+PCIN\nB*(D-A)+PCIN+CARRYIN\nB*(D-A)+PCIN>>17\nB*(D-A)+PCIN>>17+CARRYIN"
      "\nB*(D-ACIN)\nB*(D-ACIN)+C\nB*(D-ACIN)+C+CARRYIN\nB*(D-ACIN)+CARRYIN\nB*(D-ACIN)+P\nB*(D-ACIN)+P+CARRYIN\nB*(D-A"
      "CIN)+P>>17\nB*(D-ACIN)+P>>17+CARRYIN\nB*(D-ACIN)+PCIN\nB*(D-ACIN)+PCIN+CARRYIN\nB*(D-ACIN)+PCIN>>17\nB*(D-ACIN)+"
      "PCIN>>17+CARRYIN\nB*A\nB*A+C\nB*A+C+CARRYIN\nB*A+CARRYIN\nB*A+P\nB*A+P+CARRYIN\nB*A+P>>17\nB*A+P>>17+CARRYIN\nB*"
      "A+PCIN\nB*A+PCIN+CARRYIN\nB*A+PCIN>>17\nB*A+PCIN>>17+CARRYIN\nB*ACIN\nB*ACIN+C\nB*ACIN+C+CARRYIN\nB*ACIN+CARRYIN"
      "\nB*ACIN+P\nB*ACIN+P+CARRYIN\nB*ACIN+P>>17\nB*ACIN+P>>17+CARRYIN\nB*ACIN+PCIN\nB*ACIN+PCIN+CARRYIN\nB*ACIN+PCIN>"
      ">17\nB*ACIN+PCIN>>17+CARRYIN\nB*D\nB*D+C\nB*D+C+CARRYIN\nB*D+CARRYIN\nB*D+P\nB*D+P+CARRYIN\nB*D+P>>17\nB*D+P>>17"
      "+CARRYIN\nB*D+PCIN\nB*D+PCIN+CARRYIN\nB*D+PCIN>>17\nB*D+PCIN>>17+CARRYIN\nBCIN*(A+D)\nBCIN*(A+D)+C\nBCIN*(A+D)+C"
      "+CARRYIN\nBCIN*(A+D)+CARRYIN\nBCIN*(A+D)+P\nBCIN*(A+D)+P+CARRYIN\nBCIN*(A+D)+P>>17\nBCIN*(A+D)+P>>17+CARRYIN\nBC"
      "IN*(A+D)+PCIN\nBCIN*(A+D)+PCIN+CARRYIN\nBCIN*(A+D)+PCIN>>17\nBCIN*(A+D)+PCIN>>17+CARRYIN\nBCIN*(ACIN+D)\nBCIN*(A"
      "CIN+D)+C\nBCIN*(ACIN+D)+C+CARRYIN\nBCIN*(ACIN+D)+CARRYIN\nBCIN*(ACIN+D)+P\nBCIN*(ACIN+D)+P+CARRYIN\nBCIN*(ACIN+D"
      ")+P>>17\nBCIN*(ACIN+D)+P>>17+CARRYIN\nBCIN*(ACIN+D)+PCIN\nBCIN*(ACIN+D)+PCIN+CARRYIN\nBCIN*(ACIN+D)+PCIN>>17\nBC"
      "IN*(ACIN+D)+PCIN>>17+CARRYIN\nBCIN*(D+A)\nBCIN*(D+A)+C\nBCIN*(D+A)+C+CARRYIN\nBCIN*(D+A)+CARRYIN\nBCIN*(D+A)+P\n"
      "BCIN*(D+A)+P+CARRYIN\nBCIN*(D+A)+P>>17\nBCIN*(D+A)+P>>17+CARRYIN\nBCIN*(D+A)+PCIN\nBCIN*(D+A)+PCIN+CARRYIN\nBCIN"
      "*(D+A)+PCIN>>17\nBCIN*(D+A)+PCIN>>17+CARRYIN\nBCIN*(D+ACIN)\nBCIN*(D+ACIN)+C\nBCIN*(D+ACIN)+C+CARRYIN\nBCIN*(D+A"
      "CIN)+CARRYIN\nBCIN*(D+ACIN)+P\nBCIN*(D+ACIN)+P+CARRYIN\nBCIN*(D+ACIN)+P>>17\nBCIN*(D+ACIN)+P>>17+CARRYIN\nBCIN*("
      "D+ACIN)+PCIN\nBCIN*(D+ACIN)+PCIN+CARRYIN\nBCIN*(D+ACIN)+PCIN>>17\nBCIN*(D+ACIN)+PCIN>>17+CARRYIN\nBCIN*(D-A)\nBC"
      "IN*(D-A)+C\nBCIN*(D-A)+C+CARRYIN\nBCIN*(D-A)+CARRYIN\nBCIN*(D-A)+P\nBCIN*(D-A)+P+CARRYIN\nBCIN*(D-A)+P>>17\nBCIN"
      "*(D-A)+P>>17+CARRYIN\nBCIN*(D-A)+PCIN\nBCIN*(D-A)+PCIN+CARRYIN\nBCIN*(D-A)+PCIN>>17\nBCIN*(D-A)+PCIN>>17+CARRYIN"
      "\nBCIN*(D-ACIN)\nBCIN*(D-ACIN)+C\nBCIN*(D-ACIN)+C+CARRYIN\nBCIN*(D-ACIN)+CARRYIN\nBCIN*(D-ACIN)+P\nBCIN*(D-ACIN)"
      "+P+CARRYIN\nBCIN*(D-ACIN)+P>>17\nBCIN*(D-ACIN)+P>>17+CARRYIN\nBCIN*(D-ACIN)+PCIN\nBCIN*(D-ACIN)+PCIN+CARRYIN\nBC"
      "IN*(D-ACIN)+PCIN>>17\nBCIN*(D-ACIN)+PCIN>>17+CARRYIN\nBCIN*A\nBCIN*A+C\nBCIN*A+C+CARRYIN\nBCIN*A+CARRYIN\nBCIN*A"
      "+P\nBCIN*A+P+CARRYIN\nBCIN*A+P>>17\nBCIN*A+P>>17+CARRYIN\nBCIN*A+PCIN\nBCIN*A+PCIN+CARRYIN\nBCIN*A+PCIN>>17\nBCI"
      "N*A+PCIN>>17+CARRYIN\nBCIN*ACIN\nBCIN*ACIN+C\nBCIN*ACIN+C+CARRYIN\nBCIN*ACIN+CARRYIN\nBCIN*ACIN+P\nBCIN*ACIN+P+C"
      "ARRYIN\nBCIN*ACIN+P>>17\nBCIN*ACIN+P>>17+CARRYIN\nBCIN*ACIN+PCIN\nBCIN*ACIN+PCIN+CARRYIN\nBCIN*ACIN+PCIN>>17\nBC"
      "IN*ACIN+PCIN>>17+CARRYIN\nBCIN*D\nBCIN*D+C\nBCIN*D+C+CARRYIN\nBCIN*D+CARRYIN\nBCIN*D+P\nBCIN*D+P+CARRYIN\nBCIN*D"
      "+P>>17\nBCIN*D+P>>17+CARRYIN\nBCIN*D+PCIN\nBCIN*D+PCIN+CARRYIN\nBCIN*D+PCIN>>17\nBCIN*D+PCIN>>17+CARRYIN\nC\nC+("
      "A+D)\nC+(A+D)*B\nC+(A+D)*B+CARRYIN\nC+(A+D)*BCIN\nC+(A+D)*BCIN+CARRYIN\nC+(A+D)+CARRYIN\nC+(ACIN+D)\nC+(ACIN+D)*"
      "B\nC+(ACIN+D)*B+CARRYIN\nC+(ACIN+D)*BCIN\nC+(ACIN+D)*BCIN+CARRYIN\nC+(ACIN+D)+CARRYIN\nC+(D+A)\nC+(D+A)*B\nC+(D+"
      "A)*B+CARRYIN\nC+(D+A)*BCIN\nC+(D+A)*BCIN+CARRYIN\nC+(D+A)+CARRYIN\nC+(D+ACIN)\nC+(D+ACIN)*B\nC+(D+ACIN)*B+CARRYI"
      "N\nC+(D+ACIN)*BCIN\nC+(D+ACIN)*BCIN+CARRYIN\nC+(D+ACIN)+CARRYIN\nC+(D-A)\nC+(D-A)*B\nC+(D-A)*B+CARRYIN\nC+(D-A)*"
      "BCIN\nC+(D-A)*BCIN+CARRYIN\nC+(D-A)+CARRYIN\nC+(D-ACIN)\nC+(D-ACIN)*B\nC+(D-ACIN)*B+CARRYIN\nC+(D-ACIN)*BCIN\nC+"
      "(D-ACIN)*BCIN+CARRYIN\nC+(D-ACIN)+CARRYIN\nC+A\nC+A*B\nC+A*B+CARRYIN\nC+A*BCIN\nC+A*BCIN+CARRYIN\nC+A+CARRYIN\nC"
      "+ACIN\nC+ACIN*B\nC+ACIN*B+CARRYIN\nC+ACIN*BCIN\nC+ACIN*BCIN+CARRYIN\nC+ACIN+CARRYIN\nC+B*(A+D)\nC+B*(A+D)+CARRYI"
      "N\nC+B*(ACIN+D)\nC+B*(ACIN+D)+CARRYIN\nC+B*(D+A)\nC+B*(D+A)+CARRYIN\nC+B*(D+ACIN)\nC+B*(D+ACIN)+CARRYIN\nC+B*(D-"
      "A)\nC+B*(D-A)+CARRYIN\nC+B*(D-ACIN)\nC+B*(D-ACIN)+CARRYIN\nC+B*A\nC+B*A+CARRYIN\nC+B*ACIN\nC+B*ACIN+CARRYIN\nC+B"
      "*D\nC+B*D+CARRYIN\nC+BCIN*(A+D)\nC+BCIN*(A+D)+CARRYIN\nC+BCIN*(ACIN+D)\nC+BCIN*(ACIN+D)+CARRYIN\nC+BCIN*(D+A)\nC"
      "+BCIN*(D+A)+CARRYIN\nC+BCIN*(D+ACIN)\nC+BCIN*(D+ACIN)+CARRYIN\nC+BCIN*(D-A)\nC+BCIN*(D-A)+CARRYIN\nC+BCIN*(D-ACI"
      "N)\nC+BCIN*(D-ACIN)+CARRYIN\nC+BCIN*A\nC+BCIN*A+CARRYIN\nC+BCIN*ACIN\nC+BCIN*ACIN+CARRYIN\nC+BCIN*D\nC+BCIN*D+CA"
      "RRYIN\nC+C\nC+C+CARRYCASCIN\nC+C+CARRYIN\nC+C+CONCAT\nC+C+CONCAT+CARRYIN\nC+C+P\nC+C+P+CARRYIN\nC+CARRYCASCIN\nC"
      "+CARRYIN\nC+CONCAT\nC+CONCAT+C\nC+CONCAT+C+CARRYIN\nC+CONCAT+CARRYCASCIN\nC+CONCAT+CARRYIN\nC+CONCAT+P\nC+CONCAT"
      "+P+CARRYIN\nC+CONCAT+P>>17\nC+CONCAT+P>>17+CARRYIN\nC+CONCAT+PCIN\nC+CONCAT+PCIN+CARRYIN\nC+CONCAT+PCIN>>17\nC+C"
      "ONCAT+PCIN>>17+CARRYIN\nC+D\nC+D*B\nC+D*B+CARRYIN\nC+D*BCIN\nC+D*BCIN+CARRYIN\nC+D+CARRYIN\nC+P\nC+P+C\nC+P+C+CA"
      "RRYIN\nC+P+CARRYCASCIN\nC+P+CARRYIN\nC+P+CONCAT\nC+P+CONCAT+CARRYIN\nC+P+P\nC+P+P+CARRYIN\nC+P+P>>17\nC+P+P>>17+"
      "CARRYIN\nC+P+PCIN\nC+P+PCIN+CARRYIN\nC+P+PCIN>>17\nC+P+PCIN>>17+CARRYIN\nC+P>>17\nC+P>>17+CARRYIN\nC+P>>17+CONCA"
      "T\nC+P>>17+CONCAT+CARRYIN\nC+P>>17+P\nC+P>>17+P+CARRYIN\nC+PCIN\nC+PCIN+CARRYIN\nC+PCIN+CONCAT\nC+PCIN+CONCAT+CA"
      "RRYIN\nC+PCIN+P\nC+PCIN+P+CARRYIN\nC+PCIN>>17\nC+PCIN>>17+CARRYIN\nC+PCIN>>17+CONCAT\nC+PCIN>>17+CONCAT+CARRYIN\n"
      "C+PCIN>>17+P\nC+PCIN>>17+P+CARRYIN\nC-((A+D))\nC-((A+D)*B)\nC-((A+D)*B+CARRYIN)\nC-((A+D)*BCIN)\nC-((A+D)*BCIN+C"
      "ARRYIN)\nC-((A+D)+CARRYIN)\nC-((ACIN+D))\nC-((ACIN+D)*B)\nC-((ACIN+D)*B+CARRYIN)\nC-((ACIN+D)*BCIN)\nC-((ACIN+D)"
      "*BCIN+CARRYIN)\nC-((ACIN+D)+CARRYIN)\nC-((D+A))\nC-((D+A)*B)\nC-((D+A)*B+CARRYIN)\nC-((D+A)*BCIN)\nC-((D+A)*BCIN"
      "+CARRYIN)\nC-((D+A)+CARRYIN)\nC-((D+ACIN))\nC-((D+ACIN)*B)\nC-((D+ACIN)*B+CARRYIN)\nC-((D+ACIN)*BCIN)\nC-((D+ACI"
      "N)*BCIN+CARRYIN)\nC-((D+ACIN)+CARRYIN)\nC-((D-A))\nC-((D-A)*B)\nC-((D-A)*B+CARRYIN)\nC-((D-A)*BCIN)\nC-((D-A)*BC"
      "IN+CARRYIN)\nC-((D-A)+CARRYIN)\nC-((D-ACIN))\nC-((D-ACIN)*B)\nC-((D-ACIN)*B+CARRYIN)\nC-((D-ACIN)*BCIN)\nC-((D-A"
      "CIN)*BCIN+CARRYIN)\nC-((D-ACIN)+CARRYIN)\nC-(A)\nC-(A*B)\nC-(A*B+CARRYIN)\nC-(A*BCIN)\nC-(A*BCIN+CARRYIN)\nC-(A+"
      "CARRYIN)\nC-(A+D)\nC-(A+D)*B\nC-(A+D)*B-CARRYIN\nC-(A+D)*BCIN\nC-(A+D)*BCIN-CARRYIN\nC-(A+D)-CARRYIN\nC-(ACIN)\n"
      "C-(ACIN*B)\nC-(ACIN*B+CARRYIN)\nC-(ACIN*BCIN)\nC-(ACIN*BCIN+CARRYIN)\nC-(ACIN+CARRYIN)\nC-(ACIN+D)\nC-(ACIN+D)*B"
      "\nC-(ACIN+D)*B-CARRYIN\nC-(ACIN+D)*BCIN\nC-(ACIN+D)*BCIN-CARRYIN\nC-(ACIN+D)-CARRYIN\nC-(B*(A+D))\nC-(B*(A+D)+CA"
      "RRYIN)\nC-(B*(ACIN+D))\nC-(B*(ACIN+D)+CARRYIN)\nC-(B*(D+A))\nC-(B*(D+A)+CARRYIN)\nC-(B*(D+ACIN))\nC-(B*(D+ACIN)+"
      "CARRYIN)\nC-(B*(D-A))\nC-(B*(D-A)+CARRYIN)\nC-(B*(D-ACIN))\nC-(B*(D-ACIN)+CARRYIN)\nC-(B*A)\nC-(B*A+CARRYIN)\nC-"
      "(B*ACIN)\nC-(B*ACIN+CARRYIN)\nC-(B*D)\nC-(B*D+CARRYIN)\nC-(BCIN*(A+D))\nC-(BCIN*(A+D)+CARRYIN)\nC-(BCIN*(ACIN+D)"
      ")\nC-(BCIN*(ACIN+D)+CARRYIN)\nC-(BCIN*(D+A))\nC-(BCIN*(D+A)+CARRYIN)\nC-(BCIN*(D+ACIN))\nC-(BCIN*(D+ACIN)+CARRYI"
      "N)\nC-(BCIN*(D-A))\nC-(BCIN*(D-A)+CARRYIN)\nC-(BCIN*(D-ACIN))\nC-(BCIN*(D-ACIN)+CARRYIN)\nC-(BCIN*A)\nC-(BCIN*A+"
      "CARRYIN)\nC-(BCIN*ACIN)\nC-(BCIN*ACIN+CARRYIN)\nC-(BCIN*D)\nC-(BCIN*D+CARRYIN)\nC-(C)\nC-(C+CARRYCASCIN)\nC-(C+C"
      "ARRYIN)\nC-(C+CONCAT)\nC-(C+CONCAT+CARRYIN)\nC-(C+P)\nC-(C+P+CARRYIN)\nC-(CARRYCASCIN)\nC-(CARRYIN)\nC-(CONCAT)\n"
      "C-(CONCAT+C)\nC-(CONCAT+C+CARRYIN)\nC-(CONCAT+CARRYCASCIN)\nC-(CONCAT+CARRYIN)\nC-(D)\nC-(D*B)\nC-(D*B+CARRYIN)\n"
      "C-(D*BCIN)\nC-(D*BCIN+CARRYIN)\nC-(D+A)\nC-(D+A)*B\nC-(D+A)*B-CARRYIN\nC-(D+A)*BCIN\nC-(D+A)*BCIN-CARRYIN\nC-(D+"
      "A)-CARRYIN\nC-(D+ACIN)\nC-(D+ACIN)*B\nC-(D+ACIN)*B-CARRYIN\nC-(D+ACIN)*BCIN\nC-(D+ACIN)*BCIN-CARRYIN\nC-(D+ACIN)"
      "-CARRYIN\nC-(D+CARRYIN)\nC-(D-A)\nC-(D-A)*B\nC-(D-A)*B-CARRYIN\nC-(D-A)*BCIN\nC-(D-A)*BCIN-CARRYIN\nC-(D-A)-CARR"
      "YIN\nC-(D-ACIN)\nC-(D-ACIN)*B\nC-(D-ACIN)*B-CARRYIN\nC-(D-ACIN)*BCIN\nC-(D-ACIN)*BCIN-CARRYIN\nC-(D-ACIN)-CARRYI"
      "N\nC-(P)\nC-(P+C)\nC-(P+C+CARRYIN)\nC-(P+CARRYCASCIN)\nC-(P+CARRYIN)\nC-A\nC-A*B\nC-A*B-CARRYIN\nC-A*BCIN\nC-A*B"
      "CIN-CARRYIN\nC-A-CARRYIN\nC-ACIN\nC-ACIN*B\nC-ACIN*B-CARRYIN\nC-ACIN*BCIN\nC-ACIN*BCIN-CARRYIN\nC-ACIN-CARRYIN\n"
      "C-B*(A+D)\nC-B*(A+D)-CARRYIN\nC-B*(ACIN+D)\nC-B*(ACIN+D)-CARRYIN\nC-B*(D+A)\nC-B*(D+A)-CARRYIN\nC-B*(D+ACIN)\nC-"
      "B*(D+ACIN)-CARRYIN\nC-B*(D-A)\nC-B*(D-A)-CARRYIN\nC-B*(D-ACIN)\nC-B*(D-ACIN)-CARRYIN\nC-B*A\nC-B*A-CARRYIN\nC-B*"
      "ACIN\nC-B*ACIN-CARRYIN\nC-B*D\nC-B*D-CARRYIN\nC-BCIN*(A+D)\nC-BCIN*(A+D)-CARRYIN\nC-BCIN*(ACIN+D)\nC-BCIN*(ACIN+"
      "D)-CARRYIN\nC-BCIN*(D+A)\nC-BCIN*(D+A)-CARRYIN\nC-BCIN*(D+ACIN)\nC-BCIN*(D+ACIN)-CARRYIN\nC-BCIN*(D-A)\nC-BCIN*("
      "D-A)-CARRYIN\nC-BCIN*(D-ACIN)\nC-BCIN*(D-ACIN)-CARRYIN\nC-BCIN*A\nC-BCIN*A-CARRYIN\nC-BCIN*ACIN\nC-BCIN*ACIN-CAR"
      "RYIN\nC-BCIN*D\nC-BCIN*D-CARRYIN\nC-C\nC-C-CARRYCASCIN\nC-C-CARRYIN\nC-C-CONCAT\nC-C-CONCAT-CARRYIN\nC-C-P\nC-C-"
      "P-CARRYIN\nC-CARRYCASCIN\nC-CARRYIN\nC-CONCAT\nC-CONCAT-C\nC-CONCAT-C-CARRYIN\nC-CONCAT-CARRYCASCIN\nC-CONCAT-CA"
      "RRYIN\nC-D\nC-D*B\nC-D*B-CARRYIN\nC-D*BCIN\nC-D*BCIN-CARRYIN\nC-D-CARRYIN\nC-P\nC-P-C\nC-P-C-CARRYIN\nC-P-CARRYC"
      "ASCIN\nC-P-CARRYIN\nCARRYIN\nCONCAT\nCONCAT+C\nCONCAT+C+C\nCONCAT+C+C+CARRYIN\nCONCAT+C+CARRYCASCIN\nCONCAT+C+CA"
      "RRYIN\nCONCAT+C+P\nCONCAT+C+P+CARRYIN\nCONCAT+C+P>>17\nCONCAT+C+P>>17+CARRYIN\nCONCAT+C+PCIN\nCONCAT+C+PCIN+CARR"
      "YIN\nCONCAT+C+PCIN>>17\nCONCAT+C+PCIN>>17+CARRYIN\nCONCAT+CARRYCASCIN\nCONCAT+CARRYIN\nCONCAT+P\nCONCAT+P+C\nCON"
      "CAT+P+C+CARRYIN\nCONCAT+P+CARRYCASCIN\nCONCAT+P+CARRYIN\nCONCAT+P>>17\nCONCAT+P>>17+C\nCONCAT+P>>17+C+CARRYIN\nC"
      "ONCAT+P>>17+CARRYIN\nCONCAT+PCIN\nCONCAT+PCIN+C\nCONCAT+PCIN+C+CARRYIN\nCONCAT+PCIN+CARRYIN\nCONCAT+PCIN>>17\nCO"
      "NCAT+PCIN>>17+C\nCONCAT+PCIN>>17+C+CARRYIN\nCONCAT+PCIN>>17+CARRYIN\nD\nD*B\nD*B+C\nD*B+C+CARRYIN\nD*B+CARRYIN\n"
      "D*B+P\nD*B+P+CARRYIN\nD*B+P>>17\nD*B+P>>17+CARRYIN\nD*B+PCIN\nD*B+PCIN+CARRYIN\nD*B+PCIN>>17\nD*B+PCIN>>17+CARRY"
      "IN\nD*BCIN\nD*BCIN+C\nD*BCIN+C+CARRYIN\nD*BCIN+CARRYIN\nD*BCIN+P\nD*BCIN+P+CARRYIN\nD*BCIN+P>>17\nD*BCIN+P>>17+C"
      "ARRYIN\nD*BCIN+PCIN\nD*BCIN+PCIN+CARRYIN\nD*BCIN+PCIN>>17\nD*BCIN+PCIN>>17+CARRYIN\nD+C\nD+C+CARRYIN\nD+CARRYIN\n"
      "D+P\nD+P+CARRYIN\nD+P>>17\nD+P>>17+CARRYIN\nD+PCIN\nD+PCIN+CARRYIN\nD+PCIN>>17\nD+PCIN>>17+CARRYIN\nP\nP+(A+D)\n"
      "P+(A+D)*B\nP+(A+D)*B+CARRYIN\nP+(A+D)*BCIN\nP+(A+D)*BCIN+CARRYIN\nP+(A+D)+CARRYIN\nP+(ACIN+D)\nP+(ACIN+D)*B\nP+("
      "ACIN+D)*B+CARRYIN\nP+(ACIN+D)*BCIN\nP+(ACIN+D)*BCIN+CARRYIN\nP+(ACIN+D)+CARRYIN\nP+(D+A)\nP+(D+A)*B\nP+(D+A)*B+C"
      "ARRYIN\nP+(D+A)*BCIN\nP+(D+A)*BCIN+CARRYIN\nP+(D+A)+CARRYIN\nP+(D+ACIN)\nP+(D+ACIN)*B\nP+(D+ACIN)*B+CARRYIN\nP+("
      "D+ACIN)*BCIN\nP+(D+ACIN)*BCIN+CARRYIN\nP+(D+ACIN)+CARRYIN\nP+(D-A)\nP+(D-A)*B\nP+(D-A)*B+CARRYIN\nP+(D-A)*BCIN\n"
      "P+(D-A)*BCIN+CARRYIN\nP+(D-A)+CARRYIN\nP+(D-ACIN)\nP+(D-ACIN)*B\nP+(D-ACIN)*B+CARRYIN\nP+(D-ACIN)*BCIN\nP+(D-ACI"
      "N)*BCIN+CARRYIN\nP+(D-ACIN)+CARRYIN\nP+A\nP+A*B\nP+A*B+CARRYIN\nP+A*BCIN\nP+A*BCIN+CARRYIN\nP+A+CARRYIN\nP+ACIN\n"
      "P+ACIN*B\nP+ACIN*B+CARRYIN\nP+ACIN*BCIN\nP+ACIN*BCIN+CARRYIN\nP+ACIN+CARRYIN\nP+B*(A+D)\nP+B*(A+D)+CARRYIN\nP+B*"
      "(ACIN+D)\nP+B*(ACIN+D)+CARRYIN\nP+B*(D+A)\nP+B*(D+A)+CARRYIN\nP+B*(D+ACIN)\nP+B*(D+ACIN)+CARRYIN\nP+B*(D-A)\nP+B"
      "*(D-A)+CARRYIN\nP+B*(D-ACIN)\nP+B*(D-ACIN)+CARRYIN\nP+B*A\nP+B*A+CARRYIN\nP+B*ACIN\nP+B*ACIN+CARRYIN\nP+B*D\nP+B"
      "*D+CARRYIN\nP+BCIN*(A+D)\nP+BCIN*(A+D)+CARRYIN\nP+BCIN*(ACIN+D)\nP+BCIN*(ACIN+D)+CARRYIN\nP+BCIN*(D+A)\nP+BCIN*("
      "D+A)+CARRYIN\nP+BCIN*(D+ACIN)\nP+BCIN*(D+ACIN)+CARRYIN\nP+BCIN*(D-A)\nP+BCIN*(D-A)+CARRYIN\nP+BCIN*(D-ACIN)\nP+B"
      "CIN*(D-ACIN)+CARRYIN\nP+BCIN*A\nP+BCIN*A+CARRYIN\nP+BCIN*ACIN\nP+BCIN*ACIN+CARRYIN\nP+BCIN*D\nP+BCIN*D+CARRYIN\n"
      "P+C\nP+C+C\nP+C+C+CARRYIN\nP+C+CARRYCASCIN\nP+C+CARRYIN\nP+C+CONCAT\nP+C+CONCAT+CARRYIN\nP+C+P\nP+C+P+CARRYIN\nP"
      "+C+P>>17\nP+C+P>>17+CARRYIN\nP+C+PCIN\nP+C+PCIN+CARRYIN\nP+C+PCIN>>17\nP+C+PCIN>>17+CARRYIN\nP+CARRYCASCIN\nP+CA"
      "RRYIN\nP+CONCAT\nP+CONCAT+C\nP+CONCAT+C+CARRYIN\nP+CONCAT+CARRYCASCIN\nP+CONCAT+CARRYIN\nP+D\nP+D*B\nP+D*B+CARRY"
      "IN\nP+D*BCIN\nP+D*BCIN+CARRYIN\nP+D+CARRYIN\nP+P\nP+P+C\nP+P+C+CARRYIN\nP+P+CARRYCASCIN\nP+P+CARRYIN\nP+P>>17\nP"
      "+P>>17+C\nP+P>>17+C+CARRYIN\nP+P>>17+CARRYIN\nP+PCIN\nP+PCIN+C\nP+PCIN+C+CARRYIN\nP+PCIN+CARRYIN\nP+PCIN>>17\nP+"
      "PCIN>>17+C\nP+PCIN>>17+C+CARRYIN\nP+PCIN>>17+CARRYIN\nP-((A+D))\nP-((A+D)*B)\nP-((A+D)*B+CARRYIN)\nP-((A+D)*BCIN"
      ")\nP-((A+D)*BCIN+CARRYIN)\nP-((A+D)+CARRYIN)\nP-((ACIN+D))\nP-((ACIN+D)*B)\nP-((ACIN+D)*B+CARRYIN)\nP-((ACIN+D)*"
      "BCIN)\nP-((ACIN+D)*BCIN+CARRYIN)\nP-((ACIN+D)+CARRYIN)\nP-((D+A))\nP-((D+A)*B)\nP-((D+A)*B+CARRYIN)\nP-((D+A)*BC"
      "IN)\nP-((D+A)*BCIN+CARRYIN)\nP-((D+A)+CARRYIN)\nP-((D+ACIN))\nP-((D+ACIN)*B)\nP-((D+ACIN)*B+CARRYIN)\nP-((D+ACIN"
      ")*BCIN)\nP-((D+ACIN)*BCIN+CARRYIN)\nP-((D+ACIN)+CARRYIN)\nP-((D-A))\nP-((D-A)*B)\nP-((D-A)*B+CARRYIN)\nP-((D-A)*"
      "BCIN)\nP-((D-A)*BCIN+CARRYIN)\nP-((D-A)+CARRYIN)\nP-((D-ACIN))\nP-((D-ACIN)*B)\nP-((D-ACIN)*B+CARRYIN)\nP-((D-AC"
      "IN)*BCIN)\nP-((D-ACIN)*BCIN+CARRYIN)\nP-((D-ACIN)+CARRYIN)\nP-(A)\nP-(A*B)\nP-(A*B+CARRYIN)\nP-(A*BCIN)\nP-(A*BC"
      "IN+CARRYIN)\nP-(A+CARRYIN)\nP-(A+D)\nP-(A+D)*B\nP-(A+D)*B-CARRYIN\nP-(A+D)*BCIN\nP-(A+D)*BCIN-CARRYIN\nP-(A+D)-C"
      "ARRYIN\nP-(ACIN)\nP-(ACIN*B)\nP-(ACIN*B+CARRYIN)\nP-(ACIN*BCIN)\nP-(ACIN*BCIN+CARRYIN)\nP-(ACIN+CARRYIN)\nP-(ACI"
      "N+D)\nP-(ACIN+D)*B\nP-(ACIN+D)*B-CARRYIN\nP-(ACIN+D)*BCIN\nP-(ACIN+D)*BCIN-CARRYIN\nP-(ACIN+D)-CARRYIN\nP-(B*(A+"
      "D))\nP-(B*(A+D)+CARRYIN)\nP-(B*(ACIN+D))\nP-(B*(ACIN+D)+CARRYIN)\nP-(B*(D+A))\nP-(B*(D+A)+CARRYIN)\nP-(B*(D+ACIN"
      "))\nP-(B*(D+ACIN)+CARRYIN)\nP-(B*(D-A))\nP-(B*(D-A)+CARRYIN)\nP-(B*(D-ACIN))\nP-(B*(D-ACIN)+CARRYIN)\nP-(B*A)\nP"
      "-(B*A+CARRYIN)\nP-(B*ACIN)\nP-(B*ACIN+CARRYIN)\nP-(B*D)\nP-(B*D+CARRYIN)\nP-(BCIN*(A+D))\nP-(BCIN*(A+D)+CARRYIN)"
      "\nP-(BCIN*(ACIN+D))\nP-(BCIN*(ACIN+D)+CARRYIN)\nP-(BCIN*(D+A))\nP-(BCIN*(D+A)+CARRYIN)\nP-(BCIN*(D+ACIN))\nP-(BC"
      "IN*(D+ACIN)+CARRYIN)\nP-(BCIN*(D-A))\nP-(BCIN*(D-A)+CARRYIN)\nP-(BCIN*(D-ACIN))\nP-(BCIN*(D-ACIN)+CARRYIN)\nP-(B"
      "CIN*A)\nP-(BCIN*A+CARRYIN)\nP-(BCIN*ACIN)\nP-(BCIN*ACIN+CARRYIN)\nP-(BCIN*D)\nP-(BCIN*D+CARRYIN)\nP-(C)\nP-(C+CA"
      "RRYCASCIN)\nP-(C+CARRYIN)\nP-(C+CONCAT)\nP-(C+CONCAT+CARRYIN)\nP-(C+P)\nP-(C+P+CARRYIN)\nP-(CARRYCASCIN)\nP-(CAR"
      "RYIN)\nP-(CONCAT)\nP-(CONCAT+C)\nP-(CONCAT+C+CARRYIN)\nP-(CONCAT+CARRYCASCIN)\nP-(CONCAT+CARRYIN)\nP-(D)\nP-(D*B"
      ")\nP-(D*B+CARRYIN)\nP-(D*BCIN)\nP-(D*BCIN+CARRYIN)\nP-(D+A)\nP-(D+A)*B\nP-(D+A)*B-CARRYIN\nP-(D+A)*BCIN\nP-(D+A)"
      "*BCIN-CARRYIN\nP-(D+A)-CARRYIN\nP-(D+ACIN)\nP-(D+ACIN)*B\nP-(D+ACIN)*B-CARRYIN\nP-(D+ACIN)*BCIN\nP-(D+ACIN)*BCIN"
      "-CARRYIN\nP-(D+ACIN)-CARRYIN\nP-(D+CARRYIN)\nP-(D-A)\nP-(D-A)*B\nP-(D-A)*B-CARRYIN\nP-(D-A)*BCIN\nP-(D-A)*BCIN-C"
      "ARRYIN\nP-(D-A)-CARRYIN\nP-(D-ACIN)\nP-(D-ACIN)*B\nP-(D-ACIN)*B-CARRYIN\nP-(D-ACIN)*BCIN\nP-(D-ACIN)*BCIN-CARRYI"
      "N\nP-(D-ACIN)-CARRYIN\nP-(P)\nP-(P+C)\nP-(P+C+CARRYIN)\nP-(P+CARRYCASCIN)\nP-(P+CARRYIN)\nP-A\nP-A*B\nP-A*B-CARR"
      "YIN\nP-A*BCIN\nP-A*BCIN-CARRYIN\nP-A-CARRYIN\nP-ACIN\nP-ACIN*B\nP-ACIN*B-CARRYIN\nP-ACIN*BCIN\nP-ACIN*BCIN-CARRY"
      "IN\nP-ACIN-CARRYIN\nP-B*(A+D)\nP-B*(A+D)-CARRYIN\nP-B*(ACIN+D)\nP-B*(ACIN+D)-CARRYIN\nP-B*(D+A)\nP-B*(D+A)-CARRY"
      "IN\nP-B*(D+ACIN)\nP-B*(D+ACIN)-CARRYIN\nP-B*(D-A)\nP-B*(D-A)-CARRYIN\nP-B*(D-ACIN)\nP-B*(D-ACIN)-CARRYIN\nP-B*A\n"
      "P-B*A-CARRYIN\nP-B*ACIN\nP-B*ACIN-CARRYIN\nP-B*D\nP-B*D-CARRYIN\nP-BCIN*(A+D)\nP-BCIN*(A+D)-CARRYIN\nP-BCIN*(ACI"
      "N+D)\nP-BCIN*(ACIN+D)-CARRYIN\nP-BCIN*(D+A)\nP-BCIN*(D+A)-CARRYIN\nP-BCIN*(D+ACIN)\nP-BCIN*(D+ACIN)-CARRYIN\nP-B"
      "CIN*(D-A)\nP-BCIN*(D-A)-CARRYIN\nP-BCIN*(D-ACIN)\nP-BCIN*(D-ACIN)-CARRYIN\nP-BCIN*A\nP-BCIN*A-CARRYIN\nP-BCIN*AC"
      "IN\nP-BCIN*ACIN-CARRYIN\nP-BCIN*D\nP-BCIN*D-CARRYIN\nP-C\nP-C-CARRYCASCIN\nP-C-CARRYIN\nP-C-CONCAT\nP-C-CONCAT-C"
      "ARRYIN\nP-C-P\nP-C-P-CARRYIN\nP-CARRYCASCIN\nP-CARRYIN\nP-CONCAT\nP-CONCAT-C\nP-CONCAT-C-CARRYIN\nP-CONCAT-CARRY"
      "CASCIN\nP-CONCAT-CARRYIN\nP-D\nP-D*B\nP-D*B-CARRYIN\nP-D*BCIN\nP-D*BCIN-CARRYIN\nP-D-CARRYIN\nP-P\nP-P-C\nP-P-C-"
      "CARRYIN\nP-P-CARRYCASCIN\nP-P-CARRYIN\nP>>17\nP>>17+(A+D)\nP>>17+(A+D)*B\nP>>17+(A+D)*B+CARRYIN\nP>>17+(A+D)*BCI"
      "N\nP>>17+(A+D)*BCIN+CARRYIN\nP>>17+(A+D)+CARRYIN\nP>>17+(ACIN+D)\nP>>17+(ACIN+D)*B\nP>>17+(ACIN+D)*B+CARRYIN\nP>"
      ">17+(ACIN+D)*BCIN\nP>>17+(ACIN+D)*BCIN+CARRYIN\nP>>17+(ACIN+D)+CARRYIN\nP>>17+(D+A)\nP>>17+(D+A)*B\nP>>17+(D+A)*"
      "B+CARRYIN\nP>>17+(D+A)*BCIN\nP>>17+(D+A)*BCIN+CARRYIN\nP>>17+(D+A)+CARRYIN\nP>>17+(D+ACIN)\nP>>17+(D+ACIN)*B\nP>"
      ">17+(D+ACIN)*B+CARRYIN\nP>>17+(D+ACIN)*BCIN\nP>>17+(D+ACIN)*BCIN+CARRYIN\nP>>17+(D+ACIN)+CARRYIN\nP>>17+(D-A)\nP"
      ">>17+(D-A)*B\nP>>17+(D-A)*B+CARRYIN\nP>>17+(D-A)*BCIN\nP>>17+(D-A)*BCIN+CARRYIN\nP>>17+(D-A)+CARRYIN\nP>>17+(D-A"
      "CIN)\nP>>17+(D-ACIN)*B\nP>>17+(D-ACIN)*B+CARRYIN\nP>>17+(D-ACIN)*BCIN\nP>>17+(D-ACIN)*BCIN+CARRYIN\nP>>17+(D-ACI"
      "N)+CARRYIN\nP>>17+A\nP>>17+A*B\nP>>17+A*B+CARRYIN\nP>>17+A*BCIN\nP>>17+A*BCIN+CARRYIN\nP>>17+A+CARRYIN\nP>>17+AC"
      "IN\nP>>17+ACIN*B\nP>>17+ACIN*B+CARRYIN\nP>>17+ACIN*BCIN\nP>>17+ACIN*BCIN+CARRYIN\nP>>17+ACIN+CARRYIN\nP>>17+B*(A"
      "+D)\nP>>17+B*(A+D)+CARRYIN\nP>>17+B*(ACIN+D)\nP>>17+B*(ACIN+D)+CARRYIN\nP>>17+B*(D+A)\nP>>17+B*(D+A)+CARRYIN\nP>"
      ">17+B*(D+ACIN)\nP>>17+B*(D+ACIN)+CARRYIN\nP>>17+B*(D-A)\nP>>17+B*(D-A)+CARRYIN\nP>>17+B*(D-ACIN)\nP>>17+B*(D-ACI"
      "N)+CARRYIN\nP>>17+B*A\nP>>17+B*A+CARRYIN\nP>>17+B*ACIN\nP>>17+B*ACIN+CARRYIN\nP>>17+B*D\nP>>17+B*D+CARRYIN\nP>>1"
      "7+BCIN*(A+D)\nP>>17+BCIN*(A+D)+CARRYIN\nP>>17+BCIN*(ACIN+D)\nP>>17+BCIN*(ACIN+D)+CARRYIN\nP>>17+BCIN*(D+A)\nP>>1"
      "7+BCIN*(D+A)+CARRYIN\nP>>17+BCIN*(D+ACIN)\nP>>17+BCIN*(D+ACIN)+CARRYIN\nP>>17+BCIN*(D-A)\nP>>17+BCIN*(D-A)+CARRY"
      "IN\nP>>17+BCIN*(D-ACIN)\nP>>17+BCIN*(D-ACIN)+CARRYIN\nP>>17+BCIN*A\nP>>17+BCIN*A+CARRYIN\nP>>17+BCIN*ACIN\nP>>17"
      "+BCIN*ACIN+CARRYIN\nP>>17+BCIN*D\nP>>17+BCIN*D+CARRYIN\nP>>17+C\nP>>17+C+CARRYIN\nP>>17+C+CONCAT\nP>>17+C+CONCAT"
      "+CARRYIN\nP>>17+C+P\nP>>17+C+P+CARRYIN\nP>>17+CARRYIN\nP>>17+CONCAT\nP>>17+CONCAT+C\nP>>17+CONCAT+C+CARRYIN\nP>>"
      "17+CONCAT+CARRYIN\nP>>17+D\nP>>17+D*B\nP>>17+D*B+CARRYIN\nP>>17+D*BCIN\nP>>17+D*BCIN+CARRYIN\nP>>17+D+CARRYIN\nP"
      ">>17+P\nP>>17+P+C\nP>>17+P+C+CARRYIN\nP>>17+P+CARRYIN\nP>>17-((A+D))\nP>>17-((A+D)*B)\nP>>17-((A+D)*B+CARRYIN)\n"
      "P>>17-((A+D)*BCIN)\nP>>17-((A+D)*BCIN+CARRYIN)\nP>>17-((A+D)+CARRYIN)\nP>>17-((ACIN+D))\nP>>17-((ACIN+D)*B)\nP>>"
      "17-((ACIN+D)*B+CARRYIN)\nP>>17-((ACIN+D)*BCIN)\nP>>17-((ACIN+D)*BCIN+CARRYIN)\nP>>17-((ACIN+D)+CARRYIN)\nP>>17-("
      "(D+A))\nP>>17-((D+A)*B)\nP>>17-((D+A)*B+CARRYIN)\nP>>17-((D+A)*BCIN)\nP>>17-((D+A)*BCIN+CARRYIN)\nP>>17-((D+A)+C"
      "ARRYIN)\nP>>17-((D+ACIN))\nP>>17-((D+ACIN)*B)\nP>>17-((D+ACIN)*B+CARRYIN)\nP>>17-((D+ACIN)*BCIN)\nP>>17-((D+ACIN"
      ")*BCIN+CARRYIN)\nP>>17-((D+ACIN)+CARRYIN)\nP>>17-((D-A))\nP>>17-((D-A)*B)\nP>>17-((D-A)*B+CARRYIN)\nP>>17-((D-A)"
      "*BCIN)\nP>>17-((D-A)*BCIN+CARRYIN)\nP>>17-((D-A)+CARRYIN)\nP>>17-((D-ACIN))\nP>>17-((D-ACIN)*B)\nP>>17-((D-ACIN)"
      "*B+CARRYIN)\nP>>17-((D-ACIN)*BCIN)\nP>>17-((D-ACIN)*BCIN+CARRYIN)\nP>>17-((D-ACIN)+CARRYIN)\nP>>17-(A)\nP>>17-(A"
      "*B)\nP>>17-(A*B+CARRYIN)\nP>>17-(A*BCIN)\nP>>17-(A*BCIN+CARRYIN)\nP>>17-(A+CARRYIN)\nP>>17-(A+D)\nP>>17-(A+D)*B\n"
      "P>>17-(A+D)*B-CARRYIN\nP>>17-(A+D)*BCIN\nP>>17-(A+D)*BCIN-CARRYIN\nP>>17-(A+D)-CARRYIN\nP>>17-(ACIN)\nP>>17-(ACI"
      "N*B)\nP>>17-(ACIN*B+CARRYIN)\nP>>17-(ACIN*BCIN)\nP>>17-(ACIN*BCIN+CARRYIN)\nP>>17-(ACIN+CARRYIN)\nP>>17-(ACIN+D)"
      "\nP>>17-(ACIN+D)*B\nP>>17-(ACIN+D)*B-CARRYIN\nP>>17-(ACIN+D)*BCIN\nP>>17-(ACIN+D)*BCIN-CARRYIN\nP>>17-(ACIN+D)-C"
      "ARRYIN\nP>>17-(B*(A+D))\nP>>17-(B*(A+D)+CARRYIN)\nP>>17-(B*(ACIN+D))\nP>>17-(B*(ACIN+D)+CARRYIN)\nP>>17-(B*(D+A)"
      ")\nP>>17-(B*(D+A)+CARRYIN)\nP>>17-(B*(D+ACIN))\nP>>17-(B*(D+ACIN)+CARRYIN)\nP>>17-(B*(D-A))\nP>>17-(B*(D-A)+CARR"
      "YIN)\nP>>17-(B*(D-ACIN))\nP>>17-(B*(D-ACIN)+CARRYIN)\nP>>17-(B*A)\nP>>17-(B*A+CARRYIN)\nP>>17-(B*ACIN)\nP>>17-(B"
      "*ACIN+CARRYIN)\nP>>17-(B*D)\nP>>17-(B*D+CARRYIN)\nP>>17-(BCIN*(A+D))\nP>>17-(BCIN*(A+D)+CARRYIN)\nP>>17-(BCIN*(A"
      "CIN+D))\nP>>17-(BCIN*(ACIN+D)+CARRYIN)\nP>>17-(BCIN*(D+A))\nP>>17-(BCIN*(D+A)+CARRYIN)\nP>>17-(BCIN*(D+ACIN))\nP"
      ">>17-(BCIN*(D+ACIN)+CARRYIN)\nP>>17-(BCIN*(D-A))\nP>>17-(BCIN*(D-A)+CARRYIN)\nP>>17-(BCIN*(D-ACIN))\nP>>17-(BCIN"
      "*(D-ACIN)+CARRYIN)\nP>>17-(BCIN*A)\nP>>17-(BCIN*A+CARRYIN)\nP>>17-(BCIN*ACIN)\nP>>17-(BCIN*ACIN+CARRYIN)\nP>>17-"
      "(BCIN*D)\nP>>17-(BCIN*D+CARRYIN)\nP>>17-(C)\nP>>17-(C+CARRYIN)\nP>>17-(C+CONCAT)\nP>>17-(C+CONCAT+CARRYIN)\nP>>1"
      "7-(C+P)\nP>>17-(C+P+CARRYIN)\nP>>17-(CARRYIN)\nP>>17-(CONCAT)\nP>>17-(CONCAT+C)\nP>>17-(CONCAT+C+CARRYIN)\nP>>17"
      "-(CONCAT+CARRYIN)\nP>>17-(D)\nP>>17-(D*B)\nP>>17-(D*B+CARRYIN)\nP>>17-(D*BCIN)\nP>>17-(D*BCIN+CARRYIN)\nP>>17-(D"
      "+A)\nP>>17-(D+A)*B\nP>>17-(D+A)*B-CARRYIN\nP>>17-(D+A)*BCIN\nP>>17-(D+A)*BCIN-CARRYIN\nP>>17-(D+A)-CARRYIN\nP>>1"
      "7-(D+ACIN)\nP>>17-(D+ACIN)*B\nP>>17-(D+ACIN)*B-CARRYIN\nP>>17-(D+ACIN)*BCIN\nP>>17-(D+ACIN)*BCIN-CARRYIN\nP>>17-"
      "(D+ACIN)-CARRYIN\nP>>17-(D+CARRYIN)\nP>>17-(D-A)\nP>>17-(D-A)*B\nP>>17-(D-A)*B-CARRYIN\nP>>17-(D-A)*BCIN\nP>>17-"
      "(D-A)*BCIN-CARRYIN\nP>>17-(D-A)-CARRYIN\nP>>17-(D-ACIN)\nP>>17-(D-ACIN)*B\nP>>17-(D-ACIN)*B-CARRYIN\nP>>17-(D-AC"
      "IN)*BCIN\nP>>17-(D-ACIN)*BCIN-CARRYIN\nP>>17-(D-ACIN)-CARRYIN\nP>>17-(P)\nP>>17-(P+C)\nP>>17-(P+C+CARRYIN)\nP>>1"
      "7-(P+CARRYIN)\nP>>17-A\nP>>17-A*B\nP>>17-A*B-CARRYIN\nP>>17-A*BCIN\nP>>17-A*BCIN-CARRYIN\nP>>17-A-CARRYIN\nP>>17"
      "-ACIN\nP>>17-ACIN*B\nP>>17-ACIN*B-CARRYIN\nP>>17-ACIN*BCIN\nP>>17-ACIN*BCIN-CARRYIN\nP>>17-ACIN-CARRYIN\nP>>17-B"
      "*(A+D)\nP>>17-B*(A+D)-CARRYIN\nP>>17-B*(ACIN+D)\nP>>17-B*(ACIN+D)-CARRYIN\nP>>17-B*(D+A)\nP>>17-B*(D+A)-CARRYIN\n"
      "P>>17-B*(D+ACIN)\nP>>17-B*(D+ACIN)-CARRYIN\nP>>17-B*(D-A)\nP>>17-B*(D-A)-CARRYIN\nP>>17-B*(D-ACIN)\nP>>17-B*(D-A"
      "CIN)-CARRYIN\nP>>17-B*A\nP>>17-B*A-CARRYIN\nP>>17-B*ACIN\nP>>17-B*ACIN-CARRYIN\nP>>17-B*D\nP>>17-B*D-CARRYIN\nP>"
      ">17-BCIN*(A+D)\nP>>17-BCIN*(A+D)-CARRYIN\nP>>17-BCIN*(ACIN+D)\nP>>17-BCIN*(ACIN+D)-CARRYIN\nP>>17-BCIN*(D+A)\nP>"
      ">17-BCIN*(D+A)-CARRYIN\nP>>17-BCIN*(D+ACIN)\nP>>17-BCIN*(D+ACIN)-CARRYIN\nP>>17-BCIN*(D-A)\nP>>17-BCIN*(D-A)-CAR"
      "RYIN\nP>>17-BCIN*(D-ACIN)\nP>>17-BCIN*(D-ACIN)-CARRYIN\nP>>17-BCIN*A\nP>>17-BCIN*A-CARRYIN\nP>>17-BCIN*ACIN\nP>>"
      "17-BCIN*ACIN-CARRYIN\nP>>17-BCIN*D\nP>>17-BCIN*D-CARRYIN\nP>>17-C\nP>>17-C-CARRYIN\nP>>17-C-CONCAT\nP>>17-C-CONC"
      "AT-CARRYIN\nP>>17-C-P\nP>>17-C-P-CARRYIN\nP>>17-CARRYIN\nP>>17-CONCAT\nP>>17-CONCAT-C\nP>>17-CONCAT-C-CARRYIN\nP"
      ">>17-CONCAT-CARRYIN\nP>>17-D\nP>>17-D*B\nP>>17-D*B-CARRYIN\nP>>17-D*BCIN\nP>>17-D*BCIN-CARRYIN\nP>>17-D-CARRYIN\n"
      "P>>17-P\nP>>17-P-C\nP>>17-P-C-CARRYIN\nP>>17-P-CARRYIN\nPCIN\nPCIN+(A+D)\nPCIN+(A+D)*B\nPCIN+(A+D)*B+CARRYIN\nPC"
      "IN+(A+D)*BCIN\nPCIN+(A+D)*BCIN+CARRYIN\nPCIN+(A+D)+CARRYIN\nPCIN+(ACIN+D)\nPCIN+(ACIN+D)*B\nPCIN+(ACIN+D)*B+CARR"
      "YIN\nPCIN+(ACIN+D)*BCIN\nPCIN+(ACIN+D)*BCIN+CARRYIN\nPCIN+(ACIN+D)+CARRYIN\nPCIN+(D+A)\nPCIN+(D+A)*B\nPCIN+(D+A)"
      "*B+CARRYIN\nPCIN+(D+A)*BCIN\nPCIN+(D+A)*BCIN+CARRYIN\nPCIN+(D+A)+CARRYIN\nPCIN+(D+ACIN)\nPCIN+(D+ACIN)*B\nPCIN+("
      "D+ACIN)*B+CARRYIN\nPCIN+(D+ACIN)*BCIN\nPCIN+(D+ACIN)*BCIN+CARRYIN\nPCIN+(D+ACIN)+CARRYIN\nPCIN+(D-A)\nPCIN+(D-A)"
      "*B\nPCIN+(D-A)*B+CARRYIN\nPCIN+(D-A)*BCIN\nPCIN+(D-A)*BCIN+CARRYIN\nPCIN+(D-A)+CARRYIN\nPCIN+(D-ACIN)\nPCIN+(D-A"
      "CIN)*B\nPCIN+(D-ACIN)*B+CARRYIN\nPCIN+(D-ACIN)*BCIN\nPCIN+(D-ACIN)*BCIN+CARRYIN\nPCIN+(D-ACIN)+CARRYIN\nPCIN+A\n"
      "PCIN+A*B\nPCIN+A*B+CARRYIN\nPCIN+A*BCIN\nPCIN+A*BCIN+CARRYIN\nPCIN+A+CARRYIN\nPCIN+ACIN\nPCIN+ACIN*B\nPCIN+ACIN*"
      "B+CARRYIN\nPCIN+ACIN*BCIN\nPCIN+ACIN*BCIN+CARRYIN\nPCIN+ACIN+CARRYIN\nPCIN+B*(A+D)\nPCIN+B*(A+D)+CARRYIN\nPCIN+B"
      "*(ACIN+D)\nPCIN+B*(ACIN+D)+CARRYIN\nPCIN+B*(D+A)\nPCIN+B*(D+A)+CARRYIN\nPCIN+B*(D+ACIN)\nPCIN+B*(D+ACIN)+CARRYIN"
      "\nPCIN+B*(D-A)\nPCIN+B*(D-A)+CARRYIN\nPCIN+B*(D-ACIN)\nPCIN+B*(D-ACIN)+CARRYIN\nPCIN+B*A\nPCIN+B*A+CARRYIN\nPCIN"
      "+B*ACIN\nPCIN+B*ACIN+CARRYIN\nPCIN+B*D\nPCIN+B*D+CARRYIN\nPCIN+BCIN*(A+D)\nPCIN+BCIN*(A+D)+CARRYIN\nPCIN+BCIN*(A"
      "CIN+D)\nPCIN+BCIN*(ACIN+D)+CARRYIN\nPCIN+BCIN*(D+A)\nPCIN+BCIN*(D+A)+CARRYIN\nPCIN+BCIN*(D+ACIN)\nPCIN+BCIN*(D+A"
      "CIN)+CARRYIN\nPCIN+BCIN*(D-A)\nPCIN+BCIN*(D-A)+CARRYIN\nPCIN+BCIN*(D-ACIN)\nPCIN+BCIN*(D-ACIN)+CARRYIN\nPCIN+BCI"
      "N*A\nPCIN+BCIN*A+CARRYIN\nPCIN+BCIN*ACIN\nPCIN+BCIN*ACIN+CARRYIN\nPCIN+BCIN*D\nPCIN+BCIN*D+CARRYIN\nPCIN+C\nPCIN"
      "+C+CARRYIN\nPCIN+C+CONCAT\nPCIN+C+CONCAT+CARRYIN\nPCIN+C+P\nPCIN+C+P+CARRYIN\nPCIN+CARRYIN\nPCIN+CONCAT\nPCIN+CO"
      "NCAT+C\nPCIN+CONCAT+C+CARRYIN\nPCIN+CONCAT+CARRYIN\nPCIN+D\nPCIN+D*B\nPCIN+D*B+CARRYIN\nPCIN+D*BCIN\nPCIN+D*BCIN"
      "+CARRYIN\nPCIN+D+CARRYIN\nPCIN+P\nPCIN+P+C\nPCIN+P+C+CARRYIN\nPCIN+P+CARRYIN\nPCIN-((A+D))\nPCIN-((A+D)*B)\nPCIN"
      "-((A+D)*B+CARRYIN)\nPCIN-((A+D)*BCIN)\nPCIN-((A+D)*BCIN+CARRYIN)\nPCIN-((A+D)+CARRYIN)\nPCIN-((ACIN+D))\nPCIN-(("
      "ACIN+D)*B)\nPCIN-((ACIN+D)*B+CARRYIN)\nPCIN-((ACIN+D)*BCIN)\nPCIN-((ACIN+D)*BCIN+CARRYIN)\nPCIN-((ACIN+D)+CARRYI"
      "N)\nPCIN-((D+A))\nPCIN-((D+A)*B)\nPCIN-((D+A)*B+CARRYIN)\nPCIN-((D+A)*BCIN)\nPCIN-((D+A)*BCIN+CARRYIN)\nPCIN-((D"
      "+A)+CARRYIN)\nPCIN-((D+ACIN))\nPCIN-((D+ACIN)*B)\nPCIN-((D+ACIN)*B+CARRYIN)\nPCIN-((D+ACIN)*BCIN)\nPCIN-((D+ACIN"
      ")*BCIN+CARRYIN)\nPCIN-((D+ACIN)+CARRYIN)\nPCIN-((D-A))\nPCIN-((D-A)*B)\nPCIN-((D-A)*B+CARRYIN)\nPCIN-((D-A)*BCIN"
      ")\nPCIN-((D-A)*BCIN+CARRYIN)\nPCIN-((D-A)+CARRYIN)\nPCIN-((D-ACIN))\nPCIN-((D-ACIN)*B)\nPCIN-((D-ACIN)*B+CARRYIN"
      ")\nPCIN-((D-ACIN)*BCIN)\nPCIN-((D-ACIN)*BCIN+CARRYIN)\nPCIN-((D-ACIN)+CARRYIN)\nPCIN-(A)\nPCIN-(A*B)\nPCIN-(A*B+"
      "CARRYIN)\nPCIN-(A*BCIN)\nPCIN-(A*BCIN+CARRYIN)\nPCIN-(A+CARRYIN)\nPCIN-(A+D)\nPCIN-(A+D)*B\nPCIN-(A+D)*B-CARRYIN"
      "\nPCIN-(A+D)*BCIN\nPCIN-(A+D)*BCIN-CARRYIN\nPCIN-(A+D)-CARRYIN\nPCIN-(ACIN)\nPCIN-(ACIN*B)\nPCIN-(ACIN*B+CARRYIN"
      ")\nPCIN-(ACIN*BCIN)\nPCIN-(ACIN*BCIN+CARRYIN)\nPCIN-(ACIN+CARRYIN)\nPCIN-(ACIN+D)\nPCIN-(ACIN+D)*B\nPCIN-(ACIN+D"
      ")*B-CARRYIN\nPCIN-(ACIN+D)*BCIN\nPCIN-(ACIN+D)*BCIN-CARRYIN\nPCIN-(ACIN+D)-CARRYIN\nPCIN-(B*(A+D))\nPCIN-(B*(A+D"
      ")+CARRYIN)\nPCIN-(B*(ACIN+D))\nPCIN-(B*(ACIN+D)+CARRYIN)\nPCIN-(B*(D+A))\nPCIN-(B*(D+A)+CARRYIN)\nPCIN-(B*(D+ACI"
      "N))\nPCIN-(B*(D+ACIN)+CARRYIN)\nPCIN-(B*(D-A))\nPCIN-(B*(D-A)+CARRYIN)\nPCIN-(B*(D-ACIN))\nPCIN-(B*(D-ACIN)+CARR"
      "YIN)\nPCIN-(B*A)\nPCIN-(B*A+CARRYIN)\nPCIN-(B*ACIN)\nPCIN-(B*ACIN+CARRYIN)\nPCIN-(B*D)\nPCIN-(B*D+CARRYIN)\nPCIN"
      "-(BCIN*(A+D))\nPCIN-(BCIN*(A+D)+CARRYIN)\nPCIN-(BCIN*(ACIN+D))\nPCIN-(BCIN*(ACIN+D)+CARRYIN)\nPCIN-(BCIN*(D+A))\n"
      "PCIN-(BCIN*(D+A)+CARRYIN)\nPCIN-(BCIN*(D+ACIN))\nPCIN-(BCIN*(D+ACIN)+CARRYIN)\nPCIN-(BCIN*(D-A))\nPCIN-(BCIN*(D-"
      "A)+CARRYIN)\nPCIN-(BCIN*(D-ACIN))\nPCIN-(BCIN*(D-ACIN)+CARRYIN)\nPCIN-(BCIN*A)\nPCIN-(BCIN*A+CARRYIN)\nPCIN-(BCI"
      "N*ACIN)\nPCIN-(BCIN*ACIN+CARRYIN)\nPCIN-(BCIN*D)\nPCIN-(BCIN*D+CARRYIN)\nPCIN-(C)\nPCIN-(C+CARRYIN)\nPCIN-(C+CON"
      "CAT)\nPCIN-(C+CONCAT+CARRYIN)\nPCIN-(C+P)\nPCIN-(C+P+CARRYIN)\nPCIN-(CARRYIN)\nPCIN-(CONCAT)\nPCIN-(CONCAT+C)\nP"
      "CIN-(CONCAT+C+CARRYIN)\nPCIN-(CONCAT+CARRYIN)\nPCIN-(D)\nPCIN-(D*B)\nPCIN-(D*B+CARRYIN)\nPCIN-(D*BCIN)\nPCIN-(D*"
      "BCIN+CARRYIN)\nPCIN-(D+A)\nPCIN-(D+A)*B\nPCIN-(D+A)*B-CARRYIN\nPCIN-(D+A)*BCIN\nPCIN-(D+A)*BCIN-CARRYIN\nPCIN-(D"
      "+A)-CARRYIN\nPCIN-(D+ACIN)\nPCIN-(D+ACIN)*B\nPCIN-(D+ACIN)*B-CARRYIN\nPCIN-(D+ACIN)*BCIN\nPCIN-(D+ACIN)*BCIN-CAR"
      "RYIN\nPCIN-(D+ACIN)-CARRYIN\nPCIN-(D+CARRYIN)\nPCIN-(D-A)\nPCIN-(D-A)*B\nPCIN-(D-A)*B-CARRYIN\nPCIN-(D-A)*BCIN\n"
      "PCIN-(D-A)*BCIN-CARRYIN\nPCIN-(D-A)-CARRYIN\nPCIN-(D-ACIN)\nPCIN-(D-ACIN)*B\nPCIN-(D-ACIN)*B-CARRYIN\nPCIN-(D-AC"
      "IN)*BCIN\nPCIN-(D-ACIN)*BCIN-CARRYIN\nPCIN-(D-ACIN)-CARRYIN\nPCIN-(P)\nPCIN-(P+C)\nPCIN-(P+C+CARRYIN)\nPCIN-(P+C"
      "ARRYIN)\nPCIN-A\nPCIN-A*B\nPCIN-A*B-CARRYIN\nPCIN-A*BCIN\nPCIN-A*BCIN-CARRYIN\nPCIN-A-CARRYIN\nPCIN-ACIN\nPCIN-A"
      "CIN*B\nPCIN-ACIN*B-CARRYIN\nPCIN-ACIN*BCIN\nPCIN-ACIN*BCIN-CARRYIN\nPCIN-ACIN-CARRYIN\nPCIN-B*(A+D)\nPCIN-B*(A+D"
      ")-CARRYIN\nPCIN-B*(ACIN+D)\nPCIN-B*(ACIN+D)-CARRYIN\nPCIN-B*(D+A)\nPCIN-B*(D+A)-CARRYIN\nPCIN-B*(D+ACIN)\nPCIN-B"
      "*(D+ACIN)-CARRYIN\nPCIN-B*(D-A)\nPCIN-B*(D-A)-CARRYIN\nPCIN-B*(D-ACIN)\nPCIN-B*(D-ACIN)-CARRYIN\nPCIN-B*A\nPCIN-"
      "B*A-CARRYIN\nPCIN-B*ACIN\nPCIN-B*ACIN-CARRYIN\nPCIN-B*D\nPCIN-B*D-CARRYIN\nPCIN-BCIN*(A+D)\nPCIN-BCIN*(A+D)-CARR"
      "YIN\nPCIN-BCIN*(ACIN+D)\nPCIN-BCIN*(ACIN+D)-CARRYIN\nPCIN-BCIN*(D+A)\nPCIN-BCIN*(D+A)-CARRYIN\nPCIN-BCIN*(D+ACIN"
      ")\nPCIN-BCIN*(D+ACIN)-CARRYIN\nPCIN-BCIN*(D-A)\nPCIN-BCIN*(D-A)-CARRYIN\nPCIN-BCIN*(D-ACIN)\nPCIN-BCIN*(D-ACIN)-"
      "CARRYIN\nPCIN-BCIN*A\nPCIN-BCIN*A-CARRYIN\nPCIN-BCIN*ACIN\nPCIN-BCIN*ACIN-CARRYIN\nPCIN-BCIN*D\nPCIN-BCIN*D-CARR"
      "YIN\nPCIN-C\nPCIN-C-CARRYIN\nPCIN-C-CONCAT\nPCIN-C-CONCAT-CARRYIN\nPCIN-C-P\nPCIN-C-P-CARRYIN\nPCIN-CARRYIN\nPCI"
      "N-CONCAT\nPCIN-CONCAT-C\nPCIN-CONCAT-C-CARRYIN\nPCIN-CONCAT-CARRYIN\nPCIN-D\nPCIN-D*B\nPCIN-D*B-CARRYIN\nPCIN-D*"
      "BCIN\nPCIN-D*BCIN-CARRYIN\nPCIN-D-CARRYIN\nPCIN-P\nPCIN-P-C\nPCIN-P-C-CARRYIN\nPCIN-P-CARRYIN\nPCIN>>17\nPCIN>>1"
      "7+(A+D)\nPCIN>>17+(A+D)*B\nPCIN>>17+(A+D)*B+CARRYIN\nPCIN>>17+(A+D)*BCIN\nPCIN>>17+(A+D)*BCIN+CARRYIN\nPCIN>>17+"
      "(A+D)+CARRYIN\nPCIN>>17+(ACIN+D)\nPCIN>>17+(ACIN+D)*B\nPCIN>>17+(ACIN+D)*B+CARRYIN\nPCIN>>17+(ACIN+D)*BCIN\nPCIN"
      ">>17+(ACIN+D)*BCIN+CARRYIN\nPCIN>>17+(ACIN+D)+CARRYIN\nPCIN>>17+(D+A)\nPCIN>>17+(D+A)*B\nPCIN>>17+(D+A)*B+CARRYI"
      "N\nPCIN>>17+(D+A)*BCIN\nPCIN>>17+(D+A)*BCIN+CARRYIN\nPCIN>>17+(D+A)+CARRYIN\nPCIN>>17+(D+ACIN)\nPCIN>>17+(D+ACIN"
      ")*B\nPCIN>>17+(D+ACIN)*B+CARRYIN\nPCIN>>17+(D+ACIN)*BCIN\nPCIN>>17+(D+ACIN)*BCIN+CARRYIN\nPCIN>>17+(D+ACIN)+CARR"
      "YIN\nPCIN>>17+(D-A)\nPCIN>>17+(D-A)*B\nPCIN>>17+(D-A)*B+CARRYIN\nPCIN>>17+(D-A)*BCIN\nPCIN>>17+(D-A)*BCIN+CARRYI"
      "N\nPCIN>>17+(D-A)+CARRYIN\nPCIN>>17+(D-ACIN)\nPCIN>>17+(D-ACIN)*B\nPCIN>>17+(D-ACIN)*B+CARRYIN\nPCIN>>17+(D-ACIN"
      ")*BCIN\nPCIN>>17+(D-ACIN)*BCIN+CARRYIN\nPCIN>>17+(D-ACIN)+CARRYIN\nPCIN>>17+A\nPCIN>>17+A*B\nPCIN>>17+A*B+CARRYI"
      "N\nPCIN>>17+A*BCIN\nPCIN>>17+A*BCIN+CARRYIN\nPCIN>>17+A+CARRYIN\nPCIN>>17+ACIN\nPCIN>>17+ACIN*B\nPCIN>>17+ACIN*B"
      "+CARRYIN\nPCIN>>17+ACIN*BCIN\nPCIN>>17+ACIN*BCIN+CARRYIN\nPCIN>>17+ACIN+CARRYIN\nPCIN>>17+B*(A+D)\nPCIN>>17+B*(A"
      "+D)+CARRYIN\nPCIN>>17+B*(ACIN+D)\nPCIN>>17+B*(ACIN+D)+CARRYIN\nPCIN>>17+B*(D+A)\nPCIN>>17+B*(D+A)+CARRYIN\nPCIN>"
      ">17+B*(D+ACIN)\nPCIN>>17+B*(D+ACIN)+CARRYIN\nPCIN>>17+B*(D-A)\nPCIN>>17+B*(D-A)+CARRYIN\nPCIN>>17+B*(D-ACIN)\nPC"
      "IN>>17+B*(D-ACIN)+CARRYIN\nPCIN>>17+B*A\nPCIN>>17+B*A+CARRYIN\nPCIN>>17+B*ACIN\nPCIN>>17+B*ACIN+CARRYIN\nPCIN>>1"
      "7+B*D\nPCIN>>17+B*D+CARRYIN\nPCIN>>17+BCIN*(A+D)\nPCIN>>17+BCIN*(A+D)+CARRYIN\nPCIN>>17+BCIN*(ACIN+D)\nPCIN>>17+"
      "BCIN*(ACIN+D)+CARRYIN\nPCIN>>17+BCIN*(D+A)\nPCIN>>17+BCIN*(D+A)+CARRYIN\nPCIN>>17+BCIN*(D+ACIN)\nPCIN>>17+BCIN*("
      "D+ACIN)+CARRYIN\nPCIN>>17+BCIN*(D-A)\nPCIN>>17+BCIN*(D-A)+CARRYIN\nPCIN>>17+BCIN*(D-ACIN)\nPCIN>>17+BCIN*(D-ACIN"
      ")+CARRYIN\nPCIN>>17+BCIN*A\nPCIN>>17+BCIN*A+CARRYIN\nPCIN>>17+BCIN*ACIN\nPCIN>>17+BCIN*ACIN+CARRYIN\nPCIN>>17+BC"
      "IN*D\nPCIN>>17+BCIN*D+CARRYIN\nPCIN>>17+C\nPCIN>>17+C+CARRYIN\nPCIN>>17+C+CONCAT\nPCIN>>17+C+CONCAT+CARRYIN\nPCI"
      "N>>17+C+P\nPCIN>>17+C+P+CARRYIN\nPCIN>>17+CARRYIN\nPCIN>>17+CONCAT\nPCIN>>17+CONCAT+C\nPCIN>>17+CONCAT+C+CARRYIN"
      "\nPCIN>>17+CONCAT+CARRYIN\nPCIN>>17+D\nPCIN>>17+D*B\nPCIN>>17+D*B+CARRYIN\nPCIN>>17+D*BCIN\nPCIN>>17+D*BCIN+CARR"
      "YIN\nPCIN>>17+D+CARRYIN\nPCIN>>17+P\nPCIN>>17+P+C\nPCIN>>17+P+C+CARRYIN\nPCIN>>17+P+CARRYIN\nPCIN>>17-((A+D))\nP"
      "CIN>>17-((A+D)*B)\nPCIN>>17-((A+D)*B+CARRYIN)\nPCIN>>17-((A+D)*BCIN)\nPCIN>>17-((A+D)*BCIN+CARRYIN)\nPCIN>>17-(("
      "A+D)+CARRYIN)\nPCIN>>17-((ACIN+D))\nPCIN>>17-((ACIN+D)*B)\nPCIN>>17-((ACIN+D)*B+CARRYIN)\nPCIN>>17-((ACIN+D)*BCI"
      "N)\nPCIN>>17-((ACIN+D)*BCIN+CARRYIN)\nPCIN>>17-((ACIN+D)+CARRYIN)\nPCIN>>17-((D+A))\nPCIN>>17-((D+A)*B)\nPCIN>>1"
      "7-((D+A)*B+CARRYIN)\nPCIN>>17-((D+A)*BCIN)\nPCIN>>17-((D+A)*BCIN+CARRYIN)\nPCIN>>17-((D+A)+CARRYIN)\nPCIN>>17-(("
      "D+ACIN))\nPCIN>>17-((D+ACIN)*B)\nPCIN>>17-((D+ACIN)*B+CARRYIN)\nPCIN>>17-((D+ACIN)*BCIN)\nPCIN>>17-((D+ACIN)*BCI"
      "N+CARRYIN)\nPCIN>>17-((D+ACIN)+CARRYIN)\nPCIN>>17-((D-A))\nPCIN>>17-((D-A)*B)\nPCIN>>17-((D-A)*B+CARRYIN)\nPCIN>"
      ">17-((D-A)*BCIN)\nPCIN>>17-((D-A)*BCIN+CARRYIN)\nPCIN>>17-((D-A)+CARRYIN)\nPCIN>>17-((D-ACIN))\nPCIN>>17-((D-ACI"
      "N)*B)\nPCIN>>17-((D-ACIN)*B+CARRYIN)\nPCIN>>17-((D-ACIN)*BCIN)\nPCIN>>17-((D-ACIN)*BCIN+CARRYIN)\nPCIN>>17-((D-A"
      "CIN)+CARRYIN)\nPCIN>>17-(A)\nPCIN>>17-(A*B)\nPCIN>>17-(A*B+CARRYIN)\nPCIN>>17-(A*BCIN)\nPCIN>>17-(A*BCIN+CARRYIN"
      ")\nPCIN>>17-(A+CARRYIN)\nPCIN>>17-(A+D)\nPCIN>>17-(A+D)*B\nPCIN>>17-(A+D)*B-CARRYIN\nPCIN>>17-(A+D)*BCIN\nPCIN>>"
      "17-(A+D)*BCIN-CARRYIN\nPCIN>>17-(A+D)-CARRYIN\nPCIN>>17-(ACIN)\nPCIN>>17-(ACIN*B)\nPCIN>>17-(ACIN*B+CARRYIN)\nPC"
      "IN>>17-(ACIN*BCIN)\nPCIN>>17-(ACIN*BCIN+CARRYIN)\nPCIN>>17-(ACIN+CARRYIN)\nPCIN>>17-(ACIN+D)\nPCIN>>17-(ACIN+D)*"
      "B\nPCIN>>17-(ACIN+D)*B-CARRYIN\nPCIN>>17-(ACIN+D)*BCIN\nPCIN>>17-(ACIN+D)*BCIN-CARRYIN\nPCIN>>17-(ACIN+D)-CARRYI"
      "N\nPCIN>>17-(B*(A+D))\nPCIN>>17-(B*(A+D)+CARRYIN)\nPCIN>>17-(B*(ACIN+D))\nPCIN>>17-(B*(ACIN+D)+CARRYIN)\nPCIN>>1"
      "7-(B*(D+A))\nPCIN>>17-(B*(D+A)+CARRYIN)\nPCIN>>17-(B*(D+ACIN))\nPCIN>>17-(B*(D+ACIN)+CARRYIN)\nPCIN>>17-(B*(D-A)"
      ")\nPCIN>>17-(B*(D-A)+CARRYIN)\nPCIN>>17-(B*(D-ACIN))\nPCIN>>17-(B*(D-ACIN)+CARRYIN)\nPCIN>>17-(B*A)\nPCIN>>17-(B"
      "*A+CARRYIN)\nPCIN>>17-(B*ACIN)\nPCIN>>17-(B*ACIN+CARRYIN)\nPCIN>>17-(B*D)\nPCIN>>17-(B*D+CARRYIN)\nPCIN>>17-(BCI"
      "N*(A+D))\nPCIN>>17-(BCIN*(A+D)+CARRYIN)\nPCIN>>17-(BCIN*(ACIN+D))\nPCIN>>17-(BCIN*(ACIN+D)+CARRYIN)\nPCIN>>17-(B"
      "CIN*(D+A))\nPCIN>>17-(BCIN*(D+A)+CARRYIN)\nPCIN>>17-(BCIN*(D+ACIN))\nPCIN>>17-(BCIN*(D+ACIN)+CARRYIN)\nPCIN>>17-"
      "(BCIN*(D-A))\nPCIN>>17-(BCIN*(D-A)+CARRYIN)\nPCIN>>17-(BCIN*(D-ACIN))\nPCIN>>17-(BCIN*(D-ACIN)+CARRYIN)\nPCIN>>1"
      "7-(BCIN*A)\nPCIN>>17-(BCIN*A+CARRYIN)\nPCIN>>17-(BCIN*ACIN)\nPCIN>>17-(BCIN*ACIN+CARRYIN)\nPCIN>>17-(BCIN*D)\nPC"
      "IN>>17-(BCIN*D+CARRYIN)\nPCIN>>17-(C)\nPCIN>>17-(C+CARRYIN)\nPCIN>>17-(C+CONCAT)\nPCIN>>17-(C+CONCAT+CARRYIN)\nP"
      "CIN>>17-(C+P)\nPCIN>>17-(C+P+CARRYIN)\nPCIN>>17-(CARRYIN)\nPCIN>>17-(CONCAT)\nPCIN>>17-(CONCAT+C)\nPCIN>>17-(CON"
      "CAT+C+CARRYIN)\nPCIN>>17-(CONCAT+CARRYIN)\nPCIN>>17-(D)\nPCIN>>17-(D*B)\nPCIN>>17-(D*B+CARRYIN)\nPCIN>>17-(D*BCI"
      "N)\nPCIN>>17-(D*BCIN+CARRYIN)\nPCIN>>17-(D+A)\nPCIN>>17-(D+A)*B\nPCIN>>17-(D+A)*B-CARRYIN\nPCIN>>17-(D+A)*BCIN\n"
      "PCIN>>17-(D+A)*BCIN-CARRYIN\nPCIN>>17-(D+A)-CARRYIN\nPCIN>>17-(D+ACIN)\nPCIN>>17-(D+ACIN)*B\nPCIN>>17-(D+ACIN)*B"
      "-CARRYIN\nPCIN>>17-(D+ACIN)*BCIN\nPCIN>>17-(D+ACIN)*BCIN-CARRYIN\nPCIN>>17-(D+ACIN)-CARRYIN\nPCIN>>17-(D+CARRYIN"
      ")\nPCIN>>17-(D-A)\nPCIN>>17-(D-A)*B\nPCIN>>17-(D-A)*B-CARRYIN\nPCIN>>17-(D-A)*BCIN\nPCIN>>17-(D-A)*BCIN-CARRYIN\n"
      "PCIN>>17-(D-A)-CARRYIN\nPCIN>>17-(D-ACIN)\nPCIN>>17-(D-ACIN)*B\nPCIN>>17-(D-ACIN)*B-CARRYIN\nPCIN>>17-(D-ACIN)*B"
      "CIN\nPCIN>>17-(D-ACIN)*BCIN-CARRYIN\nPCIN>>17-(D-ACIN)-CARRYIN\nPCIN>>17-(P)\nPCIN>>17-(P+C)\nPCIN>>17-(P+C+CARR"
      "YIN)\nPCIN>>17-(P+CARRYIN)\nPCIN>>17-A\nPCIN>>17-A*B\nPCIN>>17-A*B-CARRYIN\nPCIN>>17-A*BCIN\nPCIN>>17-A*BCIN-CAR"
      "RYIN\nPCIN>>17-A-CARRYIN\nPCIN>>17-ACIN\nPCIN>>17-ACIN*B\nPCIN>>17-ACIN*B-CARRYIN\nPCIN>>17-ACIN*BCIN\nPCIN>>17-"
      "ACIN*BCIN-CARRYIN\nPCIN>>17-ACIN-CARRYIN\nPCIN>>17-B*(A+D)\nPCIN>>17-B*(A+D)-CARRYIN\nPCIN>>17-B*(ACIN+D)\nPCIN>"
      ">17-B*(ACIN+D)-CARRYIN\nPCIN>>17-B*(D+A)\nPCIN>>17-B*(D+A)-CARRYIN\nPCIN>>17-B*(D+ACIN)\nPCIN>>17-B*(D+ACIN)-CAR"
      "RYIN\nPCIN>>17-B*(D-A)\nPCIN>>17-B*(D-A)-CARRYIN\nPCIN>>17-B*(D-ACIN)\nPCIN>>17-B*(D-ACIN)-CARRYIN\nPCIN>>17-B*A"
      "\nPCIN>>17-B*A-CARRYIN\nPCIN>>17-B*ACIN\nPCIN>>17-B*ACIN-CARRYIN\nPCIN>>17-B*D\nPCIN>>17-B*D-CARRYIN\nPCIN>>17-B"
      "CIN*(A+D)\nPCIN>>17-BCIN*(A+D)-CARRYIN\nPCIN>>17-BCIN*(ACIN+D)\nPCIN>>17-BCIN*(ACIN+D)-CARRYIN\nPCIN>>17-BCIN*(D"
      "+A)\nPCIN>>17-BCIN*(D+A)-CARRYIN\nPCIN>>17-BCIN*(D+ACIN)\nPCIN>>17-BCIN*(D+ACIN)-CARRYIN\nPCIN>>17-BCIN*(D-A)\nP"
      "CIN>>17-BCIN*(D-A)-CARRYIN\nPCIN>>17-BCIN*(D-ACIN)\nPCIN>>17-BCIN*(D-ACIN)-CARRYIN\nPCIN>>17-BCIN*A\nPCIN>>17-BC"
      "IN*A-CARRYIN\nPCIN>>17-BCIN*ACIN\nPCIN>>17-BCIN*ACIN-CARRYIN\nPCIN>>17-BCIN*D\nPCIN>>17-BCIN*D-CARRYIN\nPCIN>>17"
      "-C\nPCIN>>17-C-CARRYIN\nPCIN>>17-C-CONCAT\nPCIN>>17-C-CONCAT-CARRYIN\nPCIN>>17-C-P\nPCIN>>17-C-P-CARRYIN\nPCIN>>"
      "17-CARRYIN\nPCIN>>17-CONCAT\nPCIN>>17-CONCAT-C\nPCIN>>17-CONCAT-C-CARRYIN\nPCIN>>17-CONCAT-CARRYIN\nPCIN>>17-D\n"
      "PCIN>>17-D*B\nPCIN>>17-D*B-CARRYIN\nPCIN>>17-D*BCIN\nPCIN>>17-D*BCIN-CARRYIN\nPCIN>>17-D-CARRYIN\nPCIN>>17-P\nPC"
      "IN>>17-P-C\nPCIN>>17-P-C-CARRYIN\nPCIN>>17-P-CARRYIN\nRNDSIMPLE((A+D))\nRNDSIMPLE((A+D)*B)\nRNDSIMPLE((A+D)*B+CA"
      "RRYIN)\nRNDSIMPLE((A+D)*BCIN)\nRNDSIMPLE((A+D)*BCIN+CARRYIN)\nRNDSIMPLE((A+D)+CARRYIN)\nRNDSIMPLE((ACIN+D))\nRND"
      "SIMPLE((ACIN+D)*B)\nRNDSIMPLE((ACIN+D)*B+CARRYIN)\nRNDSIMPLE((ACIN+D)*BCIN)\nRNDSIMPLE((ACIN+D)*BCIN+CARRYIN)\nR"
      "NDSIMPLE((ACIN+D)+CARRYIN)\nRNDSIMPLE((D+A))\nRNDSIMPLE((D+A)*B)\nRNDSIMPLE((D+A)*B+CARRYIN)\nRNDSIMPLE((D+A)*BC"
      "IN)\nRNDSIMPLE((D+A)*BCIN+CARRYIN)\nRNDSIMPLE((D+A)+CARRYIN)\nRNDSIMPLE((D+ACIN))\nRNDSIMPLE((D+ACIN)*B)\nRNDSIM"
      "PLE((D+ACIN)*B+CARRYIN)\nRNDSIMPLE((D+ACIN)*BCIN)\nRNDSIMPLE((D+ACIN)*BCIN+CARRYIN)\nRNDSIMPLE((D+ACIN)+CARRYIN)"
      "\nRNDSIMPLE((D-A))\nRNDSIMPLE((D-A)*B)\nRNDSIMPLE((D-A)*B+CARRYIN)\nRNDSIMPLE((D-A)*BCIN)\nRNDSIMPLE((D-A)*BCIN+"
      "CARRYIN)\nRNDSIMPLE((D-A)+CARRYIN)\nRNDSIMPLE((D-ACIN))\nRNDSIMPLE((D-ACIN)*B)\nRNDSIMPLE((D-ACIN)*B+CARRYIN)\nR"
      "NDSIMPLE((D-ACIN)*BCIN)\nRNDSIMPLE((D-ACIN)*BCIN+CARRYIN)\nRNDSIMPLE((D-ACIN)+CARRYIN)\nRNDSIMPLE(A)\nRNDSIMPLE("
      "A*B)\nRNDSIMPLE(A*B+CARRYIN)\nRNDSIMPLE(A*BCIN)\nRNDSIMPLE(A*BCIN+CARRYIN)\nRNDSIMPLE(A+CARRYIN)\nRNDSIMPLE(ACIN"
      ")\nRNDSIMPLE(ACIN*B)\nRNDSIMPLE(ACIN*B+CARRYIN)\nRNDSIMPLE(ACIN*BCIN)\nRNDSIMPLE(ACIN*BCIN+CARRYIN)\nRNDSIMPLE(A"
      "CIN+CARRYIN)\nRNDSIMPLE(B*(A+D))\nRNDSIMPLE(B*(A+D)+CARRYIN)\nRNDSIMPLE(B*(ACIN+D))\nRNDSIMPLE(B*(ACIN+D)+CARRYI"
      "N)\nRNDSIMPLE(B*(D+A))\nRNDSIMPLE(B*(D+A)+CARRYIN)\nRNDSIMPLE(B*(D+ACIN))\nRNDSIMPLE(B*(D+ACIN)+CARRYIN)\nRNDSIM"
      "PLE(B*(D-A))\nRNDSIMPLE(B*(D-A)+CARRYIN)\nRNDSIMPLE(B*(D-ACIN))\nRNDSIMPLE(B*(D-ACIN)+CARRYIN)\nRNDSIMPLE(B*A)\n"
      "RNDSIMPLE(B*A+CARRYIN)\nRNDSIMPLE(B*ACIN)\nRNDSIMPLE(B*ACIN+CARRYIN)\nRNDSIMPLE(B*D)\nRNDSIMPLE(B*D+CARRYIN)\nRN"
      "DSIMPLE(BCIN*(A+D))\nRNDSIMPLE(BCIN*(A+D)+CARRYIN)\nRNDSIMPLE(BCIN*(ACIN+D))\nRNDSIMPLE(BCIN*(ACIN+D)+CARRYIN)\n"
      "RNDSIMPLE(BCIN*(D+A))\nRNDSIMPLE(BCIN*(D+A)+CARRYIN)\nRNDSIMPLE(BCIN*(D+ACIN))\nRNDSIMPLE(BCIN*(D+ACIN)+CARRYIN)"
      "\nRNDSIMPLE(BCIN*(D-A))\nRNDSIMPLE(BCIN*(D-A)+CARRYIN)\nRNDSIMPLE(BCIN*(D-ACIN))\nRNDSIMPLE(BCIN*(D-ACIN)+CARRYI"
      "N)\nRNDSIMPLE(BCIN*A)\nRNDSIMPLE(BCIN*A+CARRYIN)\nRNDSIMPLE(BCIN*ACIN)\nRNDSIMPLE(BCIN*ACIN+CARRYIN)\nRNDSIMPLE("
      "BCIN*D)\nRNDSIMPLE(BCIN*D+CARRYIN)\nRNDSIMPLE(CARRYIN)\nRNDSIMPLE(CONCAT)\nRNDSIMPLE(CONCAT+CARRYCASCIN)\nRNDSIM"
      "PLE(CONCAT+CARRYIN)\nRNDSIMPLE(D)\nRNDSIMPLE(D*B)\nRNDSIMPLE(D*B+CARRYIN)\nRNDSIMPLE(D*BCIN)\nRNDSIMPLE(D*BCIN+C"
      "ARRYIN)\nRNDSIMPLE(D+CARRYIN)\nRNDSIMPLE(P)\nRNDSIMPLE(P+CARRYCASCIN)\nRNDSIMPLE(P+CARRYIN)\nRNDSIMPLE(P+CONCAT)"
      "\nRNDSIMPLE(P+CONCAT+CARRYIN)\nRNDSIMPLE(P+P)\nRNDSIMPLE(P+P+CARRYIN)\nRNDSIMPLE(P>>17)\nRNDSIMPLE(P>>17+CARRYIN"
      ")\nRNDSIMPLE(P>>17+CONCAT)\nRNDSIMPLE(P>>17+CONCAT+CARRYIN)\nRNDSIMPLE(P>>17+P)\nRNDSIMPLE(P>>17+P+CARRYIN)\nRND"
      "SIMPLE(PCIN)\nRNDSIMPLE(PCIN+CARRYIN)\nRNDSIMPLE(PCIN+CONCAT)\nRNDSIMPLE(PCIN+CONCAT+CARRYIN)\nRNDSIMPLE(PCIN+P)"
      "\nRNDSIMPLE(PCIN+P+CARRYIN)\nRNDSIMPLE(PCIN>>17)\nRNDSIMPLE(PCIN>>17+CARRYIN)\nRNDSIMPLE(PCIN>>17+CONCAT)\nRNDSI"
      "MPLE(PCIN>>17+CONCAT+CARRYIN)\nRNDSIMPLE(PCIN>>17+P)\nRNDSIMPLE(PCIN>>17+P+CARRYIN)\nRNDSYM((A+D))\nRNDSYM((A+D)"
      "*B)\nRNDSYM((A+D)*BCIN)\nRNDSYM((ACIN+D))\nRNDSYM((ACIN+D)*B)\nRNDSYM((ACIN+D)*BCIN)\nRNDSYM((D+A))\nRNDSYM((D+A"
      ")*B)\nRNDSYM((D+A)*BCIN)\nRNDSYM((D+ACIN))\nRNDSYM((D+ACIN)*B)\nRNDSYM((D+ACIN)*BCIN)\nRNDSYM((D-A))\nRNDSYM((D-"
      "A)*B)\nRNDSYM((D-A)*BCIN)\nRNDSYM((D-ACIN))\nRNDSYM((D-ACIN)*B)\nRNDSYM((D-ACIN)*BCIN)\nRNDSYM(A)\nRNDSYM(A*B)\n"
      "RNDSYM(A*BCIN)\nRNDSYM(ACIN)\nRNDSYM(ACIN*B)\nRNDSYM(ACIN*BCIN)\nRNDSYM(B*(A+D))\nRNDSYM(B*(ACIN+D))\nRNDSYM(B*("
      "D+A))\nRNDSYM(B*(D+ACIN))\nRNDSYM(B*(D-A))\nRNDSYM(B*(D-ACIN))\nRNDSYM(B*A)\nRNDSYM(B*ACIN)\nRNDSYM(B*D)\nRNDSYM"
      "(BCIN*(A+D))\nRNDSYM(BCIN*(ACIN+D))\nRNDSYM(BCIN*(D+A))\nRNDSYM(BCIN*(D+ACIN))\nRNDSYM(BCIN*(D-A))\nRNDSYM(BCIN*"
      "(D-ACIN))\nRNDSYM(BCIN*A)\nRNDSYM(BCIN*ACIN)\nRNDSYM(BCIN*D)\nRNDSYM(D)\nRNDSYM(D*B)\nRNDSYM(D*BCIN)\nRNDSYM(P)\n"
      "RNDSYM(PCIN)'"
      show_filtered	      off
      pipeline_options	      "Automatic"
      dspimage		      "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd"
      "\">\n<html><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wr"
      "ap; }\n</style></head><body style=\" font-family:'MS Shell Dlg 2'; font-size:8.25pt; font-weight:400; font-style"
      ":normal;\">\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:"
      "0; text-indent:0px;\"><img src=\"C:/Xilinx/13.2/ISE_DS/ISE/sysgen/data/images/xbip_dsp48_macro_v2_1_regimag.png\""
      " /></p></body></html>"
      tier_1		      off
      tier_2		      off
      tier_3		      off
      tier_4		      off
      tier_5		      off
      tier_6		      off
      dreg_1		      off
      dreg_2		      off
      dreg_3		      off
      areg_1		      off
      areg_2		      off
      areg_3		      on
      areg_4		      on
      breg_1		      off
      breg_2		      off
      breg_3		      on
      breg_4		      on
      mreg_5		      on
      concatreg_3	      off
      concatreg_4	      off
      concatreg_5	      off
      creg_1		      off
      creg_2		      off
      creg_3		      off
      creg_4		      off
      creg_5		      off
      preg_6		      on
      cinreg_1		      off
      cinreg_2		      off
      cinreg_3		      off
      cinreg_4		      off
      cinreg_5		      off
      opreg_1		      off
      opreg_2		      off
      opreg_3		      on
      opreg_4		      on
      opreg_5		      on
      output_properties	      "Full_Precision"
      p_width		      "48"
      p_binarywidth	      "0"
      has_acout		      off
      has_bcout		      off
      has_pcout		      off
      has_carryout	      off
      has_carrycascout	      off
      has_ce		      off
      has_d_ce		      off
      has_a_ce		      off
      has_b_ce		      off
      has_concat_ce	      off
      has_c_ce		      off
      has_m_ce		      off
      has_p_ce		      off
      has_sel_ce	      off
      has_sclr		      off
      has_d_sclr	      off
      has_a_sclr	      off
      has_b_sclr	      off
      has_concat_sclr	      off
      has_c_sclr	      off
      has_m_sclr	      off
      has_p_sclr	      off
      has_sel_sclr	      off
      use_dsp48		      on
      gui_behaviour	      "Sysgen"
      instruction1	      "#"
      ip_name		      "DSP48 Macro"
      ip_version	      "2.1"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'ce' => 'en', 'sclr' => 'rst'}"
      ipcore_xco_need_fpga_part	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
      ipcore_latency_function "'has_combinational'"
      structural_sim	      "false"
      ipcore_verbose	      "false"
      ipcore_port_config      "{ 'carryin' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}"
      ", 'carrycascin' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'carrycascout' => {"
      " 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'carryout' => { 'arith' => 'ufix', 'bin"
      "pt' => 0.00000000000, 'width' => 1.00000000000}}"
      has_advanced_control    "0"
      sggui_pos		      "851,124,479,512"
      block_type	      "xbip_dsp48_macro_v2_1"
      sg_icon_stat	      "70,160,3,1,white,blue,0,11949f3d,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 160 160 0 ],[0.77 "
      "0.82 0.91 ]);\nplot([0 70 70 0 0 ],[0 0 160 160 0 ]);\npatch([12.75 27.2 37.2 47.2 57.2 37.2 22.75 12.75 ],[91.1"
      " 91.1 101.1 91.1 101.1 101.1 101.1 91.1 ],[1 1 1 ]);\npatch([22.75 37.2 27.2 12.75 22.75 ],[81.1 81.1 91.1 91.1 "
      "81.1 ],[0.931 0.946 0.973 ]);\npatch([12.75 27.2 37.2 22.75 12.75 ],[71.1 71.1 81.1 81.1 71.1 ],[1 1 1 ]);\npatc"
      "h([22.75 57.2 47.2 37.2 27.2 12.75 22.75 ],[61.1 61.1 71.1 61.1 71.1 71.1 61.1 ],[0.931 0.946 0.973 ]);\nfprintf"
      "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
      ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'sel');\ncolor('black');p"
      "ort_label('output',1,'p');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay"
      SID		      "12"
      Ports		      [1, 1]
      Position		      [700, 422, 745, 468]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link"
      " of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of fli"
      "p-flops."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[1 1 0 1 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 46 46 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 46 46 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[29.66"
      " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[23.66 23.66 29.6"
      "6 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[17.66 17.66 23.66 23.66 17.66 ],[1"
      " 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0.931 "
      "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
      "black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay1"
      SID		      "13"
      Ports		      [1, 1]
      Position		      [880, 392, 925, 438]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link"
      " of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of fli"
      "p-flops."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[1 1 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,46,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 46 46 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 46 46 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[29.66"
      " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[23.66 23.66 29.6"
      "6 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[17.66 17.66 23.66 23.66 17.66 ],[1"
      " 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0.931 "
      "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay2"
      SID		      "14"
      Ports		      [1, 1]
      Position		      [515, 421, 560, 469]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link"
      " of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of fli"
      "p-flops."
      en		      off
      latency		      "4"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[1 1 0 1 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,48,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66"
      " 30.66 36.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.6"
      "6 30.66 24.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1"
      " 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 "
      "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
      "black');disp('z^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay3"
      SID		      "15"
      Ports		      [1, 1]
      Position		      [1035, 391, 1080, 439]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link"
      " of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of fli"
      "p-flops."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[1 1 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,48,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66"
      " 30.66 36.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.6"
      "6 30.66 24.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1"
      " 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 "
      "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Down Sample1"
      SID		      "16"
      Ports		      [1, 1]
      Position		      [1245, 339, 1280, 391]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Down Sample"
      SourceType	      "Xilinx Down Sampler Block"
      infoedit		      "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in"
      " hardware of different implementations varies considerably; press Help for details."
      sample_ratio	      "4"
      sample_phase	      "Last Value of Frame  (most efficient)"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[36 71 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "dsamp"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "35,52,1,1,white,blue,0,475c248c,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 52 52 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 52 52 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[31.55 3"
      "1.55 36.55 31.55 36.55 36.55 36.55 31.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[26.55 26.55 31.55"
      " 31.55 26.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[21.55 21.55 26.55 26.55 21.55 ],[1"
      " 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[16.55 16.55 21.55 16.55 21.55 21.55 16.55 ],[0.931 0"
      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('b"
      "lack');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline{\\fontsize{14pt}\\bf\\downarrow"
      "}4','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      SID		      "17"
      Position		      [685, 298, 710, 312]
      BackgroundColor	      "lightBlue"
      GotoTag		      "A"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      SID		      "18"
      Position		      [525, 148, 550, 162]
      BackgroundColor	      "lightBlue"
      GotoTag		      "A"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      SID		      "19"
      Position		      [525, 253, 550, 267]
      BackgroundColor	      "lightBlue"
      GotoTag		      "A"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      SID		      "20"
      Ports		      [1, 1]
      Position		      [1415, 519, 1465, 541]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 70 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "50,22,1,1,white,yellow,0,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 22 22 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 50 50 0 0 ],[0 0 22 22 0 ]);\npatch([18.325 22.66 25.66 28.66 31.66 25.66 21.325 18.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([21.325 25.66 22.66 18.325 21.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([18.325 22.66 25.66 21.325 18.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([21.325 31.66 28.66 25.66 22.66 18.325 21.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmod"
      "e','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out2"
      SID		      "21"
      Ports		      [1, 1]
      Position		      [1415, 559, 1465, 581]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 70 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "50,22,1,1,white,yellow,0,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 22 22 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 50 50 0 0 ],[0 0 22 22 0 ]);\npatch([18.325 22.66 25.66 28.66 31.66 25.66 21.325 18.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([21.325 25.66 22.66 18.325 21.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([18.325 22.66 25.66 21.325 18.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([21.325 31.66 28.66 25.66 22.66 18.325 21.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmod"
      "e','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out3"
      SID		      "22"
      Ports		      [1, 1]
      Position		      [1415, 480, 1465, 500]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 71 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "50,20,1,1,white,yellow,0,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      SID		      "23"
      Position		      [315, 392, 340, 408]
      BackgroundColor	      "lightBlue"
      GotoTag		      "A"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "Input a"
      SID		      "24"
      Ports		      [1, 1]
      Position		      [180, 268, 235, 292]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
      arith_type	      "Signed  (2's comp)"
      n_bits		      "35"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 35 0 0]"
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,24,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output'"
      ",1,' ');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Input b"
      SID		      "25"
      Ports		      [1, 1]
      Position		      [180, 359, 235, 381]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
      arith_type	      "Signed  (2's comp)"
      n_bits		      "35"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 35 0 0]"
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output'"
      ",1,' ');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "More Info"
      SID		      "26"
      Ports		      []
      Position		      [1361, 241, 1552, 323]
      DropShadow	      on
      ShowName		      off
      OpenFcn		      "xlDoc('-book','sysgen','-topic','Hardware Design Using System Generator/Design Styles for the DS"
      "P48/Designs that Use DSP48 and DSP48 Macro Blocks');"
      FontSize		      12
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Double click\\n for System Generator\\n documentation on related topics.')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"More Info"
	Location		[345, 318, 880, 451]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Mult"
      SID		      "27"
      Ports		      [2, 1]
      Position		      [700, 502, 750, 553]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Mult"
      SourceType	      "Xilinx Multiplier Block"
      infoedit		      "Multiplies two values.<P><P>Hardware notes: To use the internal pipeline stage of the dedicated"
      " multiplier you must select 'Pipeline to Greatest Extent Possible'."
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      en		      off
      latency		      "3"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      opt		      "Speed"
      use_embedded	      on
      optimum_pipeline	      off
      xl_use_area	      off
      xl_area		      "[177 280 0 126 0 4 0]"
      pipeline		      "off"
      use_rpm		      "off"
      placement_style	      "Rectangular shape"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "mult"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32"
      ".77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.7"
      "7 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 1"
      "8.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11."
      "77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
      "color('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label("
      "'output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('b"
      "lack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Register"
      SID		      "28"
      Ports		      [2, 1]
      Position		      [960, 343, 1005, 392]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[9 17 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,49,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 49 49 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 49 49 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66"
      " 30.66 36.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.6"
      "6 30.66 24.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1"
      " 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 "
      "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
      "k');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1"
      ",'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Register1"
      SID		      "29"
      Ports		      [2, 1]
      Position		      [960, 238, 1005, 287]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[9 17 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,49,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 49 49 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 49 49 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66"
      " 30.66 36.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.6"
      "6 30.66 24.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1"
      " 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 "
      "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
      "k');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1"
      ",'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Register2"
      SID		      "30"
      Ports		      [2, 1]
      Position		      [960, 153, 1005, 202]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[18 36 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,49,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 49 49 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 49 49 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66"
      " 30.66 36.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.6"
      "6 30.66 24.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1"
      " 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 "
      "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
      "k');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1"
      ",'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Register3"
      SID		      "31"
      Ports		      [2, 1]
      Position		      [1190, 337, 1220, 388]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[36 71 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "30,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 51 51 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 51 51 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[29.44 29"
      ".44 33.44 29.44 33.44 33.44 33.44 29.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[25.44 25.44 29.44 29.4"
      "4 25.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 25.44 21.44 ],[1 1 1 ]);\n"
      "patch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 17.44 21.44 21.44 17.44 ],[0.931 0.946 0.973 ]"
      ");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_labe"
      "l('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor"
      "('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret"
      SID		      "32"
      Ports		      [1, 1]
      Position		      [1105, 248, 1140, 272]
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreter Block"
      infoedit		      "Changes type of samples without altering their binary representation.<P><P>Hardware notes: In h"
      "ardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bit"
      "s, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's co"
      "mplement) becomes an output of 56 (111000 in binary)."
      force_arith_type	      on
      arith_type	      "Signed  (2's comp)"
      force_bin_pt	      on
      bin_pt		      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "cast"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "35,24,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
      "color('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Relational"
      SID		      "33"
      Ports		      [2, 1]
      Position		      [435, 423, 480, 467]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Relational"
      SourceType	      "Xilinx Arithmetic Relational Operator Block"
      mode		      "a=b"
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[1 0 0 1 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "relational"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,44,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66"
      " 28.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.6"
      "6 28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1"
      " 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 "
      "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
      "k');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,"
      "'\\bfa = b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Relational1"
      SID		      "34"
      Ports		      [2, 1]
      Position		      [1335, 549, 1380, 591]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Relational"
      SourceType	      "Xilinx Arithmetic Relational Operator Block"
      mode		      "a!=b"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,193"
      block_type	      "relational"
      block_version	      "10.1.2-Beta"
      sg_icon_stat	      "45,42,2,1,white,blue,0,8d9aea79,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 42 42 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 42 42 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[27.66"
      " 27.66 33.66 27.66 33.66 33.66 33.66 27.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[21.66 21.66 27.6"
      "6 27.66 21.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[15.66 15.66 21.66 21.66 15.66 ],[1"
      " 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[9.66 9.66 15.66 9.66 15.66 15.66 9.66 ],[0.931 0.94"
      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\b"
      "fa \\neq b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n"
      " ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      "35"
      Ports		      [3]
      Position		      [1520, 468, 1575, 592]
      Floating		      off
      Location		      [578, 718, 1210, 955]
      Open		      on
      NumInputPorts	      "3"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5"
      YMax		      "5~5~5"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Shift"
      SID		      "36"
      Ports		      [1, 1]
      Position		      [435, 174, 480, 206]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Shift"
      SourceType	      "Xilinx Binary Shift Operator Block"
      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
      shift_dir		      "Right"
      shift_bits	      "17"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0 0 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "shift"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,32,1,1,white,blue,0,af2f302a,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 "
      "20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 2"
      "0.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
      "sp('\\bf{X >> 17}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Shift1"
      SID		      "37"
      Ports		      [1, 1]
      Position		      [435, 269, 480, 301]
      NamePlacement	      "alternate"
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Shift"
      SourceType	      "Xilinx Binary Shift Operator Block"
      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
      shift_dir		      "Right"
      shift_bits	      "17"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0 0 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "shift"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,32,1,1,white,blue,0,af2f302a,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 "
      "20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 2"
      "0.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
      "sp('\\bf{X >> 17}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice"
      SID		      "38"
      Ports		      [1, 1]
      Position		      [880, 341, 925, 369]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "17"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "slice"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 "
      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 1"
      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice1"
      SID		      "39"
      Ports		      [1, 1]
      Position		      [880, 236, 925, 264]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "17"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "slice"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 "
      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 1"
      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice2"
      SID		      "40"
      Ports		      [1, 1]
      Position		      [880, 151, 925, 179]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "36"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "slice"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 "
      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 1"
      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem"
      SID		      "41"
      Ports		      [10, 2]
      Position		      [620, 170, 680, 325]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem"
	Location		[270, 174, 686, 595]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "42"
	  Position		  [110, 48, 140, 62]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  "43"
	  Position		  [110, 78, 140, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  SID			  "44"
	  Position		  [110, 108, 140, 122]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  SID			  "45"
	  Position		  [110, 138, 140, 152]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In5"
	  SID			  "46"
	  Position		  [110, 168, 140, 182]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  SID			  "47"
	  Position		  [110, 203, 140, 217]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In7"
	  SID			  "48"
	  Position		  [110, 233, 140, 247]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In8"
	  SID			  "49"
	  Position		  [110, 263, 140, 277]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In9"
	  SID			  "50"
	  Position		  [110, 293, 140, 307]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In10"
	  SID			  "51"
	  Position		  [110, 323, 140, 337]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  SID			  "52"
	  Ports			  [5, 1]
	  Position		  [190, 44, 250, 186]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "208,26,348,306"
	  block_type		  "mux"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,142,5,1,white,blue,3,d6c79293,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 20.2857 121.714 142 0 ],[0."
	  "77 0.82 0.91 ]);\nplot([0 60 60 0 0 ],[0 20.2857 121.714 142 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 "
	  "12.2 ],[79.88 79.88 87.88 79.88 87.88 87.88 87.88 79.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[71.88 71"
	  ".88 79.88 79.88 71.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[63.88 63.88 71.88 71.88 63.88 "
	  "],[1 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[55.88 55.88 63.88 55.88 63.88 63.88 55.88 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1')"
	  ";\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\n\ncolor('black');disp('\\"
	  "bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'inputs'=>'popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|24|25|26|"
	  "27|28|29|30|31|32)','userSelections'=>{'inputs'=>'4'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  SID			  "53"
	  Ports			  [5, 1]
	  Position		  [190, 200, 250, 340]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "208,26,348,306"
	  block_type		  "mux"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,140,5,1,white,blue,3,d6c79293,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 20 120 140 0 ],[0.77 0.82 0"
	  ".91 ]);\nplot([0 60 60 0 0 ],[0 20 120 140 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[78.88 78.8"
	  "8 86.88 78.88 86.88 86.88 86.88 78.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[70.88 70.88 78.88 78.88 70"
	  ".88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[62.88 62.88 70.88 70.88 62.88 ],[1 1 1 ]);\npatc"
	  "h([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[54.88 54.88 62.88 54.88 62.88 62.88 54.88 ],[0.931 0.946 0.973 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
	  ",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');"
	  "port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\n\ncolor('black');disp('\\bf{}','texmode','"
	  "on');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'inputs'=>'popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|24|25|26|"
	  "27|28|29|30|31|32)','userSelections'=>{'inputs'=>'4'}}}"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "54"
	  Position		  [280, 108, 310, 122]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  SID			  "55"
	  Position		  [280, 263, 310, 277]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In5"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In7"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In8"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In9"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In10"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      UniformRandomNumber
      Name		      "Uniform Random\nNumber"
      SID		      "56"
      Position		      [40, 260, 130, 300]
      Minimum		      "-2^32-1"
      Maximum		      "2^32-1"
      Seed		      "12"
      SampleTime	      "1"
    }
    Block {
      BlockType		      UniformRandomNumber
      Name		      "Uniform Random\nNumber2"
      SID		      "57"
      Position		      [40, 350, 130, 390]
      Minimum		      "-2^32-1"
      Maximum		      "2^32-1"
      Seed		      "755"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "Up Sample"
      SID		      "58"
      Ports		      [1, 1]
      Position		      [345, 211, 380, 259]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Up Sample"
      SourceType	      "Xilinx Up Sampler Block"
      infoedit		      "Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample"
      ".<P><P>Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a mux"
      " and single bit flip-flop are used."
      sample_ratio	      "4"
      copy_samples	      on
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0 0 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "216,6,356,344"
      block_type	      "usamp"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "35,48,1,1,white,blue,0,a300b05e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 48 48 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 48 48 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[29.55 2"
      "9.55 34.55 29.55 34.55 34.55 34.55 29.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[24.55 24.55 29.55"
      " 29.55 24.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[19.55 19.55 24.55 24.55 19.55 ],[1"
      " 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[14.55 14.55 19.55 14.55 19.55 19.55 14.55 ],[0.931 0"
      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('b"
      "lack');disp('{\\fontsize{14pt}\\bf\\uparrow}4','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Up Sample1"
      SID		      "59"
      Ports		      [1, 1]
      Position		      [345, 301, 380, 349]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Up Sample"
      SourceType	      "Xilinx Up Sampler Block"
      infoedit		      "Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample"
      ".<P><P>Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a mux"
      " and single bit flip-flop are used."
      sample_ratio	      "4"
      copy_samples	      on
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0 0 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "usamp"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "35,48,1,1,white,blue,0,a300b05e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 48 48 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 48 48 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[29.55 2"
      "9.55 34.55 29.55 34.55 34.55 34.55 29.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[24.55 24.55 29.55"
      " 29.55 24.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[19.55 19.55 24.55 24.55 19.55 ],[1"
      " 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[14.55 14.55 19.55 14.55 19.55 19.55 14.55 ],[0.931 0"
      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('b"
      "lack');disp('{\\fontsize{14pt}\\bf\\uparrow}4','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "alo"
      SID		      "60"
      Ports		      [1, 1]
      Position		      [435, 221, 480, 249]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "17"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "slice"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 "
      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 1"
      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "blo"
      SID		      "61"
      Ports		      [1, 1]
      Position		      [435, 311, 480, 339]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "17"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "slice"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 "
      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 1"
      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Line {
      SrcBlock		      "Input a"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[0, 235]
	DstBlock		"Mult"
	DstPort			1
      }
      Branch {
	Points			[65, 0]
	DstBlock		"Up Sample"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Up Sample"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"alo"
	DstPort			1
      }
      Branch {
	Points			[0, -45]
	DstBlock		"Shift"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Input b"
      SrcPort		      1
      Points		      [50, 0]
      Branch {
	Points			[0, 170]
	DstBlock		"Mult"
	DstPort			2
      }
      Branch {
	Points			[40, 0]
	DstBlock		"Up Sample1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Up Sample1"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"blo"
	DstPort			1
      }
      Branch {
	Points			[-5, 0; 0, -40]
	DstBlock		"Shift1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay2"
      SrcPort		      1
      Points		      [90, 0]
      Branch {
	Points			[0, -65]
	DstBlock		"Register"
	DstPort			2
      }
      Branch {
	DstBlock		"Delay"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay1"
      SrcPort		      1
      Points		      [-5, 0]
      Branch {
	DstBlock		"Delay3"
	DstPort			1
      }
      Branch {
	Points			[10, 0; 0, -225]
	DstBlock		"Register2"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Delay"
      SrcPort		      1
      Points		      [105, 0; 0, -30]
      Branch {
	Points			[0, -140]
	DstBlock		"Register1"
	DstPort			2
      }
      Branch {
	DstBlock		"Delay1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Uniform Random\nNumber"
      SrcPort		      1
      DstBlock		      "Input a"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Down Sample1"
      SrcPort		      1
      Points		      [30, 0; 0, 125]
      Branch {
	DstBlock		"Gateway Out3"
	DstPort			1
      }
      Branch {
	Points			[0, 70]
	DstBlock		"Relational1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay3"
      SrcPort		      1
      Points		      [65, 0; 0, -40]
      DstBlock		      "Register3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Register3"
      SrcPort		      1
      DstBlock		      "Down Sample1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mult"
      SrcPort		      1
      Points		      [515, 0]
      Branch {
	DstBlock		"Gateway Out1"
	DstPort			1
      }
      Branch {
	Points			[0, 50]
	DstBlock		"Relational1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Concat"
      SrcPort		      1
      Points		      [0, -5]
      DstBlock		      "Reinterpret"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Register"
      SrcPort		      1
      Points		      [10, 0; 0, -55]
      DstBlock		      "Concat"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Register1"
      SrcPort		      1
      DstBlock		      "Concat"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Register2"
      SrcPort		      1
      Points		      [10, 0; 0, 35]
      DstBlock		      "Concat"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice2"
      SrcPort		      1
      DstBlock		      "Register2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Relational"
      SrcPort		      1
      DstBlock		      "Delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice"
      SrcPort		      1
      DstBlock		      "Register"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "Relational"
      DstPort		      2
    }
    Line {
      SrcBlock		      "blo"
      SrcPort		      1
      DstBlock		      "Convert3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Shift1"
      SrcPort		      1
      DstBlock		      "Convert1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "alo"
      SrcPort		      1
      DstBlock		      "Convert2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Shift"
      SrcPort		      1
      DstBlock		      "Convert"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out3"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Uniform Random\nNumber2"
      SrcPort		      1
      DstBlock		      "Input b"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Reinterpret"
      SrcPort		      1
      DstBlock		      "Convert4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Convert4"
      SrcPort		      1
      Points		      [0, 15]
      DstBlock		      "Register3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice1"
      SrcPort		      1
      DstBlock		      "Register1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Counter"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	DstBlock		"Relational"
	DstPort			1
      }
      Branch {
	DstBlock		"Goto"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Relational1"
      SrcPort		      1
      DstBlock		      "Gateway Out2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out2"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Subsystem"
      SrcPort		      1
      Points		      [35, 0]
      DstBlock		      "DSP48 Macro 2.1 "
      DstPort		      1
    }
    Line {
      SrcBlock		      "Subsystem"
      SrcPort		      2
      Points		      [35, 0]
      DstBlock		      "DSP48 Macro 2.1 "
      DstPort		      2
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      Points		      [40, 0; 0, 25]
      DstBlock		      "Subsystem"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "DSP48 Macro 2.1 "
      DstPort		      3
    }
    Line {
      Name		      "alo"
      Labels		      [0, 0]
      SrcBlock		      "Convert2"
      SrcPort		      1
      Points		      [20, 0; 0, -25]
      Branch {
	Points			[0, -15]
	DstBlock		"Subsystem"
	DstPort			2
      }
      Branch {
	DstBlock		"Subsystem"
	DstPort			3
      }
    }
    Line {
      Name		      "ahi"
      Labels		      [0, 0; 0, 0]
      SrcBlock		      "Convert"
      SrcPort		      1
      Points		      [0, 35; 30, 0]
      Branch {
	DstBlock		"Subsystem"
	DstPort			4
      }
      Branch {
	Points			[0, 15]
	DstBlock		"Subsystem"
	DstPort			5
      }
    }
    Line {
      Name		      "blo"
      Labels		      [0, 0; 0, 0]
      SrcBlock		      "Convert3"
      SrcPort		      1
      Points		      [25, 0; 0, -25]
      Branch {
	Points			[0, -30]
	DstBlock		"Subsystem"
	DstPort			7
      }
      Branch {
	DstBlock		"Subsystem"
	DstPort			9
      }
    }
    Line {
      Name		      "bhi"
      Labels		      [0, 0]
      SrcBlock		      "Convert1"
      SrcPort		      1
      Points		      [35, 0]
      Branch {
	DstBlock		"Subsystem"
	DstPort			8
      }
      Branch {
	Points			[0, 30]
	DstBlock		"Subsystem"
	DstPort			10
      }
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      Points		      [25, 0; 0, -5]
      DstBlock		      "Subsystem"
      DstPort		      6
    }
    Line {
      SrcBlock		      "DSP48 Macro 2.1 "
      SrcPort		      1
      Points		      [0, 10; 20, 0]
      Branch {
	Points			[0, 95]
	DstBlock		"Slice"
	DstPort			1
      }
      Branch {
	Points			[0, -10]
	Branch {
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -85]
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
      }
    }
    Annotation {
      Name		      "DSP48 Macro based Signed 35x35 Multiplier "
      Position		      [670, 36]
      FontName		      "Times New Roman"
      FontSize		      26
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    &\"@   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V9"
    "60 =V]R:P        X   #@$P  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960   "
    "    !C;VUP:6QA=&EO;@ .    6 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&"
    "EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',     "
    "      !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !         "
    " %    \"     $    '     0         0    !P   '1A<F=E=#$ #@   +@!   &    \"     (         !0    @    !     0    $   "
    "      !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"     0        "
    " .    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8  "
    "  (    !          %    \"     $    )     0         0    \"0   $)I='-T<F5A;0         .    J     8    (     0       "
    "  %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A"
    "<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @  "
    "  $          4    (     0    ,    !         !   P Q+S0 #@   #     &    \"     0         !0    @    !     P    $   "
    "      $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5"
    "B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<"
    "VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %  "
    "  \"     $    '     0         0    !P   $1E9F%U;'0 #@   \"@/   &    \"     (         !0    @    !     0    $      "
    "   !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    T 8   8    (     @         %    \"     $    !     0         %  "
    "0 &@    $   #N 0  >&EL:6YX9F%M:6QY                  !P87)T                             '-P965D                    "
    "        <&%C:V%G90                        !S>6YT:&5S:7-?=&]O;                &1I<F5C=&]R>0                      =&"
    "5S=&)E;F-H                      !S>7-C;&M?<&5R:6]D                 &-O<F5?9V5N97)A=&EO;@              <G5N7V-O<F5G"
    "96X                   !E=F%L7V9I96QD                     &-L;V-K7VQO8P                      <WEN=&AE<VES7VQA;F=U86"
    "=E          !C95]C;'(                          '!R97-E<G9E7VAI97)A<F-H>0          8VQO8VM?=W)A<'!E<@              "
    "  !D8VU?:6YP=71?8VQO8VM?<&5R:6]D     &-R96%T95]I;G1E<F9A8V5?9&]C=6UE;G0 <')O:E]T>7!E                          X   "
    " X    !@    @    $          4    (     0    <    !         !     '    =FER=&5X-@ .    0     8    (    !          %"
    "    \"     $    *     0         0    \"@   'AC-G9L>#(T,'0        .    ,     8    (    !          %    \"     $    "
    "\"     0         0  ( +3$   X    X    !@    @    $          4    (     0    4    !         !     %    9F8W.#0    ."
    "    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X   !     !@    @    $          4    ( "
    "    0    D    !         !     )    +B]N971L:7-T          X    P    !@    @    $          4    (     0    ,    !   "
    "      !   P!O9F8 #@   #     &    \"     0         !0    @    !     0    $         $  ! #4    .    2     8    (    "
    "!          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $    "
    "      4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     0    $         $"
    "  ! #     .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $      "
    "    4    (     0    0    !         !  ! !62$1,#@   #@    &    \"     8         !0    @    !     0    $         \"0"
    "    @               X    X    !@    @    &          4    (     0    $    !          D    (               .    0   "
    "  8    (    !          %    \"     $    -     0         0    #0   $-L;V-K($5N86)L97,    .    ,     8    (    !    "
    "      %    \"     $    #     0         0  , ,3 P  X    P    !@    @    $          4    (     0    ,    !         !"
    "   P!O9F8 #@   $@    &    \"     0         !0    @    !    $0    $         $    !$   !0<F]J96-T($YA=FEG871O<@     "
    "    .      @   8    (     @         %    \"     $    !     0         %  0 &@    $    \\ @  >&EL:6YX9F%M:6QY       "
    "           !P87)T                             '-P965D                            <&%C:V%G90                       "
    " !S>6YT:&5S:7-?=&]O;                &1I<F5C=&]R>0                      =&5S=&)E;F-H                      !S>7-C;&M"
    "?<&5R:6]D                 &-O<F5?9V5N97)A=&EO;@              <G5N7V-O<F5G96X                   !E=F%L7V9I96QD     "
    "                &-L;V-K7VQO8P                      <WEN=&AE<VES7VQA;F=U86=E          !C95]C;'(                    "
    "      '!R97-E<G9E7VAI97)A<F-H>0          8VQO8VM?=W)A<'!E<@                !D8VU?:6YP=71?8VQO8VM?<&5R:6]D     '9E<"
    "G-I;VX                         <&]S=&=E;F5R871I;VY?9F-N          !S971T:6YG<U]F8VX                  &-R96%T95]I;G1"
    "E<F9A8V5?9&]C=6UE;G0 <')O:E]T>7!E                            #@   #@    &    \"     0         !0    @    !    !P  "
    "  $         $     <   !V:7)T97@V  X   !     !@    @    $          4    (     0    H    !         !     *    >&,V=F"
    "QX,C0P=         X    P    !@    @    $          4    (     0    (    !         !   @ M,0  #@   #@    &    \"     0"
    "         !0    @    !    !0    $         $     4   !F9C<X-     X    P    !@    @    $          4    (     0    ,  "
    "  !         !   P!84U0 #@   $     &    \"     0         !0    @    !    \"0    $         $     D    N+VYE=&QI<W0  "
    "       #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !         "
    " %    \"     $    #     0         0  , ,3 P  X   !(    !@    @    $          4    (     0   !@    !         !     "
    "8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ ."
    "    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    P    !@    @    $          4    ( "
    "              !         !          #@   #     &    \"     0         !0    @    !    !     $         $  $ %9(1$P.  "
    "  .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8      "
    "   !0    @    !     0    $         \"0    @               X   !     !@    @    $          4    (     0    T    !  "
    "       !     -    0VQO8VL@16YA8FQE<P    X    P    !@    @    $          4    (     0    ,    !         !   P Q,#  "
    "#@   #     &    \"     0         !0    @    !    !     $         $  $ #$Q+C(.    4     8    (    !          %    \""
    "     $    9     0         0    &0   'AL0FET<W1R96%M4&]S=$=E;F5R871I;VX         #@   $@    &    \"     0         !0"
    "    @    !    %     $         $    !0   !X;%1O<$QE=F5L3F5T;&ES=$=520     .    ,     8    (    !          %    \"  "
    "   $    #     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !$    !         !     1    4')O:"
    "F5C=\"!.879I9V%T;W(         #@   . 3   &    \"     (         !0    @    !     0    $         !0 $  P    !    &    "
    "'-H87)E9        &-O;7!I;&%T:6]N  X   !8!   !@    @    \"          4    (     0    $    !          4 !  3     0   )"
    "@   !C;VUP:6QA=&EO;@          8V]M<&EL871I;VY?;'5T     '-I;75L:6YK7W!E<FEO9     !I;F-R7VYE=&QI<W0         =')I;5]V"
    "8FET<P           &1B;%]O=G)D              !D97!R96-A=&5D7V-O;G1R;VP 8FQO8VM?:6-O;E]D:7-P;&%Y  X    X    !@    @   "
    " $          4    (     0    <    !         !     '    =&%R9V5T,0 .    N $   8    (     @         %    \"     $    "
    "!     0         %  0 !P    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (     0    (    !"
    "          X   !     !@    @    $          4    (     0    L    !         !     +    2$1,($YE=&QI<W0       X   !   "
    "  !@    @    $          4    (     0    D    !         !     )    0FET<W1R96%M          X   \"H    !@    @    !   "
    "       4    (     0    (    !          X    X    !@    @    $          4    (     0    <    !         !     '    ="
    "&%R9V5T,0 .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #     &    \""
    "     0         !0    @    !     P    $         $  # #$O-  .    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X   !(    !@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!I;B!3"
    "=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@"
    "36%S:W,.    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $         "
    " 4    (     0    <    !         !     '    1&5F875L=  .    * \\   8    (     @         %    \"     $    !     0   "
    "      %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   #0!@  !@    @    \"          4    (     0    $    !         "
    " 4 !  :     0   .X!  !X:6QI;GAF86UI;'D                  '!A<G0                             <W!E960                "
    "           !P86-K86=E                         '-Y;G1H97-I<U]T;V]L                9&ER96-T;W)Y                     "
    " !T97-T8F5N8V@                      '-Y<V-L:U]P97)I;V0                 8V]R95]G96YE<F%T:6]N              !R=6Y?8V]"
    "R96=E;@                   &5V86Q?9FEE;&0                     8VQO8VM?;&]C                      !S>6YT:&5S:7-?;&%N9"
    "W5A9V4          &-E7V-L<@                          <')E<V5R=F5?:&EE<F%R8VAY          !C;&]C:U]W<F%P<&5R           "
    "      &1C;5]I;G!U=%]C;&]C:U]P97)I;V0     8W)E871E7VEN=&5R9F%C95]D;V-U;65N= !P<F]J7W1Y<&4                         #"
    "@   #@    &    \"     0         !0    @    !    !P    $         $     <   !V:7)T97@V  X   !     !@    @    $      "
    "    4    (     0    H    !         !     *    >&,V=FQX,C0P=         X    P    !@    @    $          4    (     0  "
    "  (    !         !   @ M,0  #@   #@    &    \"     0         !0    @    !    !0    $         $     4   !F9C<X-    "
    " X    P    !@    @    $          4    (     0    ,    !         !   P!84U0 #@   $     &    \"     0         !0    "
    "@    !    \"0    $         $     D    N+VYE=&QI<W0         #@   #     &    \"     0         !0    @    !     P    "
    "$         $  # &]F9@ .    ,     8    (    !          %    \"     $    !     0         0  $ -0    X   !(    !@    @"
    "    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0 "
    "        !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    !     0       "
    "  0  $ ,     X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0   "
    "      !0    @    !    !     $         $  $ %9(1$P.    .     8    (    !@         %    \"     $    !     0         "
    ")    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X   "
    "!     !@    @    $          4    (     0    T    !         !     -    0VQO8VL@16YA8FQE<P    X    P    !@    @    $"
    "          4    (     0    ,    !         !   P Q,#  #@   #     &    \"     0         !0    @    !     P    $      "
    "   $  # &]F9@ .    2     8    (    !          %    \"     $    1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R  "
    "        X     \"   !@    @    \"          4    (     0    $    !          4 !  :     0   #P\"  !X:6QI;GAF86UI;'D  "
    "                '!A<G0                             <W!E960                           !P86-K86=E                   "
    "      '-Y;G1H97-I<U]T;V]L                9&ER96-T;W)Y                      !T97-T8F5N8V@                      '-Y<"
    "V-L:U]P97)I;V0                 8V]R95]G96YE<F%T:6]N              !R=6Y?8V]R96=E;@                   &5V86Q?9FEE;&0"
    "                     8VQO8VM?;&]C                      !S>6YT:&5S:7-?;&%N9W5A9V4          &-E7V-L<@               "
    "           <')E<V5R=F5?:&EE<F%R8VAY          !C;&]C:U]W<F%P<&5R                 &1C;5]I;G!U=%]C;&]C:U]P97)I;V0    "
    " =F5R<VEO;@                        !P;W-T9V5N97)A=&EO;E]F8VX          '-E='1I;F=S7V9C;@                  8W)E871E7"
    "VEN=&5R9F%C95]D;V-U;65N= !P<F]J7W1Y<&4                            .    .     8    (    !          %    \"     $   "
    " '     0         0    !P   '9I<G1E>#8 #@   $     &    \"     0         !0    @    !    \"@    $         $     H   "
    "!X8S9V;'@R-#!T        #@   #     &    \"     0         !0    @    !     @    $         $  \" \"TQ   .    .     8  "
    "  (    !          %    \"     $    %     0         0    !0   &9F-S@T    #@   #     &    \"     0         !0    @  "
    "  !     P    $         $  # %A35  .    0     8    (    !          %    \"     $    )     0         0    \"0   \"XO"
    ";F5T;&ES=          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @  "
    "  $          4    (     0    ,    !         !   P Q,#  #@   $@    &    \"     0         !0    @    !    &     $   "
    "      $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0        "
    " 0  , ;V9F  X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \"     0    "
    "     !0    @               $         $          .    ,     8    (    !          %    \"     $    $     0         0"
    "  0 5DA$3 X    X    !@    @    &          4    (     0    $    !          D    (               .    .     8    (  "
    "  !@         %    \"     $    !     0         )    \"               #@   $     &    \"     0         !0    @    ! "
    "   #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   #     &    \"     0         !0    @    !     P    $       "
    "  $  # #$P,  .    ,     8    (    !          %    \"     $    $     0         0  0 ,3$N,@X   !0    !@    @    $   "
    "       4    (     0   !D    !         !     9    >&Q\":71S=')E86U0;W-T1V5N97)A=&EO;@         .    2     8    (    "
    "!          %    \"     $    4     0         0    %    'AL5&]P3&5V96Q.971L:7-T1U5)      X    P    !@    @    $     "
    "     4    (     0    ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    $0    $         $ "
    "   !$   !0<F]J96-T($YA=FEG871O<@         "
  }
}
