

================================================================
== Vitis HLS Report for 'complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'
================================================================
* Date:           Sat Mar 11 12:57:24 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        complex_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15018|    15018|  0.150 ms|  0.150 ms|  15018|  15018|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_A_ROWS_MAT_A_COLS  |    15010|    15010|        12|          1|          1|  15000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    190|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     162|    153|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    116|    -|
|Register         |        -|    -|     257|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     419|    523|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_7ns_9ns_15_1_1_U1   |mul_7ns_9ns_15_1_1   |        0|   0|    0|   51|    0|
    |urem_7ns_6ns_5_11_1_U2  |urem_7ns_6ns_5_11_1  |        0|   0|  162|  102|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                   |                     |        0|   0|  162|  153|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_3ns_8ns_8ns_10_4_1_U3  |mac_muladd_3ns_8ns_8ns_10_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln43_1_fu_505_p2       |         +|   0|  0|   17|          14|           1|
    |add_ln43_fu_517_p2         |         +|   0|  0|   14|           7|           1|
    |add_ln45_fu_571_p2         |         +|   0|  0|   15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |icmp_ln43_fu_499_p2        |      icmp|   0|  0|   12|          14|          12|
    |icmp_ln45_fu_523_p2        |      icmp|   0|  0|   11|           8|           8|
    |lshr_ln46_fu_602_p2        |      lshr|   0|  0|  100|          32|          32|
    |select_ln43_1_fu_537_p3    |    select|   0|  0|    7|           1|           7|
    |select_ln43_fu_529_p3      |    select|   0|  0|    8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|    2|           2|           1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  190|          89|          67|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  53|         10|    1|         10|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11  |   9|          2|    1|          2|
    |i_fu_168                  |   9|          2|    7|         14|
    |indvar_flatten_fu_172     |   9|          2|   14|         28|
    |j_fu_164                  |   9|          2|    8|         16|
    |mem_blk_n_AR              |   9|          2|    1|          2|
    |mem_blk_n_R               |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 116|         24|   34|         76|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln46_reg_701          |  10|   0|   10|          0|
    |ap_CS_fsm                 |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_fu_168                  |   7|   0|    7|          0|
    |indvar_flatten_fu_172     |  14|   0|   14|          0|
    |j_fu_164                  |   8|   0|    8|          0|
    |mem_addr_read_reg_706     |  32|   0|   32|          0|
    |select_ln43_reg_676       |   8|   0|    8|          0|
    |tmp_reg_686               |   3|   0|    3|          0|
    |trunc_ln43_reg_711        |   5|   0|    5|          0|
    |trunc_ln46_reg_715        |  16|   0|   16|          0|
    |zext_ln43_cast_reg_668    |   5|   0|   32|         27|
    |add_ln46_reg_701          |  64|  32|   10|          0|
    |select_ln43_reg_676       |  64|  32|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 257|  64|  174|         27|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS|  return value|
|m_axi_mem_AWVALID   |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREADY   |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWADDR    |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWID      |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLEN     |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWSIZE    |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWBURST   |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLOCK    |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWCACHE   |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWPROT    |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWQOS     |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREGION  |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWUSER    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WVALID    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WREADY    |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WDATA     |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_WSTRB     |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_WLAST     |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WID       |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WUSER     |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARVALID   |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREADY   |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARADDR    |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARID      |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLEN     |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARSIZE    |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARBURST   |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLOCK    |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARCACHE   |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARPROT    |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARQOS     |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREGION  |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARUSER    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RVALID    |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RREADY    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RDATA     |   in|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_RLAST     |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RID       |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RFIFONUM  |   in|    9|       m_axi|                                            mem|       pointer|
|m_axi_mem_RUSER     |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RRESP     |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BVALID    |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BREADY    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BRESP     |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BID       |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BUSER     |   in|    1|       m_axi|                                            mem|       pointer|
|sext_ln46_1         |   in|   62|     ap_none|                                    sext_ln46_1|        scalar|
|MatA_V_address0     |  out|   10|   ap_memory|                                         MatA_V|         array|
|MatA_V_ce0          |  out|    1|   ap_memory|                                         MatA_V|         array|
|MatA_V_we0          |  out|    1|   ap_memory|                                         MatA_V|         array|
|MatA_V_d0           |  out|   16|   ap_memory|                                         MatA_V|         array|
|MatA_V_1_address0   |  out|   10|   ap_memory|                                       MatA_V_1|         array|
|MatA_V_1_ce0        |  out|    1|   ap_memory|                                       MatA_V_1|         array|
|MatA_V_1_we0        |  out|    1|   ap_memory|                                       MatA_V_1|         array|
|MatA_V_1_d0         |  out|   16|   ap_memory|                                       MatA_V_1|         array|
|MatA_V_2_address0   |  out|   10|   ap_memory|                                       MatA_V_2|         array|
|MatA_V_2_ce0        |  out|    1|   ap_memory|                                       MatA_V_2|         array|
|MatA_V_2_we0        |  out|    1|   ap_memory|                                       MatA_V_2|         array|
|MatA_V_2_d0         |  out|   16|   ap_memory|                                       MatA_V_2|         array|
|MatA_V_3_address0   |  out|   10|   ap_memory|                                       MatA_V_3|         array|
|MatA_V_3_ce0        |  out|    1|   ap_memory|                                       MatA_V_3|         array|
|MatA_V_3_we0        |  out|    1|   ap_memory|                                       MatA_V_3|         array|
|MatA_V_3_d0         |  out|   16|   ap_memory|                                       MatA_V_3|         array|
|MatA_V_4_address0   |  out|   10|   ap_memory|                                       MatA_V_4|         array|
|MatA_V_4_ce0        |  out|    1|   ap_memory|                                       MatA_V_4|         array|
|MatA_V_4_we0        |  out|    1|   ap_memory|                                       MatA_V_4|         array|
|MatA_V_4_d0         |  out|   16|   ap_memory|                                       MatA_V_4|         array|
|MatA_V_5_address0   |  out|   10|   ap_memory|                                       MatA_V_5|         array|
|MatA_V_5_ce0        |  out|    1|   ap_memory|                                       MatA_V_5|         array|
|MatA_V_5_we0        |  out|    1|   ap_memory|                                       MatA_V_5|         array|
|MatA_V_5_d0         |  out|   16|   ap_memory|                                       MatA_V_5|         array|
|MatA_V_6_address0   |  out|   10|   ap_memory|                                       MatA_V_6|         array|
|MatA_V_6_ce0        |  out|    1|   ap_memory|                                       MatA_V_6|         array|
|MatA_V_6_we0        |  out|    1|   ap_memory|                                       MatA_V_6|         array|
|MatA_V_6_d0         |  out|   16|   ap_memory|                                       MatA_V_6|         array|
|MatA_V_7_address0   |  out|   10|   ap_memory|                                       MatA_V_7|         array|
|MatA_V_7_ce0        |  out|    1|   ap_memory|                                       MatA_V_7|         array|
|MatA_V_7_we0        |  out|    1|   ap_memory|                                       MatA_V_7|         array|
|MatA_V_7_d0         |  out|   16|   ap_memory|                                       MatA_V_7|         array|
|MatA_V_8_address0   |  out|   10|   ap_memory|                                       MatA_V_8|         array|
|MatA_V_8_ce0        |  out|    1|   ap_memory|                                       MatA_V_8|         array|
|MatA_V_8_we0        |  out|    1|   ap_memory|                                       MatA_V_8|         array|
|MatA_V_8_d0         |  out|   16|   ap_memory|                                       MatA_V_8|         array|
|MatA_V_9_address0   |  out|   10|   ap_memory|                                       MatA_V_9|         array|
|MatA_V_9_ce0        |  out|    1|   ap_memory|                                       MatA_V_9|         array|
|MatA_V_9_we0        |  out|    1|   ap_memory|                                       MatA_V_9|         array|
|MatA_V_9_d0         |  out|   16|   ap_memory|                                       MatA_V_9|         array|
|MatA_V_10_address0  |  out|   10|   ap_memory|                                      MatA_V_10|         array|
|MatA_V_10_ce0       |  out|    1|   ap_memory|                                      MatA_V_10|         array|
|MatA_V_10_we0       |  out|    1|   ap_memory|                                      MatA_V_10|         array|
|MatA_V_10_d0        |  out|   16|   ap_memory|                                      MatA_V_10|         array|
|MatA_V_11_address0  |  out|   10|   ap_memory|                                      MatA_V_11|         array|
|MatA_V_11_ce0       |  out|    1|   ap_memory|                                      MatA_V_11|         array|
|MatA_V_11_we0       |  out|    1|   ap_memory|                                      MatA_V_11|         array|
|MatA_V_11_d0        |  out|   16|   ap_memory|                                      MatA_V_11|         array|
|MatA_V_12_address0  |  out|   10|   ap_memory|                                      MatA_V_12|         array|
|MatA_V_12_ce0       |  out|    1|   ap_memory|                                      MatA_V_12|         array|
|MatA_V_12_we0       |  out|    1|   ap_memory|                                      MatA_V_12|         array|
|MatA_V_12_d0        |  out|   16|   ap_memory|                                      MatA_V_12|         array|
|MatA_V_13_address0  |  out|   10|   ap_memory|                                      MatA_V_13|         array|
|MatA_V_13_ce0       |  out|    1|   ap_memory|                                      MatA_V_13|         array|
|MatA_V_13_we0       |  out|    1|   ap_memory|                                      MatA_V_13|         array|
|MatA_V_13_d0        |  out|   16|   ap_memory|                                      MatA_V_13|         array|
|MatA_V_14_address0  |  out|   10|   ap_memory|                                      MatA_V_14|         array|
|MatA_V_14_ce0       |  out|    1|   ap_memory|                                      MatA_V_14|         array|
|MatA_V_14_we0       |  out|    1|   ap_memory|                                      MatA_V_14|         array|
|MatA_V_14_d0        |  out|   16|   ap_memory|                                      MatA_V_14|         array|
|MatA_V_15_address0  |  out|   10|   ap_memory|                                      MatA_V_15|         array|
|MatA_V_15_ce0       |  out|    1|   ap_memory|                                      MatA_V_15|         array|
|MatA_V_15_we0       |  out|    1|   ap_memory|                                      MatA_V_15|         array|
|MatA_V_15_d0        |  out|   16|   ap_memory|                                      MatA_V_15|         array|
|MatA_V_16_address0  |  out|   10|   ap_memory|                                      MatA_V_16|         array|
|MatA_V_16_ce0       |  out|    1|   ap_memory|                                      MatA_V_16|         array|
|MatA_V_16_we0       |  out|    1|   ap_memory|                                      MatA_V_16|         array|
|MatA_V_16_d0        |  out|   16|   ap_memory|                                      MatA_V_16|         array|
|MatA_V_17_address0  |  out|   10|   ap_memory|                                      MatA_V_17|         array|
|MatA_V_17_ce0       |  out|    1|   ap_memory|                                      MatA_V_17|         array|
|MatA_V_17_we0       |  out|    1|   ap_memory|                                      MatA_V_17|         array|
|MatA_V_17_d0        |  out|   16|   ap_memory|                                      MatA_V_17|         array|
|MatA_V_18_address0  |  out|   10|   ap_memory|                                      MatA_V_18|         array|
|MatA_V_18_ce0       |  out|    1|   ap_memory|                                      MatA_V_18|         array|
|MatA_V_18_we0       |  out|    1|   ap_memory|                                      MatA_V_18|         array|
|MatA_V_18_d0        |  out|   16|   ap_memory|                                      MatA_V_18|         array|
|MatA_V_19_address0  |  out|   10|   ap_memory|                                      MatA_V_19|         array|
|MatA_V_19_ce0       |  out|    1|   ap_memory|                                      MatA_V_19|         array|
|MatA_V_19_we0       |  out|    1|   ap_memory|                                      MatA_V_19|         array|
|MatA_V_19_d0        |  out|   16|   ap_memory|                                      MatA_V_19|         array|
|MatA_DRAM           |   in|   64|     ap_none|                                      MatA_DRAM|        scalar|
|zext_ln43           |   in|    5|     ap_none|                                      zext_ln43|        scalar|
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 20 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 8 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 21 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln46_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln46_1"   --->   Operation 24 'read' 'sext_ln46_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln46_1_cast = sext i62 %sext_ln46_1_read"   --->   Operation 25 'sext' 'sext_ln46_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln46_1_cast" [complex_matmul.cpp:46]   --->   Operation 26 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [7/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 15000" [complex_matmul.cpp:46]   --->   Operation 27 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 31 [6/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 15000" [complex_matmul.cpp:46]   --->   Operation 31 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 32 [5/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 15000" [complex_matmul.cpp:46]   --->   Operation 32 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 33 [4/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 15000" [complex_matmul.cpp:46]   --->   Operation 33 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 34 [3/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 15000" [complex_matmul.cpp:46]   --->   Operation 34 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 35 [2/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 15000" [complex_matmul.cpp:46]   --->   Operation 35 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln43_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln43"   --->   Operation 36 'read' 'zext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%MatA_DRAM12 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatA_DRAM"   --->   Operation 37 'read' 'MatA_DRAM12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln43_cast = zext i5 %zext_ln43_read"   --->   Operation 38 'zext' 'zext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 2, void @empty_0, void @empty_15, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 15000" [complex_matmul.cpp:46]   --->   Operation 40 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.21>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [complex_matmul.cpp:43]   --->   Operation 42 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (2.20ns)   --->   "%icmp_ln43 = icmp_eq  i14 %indvar_flatten_load, i14 15000" [complex_matmul.cpp:43]   --->   Operation 45 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 46 [1/1] (1.81ns)   --->   "%add_ln43_1 = add i14 %indvar_flatten_load, i14 1" [complex_matmul.cpp:43]   --->   Operation 46 'add' 'add_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc84, void %MAT_A_ROWSc.exitStub" [complex_matmul.cpp:43]   --->   Operation 47 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [complex_matmul.cpp:45]   --->   Operation 48 'load' 'j_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [complex_matmul.cpp:43]   --->   Operation 49 'load' 'i_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (1.87ns)   --->   "%add_ln43 = add i7 %i_load, i7 1" [complex_matmul.cpp:43]   --->   Operation 50 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp_eq  i8 %j_load, i8 150" [complex_matmul.cpp:45]   --->   Operation 51 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (1.24ns)   --->   "%select_ln43 = select i1 %icmp_ln45, i8 0, i8 %j_load" [complex_matmul.cpp:43]   --->   Operation 52 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.99ns)   --->   "%select_ln43_1 = select i1 %icmp_ln45, i7 %add_ln43, i7 %i_load" [complex_matmul.cpp:43]   --->   Operation 53 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i7 %select_ln43_1" [complex_matmul.cpp:43]   --->   Operation 54 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (4.35ns)   --->   "%mul_ln43 = mul i15 %zext_ln43_1, i15 205" [complex_matmul.cpp:43]   --->   Operation 55 'mul' 'mul_ln43' <Predicate = (!icmp_ln43)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul_ln43, i32 12, i32 14" [complex_matmul.cpp:43]   --->   Operation 56 'partselect' 'tmp' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 57 [11/11] (4.21ns)   --->   "%urem_ln43 = urem i7 %select_ln43_1, i7 20" [complex_matmul.cpp:43]   --->   Operation 57 'urem' 'urem_ln43' <Predicate = (!icmp_ln43)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (1.91ns)   --->   "%add_ln45 = add i8 %select_ln43, i8 1" [complex_matmul.cpp:45]   --->   Operation 58 'add' 'add_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln45 = store i14 %add_ln43_1, i14 %indvar_flatten" [complex_matmul.cpp:45]   --->   Operation 59 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_8 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln45 = store i7 %select_ln43_1, i7 %i" [complex_matmul.cpp:45]   --->   Operation 60 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_8 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln45 = store i8 %add_ln45, i8 %j" [complex_matmul.cpp:45]   --->   Operation 61 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [complex_matmul.cpp:45]   --->   Operation 62 'br' 'br_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i3 %tmp" [complex_matmul.cpp:43]   --->   Operation 63 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln43_1 = mul i10 %zext_ln43_2, i10 150" [complex_matmul.cpp:43]   --->   Operation 64 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 65 [10/11] (4.21ns)   --->   "%urem_ln43 = urem i7 %select_ln43_1, i7 20" [complex_matmul.cpp:43]   --->   Operation 65 'urem' 'urem_ln43' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.21>
ST_10 : Operation 66 [2/3] (1.05ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln43_1 = mul i10 %zext_ln43_2, i10 150" [complex_matmul.cpp:43]   --->   Operation 66 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 67 [9/11] (4.21ns)   --->   "%urem_ln43 = urem i7 %select_ln43_1, i7 20" [complex_matmul.cpp:43]   --->   Operation 67 'urem' 'urem_ln43' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.21>
ST_11 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln43_1 = mul i10 %zext_ln43_2, i10 150" [complex_matmul.cpp:43]   --->   Operation 68 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 69 [8/11] (4.21ns)   --->   "%urem_ln43 = urem i7 %select_ln43_1, i7 20" [complex_matmul.cpp:43]   --->   Operation 69 'urem' 'urem_ln43' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %select_ln43" [complex_matmul.cpp:46]   --->   Operation 70 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46 = add i10 %mul_ln43_1, i10 %zext_ln46" [complex_matmul.cpp:46]   --->   Operation 71 'add' 'add_ln46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 4.21>
ST_12 : Operation 72 [7/11] (4.21ns)   --->   "%urem_ln43 = urem i7 %select_ln43_1, i7 20" [complex_matmul.cpp:43]   --->   Operation 72 'urem' 'urem_ln43' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46 = add i10 %mul_ln43_1, i10 %zext_ln46" [complex_matmul.cpp:46]   --->   Operation 73 'add' 'add_ln46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.21>
ST_13 : Operation 74 [6/11] (4.21ns)   --->   "%urem_ln43 = urem i7 %select_ln43_1, i7 20" [complex_matmul.cpp:43]   --->   Operation 74 'urem' 'urem_ln43' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.21>
ST_14 : Operation 75 [5/11] (4.21ns)   --->   "%urem_ln43 = urem i7 %select_ln43_1, i7 20" [complex_matmul.cpp:43]   --->   Operation 75 'urem' 'urem_ln43' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.21>
ST_15 : Operation 76 [4/11] (4.21ns)   --->   "%urem_ln43 = urem i7 %select_ln43_1, i7 20" [complex_matmul.cpp:43]   --->   Operation 76 'urem' 'urem_ln43' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.21>
ST_16 : Operation 77 [3/11] (4.21ns)   --->   "%urem_ln43 = urem i7 %select_ln43_1, i7 20" [complex_matmul.cpp:43]   --->   Operation 77 'urem' 'urem_ln43' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 78 [2/11] (4.21ns)   --->   "%urem_ln43 = urem i7 %select_ln43_1, i7 20" [complex_matmul.cpp:43]   --->   Operation 78 'urem' 'urem_ln43' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 79 [1/1] (7.30ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %mem_addr" [complex_matmul.cpp:46]   --->   Operation 79 'read' 'mem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.17>
ST_18 : Operation 80 [1/11] (4.21ns)   --->   "%urem_ln43 = urem i7 %select_ln43_1, i7 20" [complex_matmul.cpp:43]   --->   Operation 80 'urem' 'urem_ln43' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i5 %urem_ln43" [complex_matmul.cpp:43]   --->   Operation 81 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 82 [1/1] (4.42ns)   --->   "%lshr_ln46 = lshr i32 %mem_addr_read, i32 %zext_ln43_cast" [complex_matmul.cpp:46]   --->   Operation 82 'lshr' 'lshr_ln46' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %lshr_ln46" [complex_matmul.cpp:46]   --->   Operation 83 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (0.95ns)   --->   "%switch_ln46 = switch i5 %trunc_ln43, void %arrayidx8332.case.19, i5 0, void %arrayidx8332.case.0, i5 1, void %arrayidx8332.case.1, i5 2, void %arrayidx8332.case.2, i5 3, void %arrayidx8332.case.3, i5 4, void %arrayidx8332.case.4, i5 5, void %arrayidx8332.case.5, i5 6, void %arrayidx8332.case.6, i5 7, void %arrayidx8332.case.7, i5 8, void %arrayidx8332.case.8, i5 9, void %arrayidx8332.case.9, i5 10, void %arrayidx8332.case.10, i5 11, void %arrayidx8332.case.11, i5 12, void %arrayidx8332.case.12, i5 13, void %arrayidx8332.case.13, i5 14, void %arrayidx8332.case.14, i5 15, void %arrayidx8332.case.15, i5 16, void %arrayidx8332.case.16, i5 17, void %arrayidx8332.case.17, i5 18, void %arrayidx8332.case.18" [complex_matmul.cpp:46]   --->   Operation 84 'switch' 'switch_ln46' <Predicate = true> <Delay = 0.95>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_A_ROWS_MAT_A_COLS_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15000, i64 15000, i64 15000"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i10 %add_ln46" [complex_matmul.cpp:46]   --->   Operation 88 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%MatA_V_addr = getelementptr i16 %MatA_V, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 89 'getelementptr' 'MatA_V_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%MatA_V_1_addr = getelementptr i16 %MatA_V_1, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 90 'getelementptr' 'MatA_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%MatA_V_2_addr = getelementptr i16 %MatA_V_2, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 91 'getelementptr' 'MatA_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%MatA_V_3_addr = getelementptr i16 %MatA_V_3, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 92 'getelementptr' 'MatA_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%MatA_V_4_addr = getelementptr i16 %MatA_V_4, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 93 'getelementptr' 'MatA_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%MatA_V_5_addr = getelementptr i16 %MatA_V_5, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 94 'getelementptr' 'MatA_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%MatA_V_6_addr = getelementptr i16 %MatA_V_6, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 95 'getelementptr' 'MatA_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%MatA_V_7_addr = getelementptr i16 %MatA_V_7, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 96 'getelementptr' 'MatA_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%MatA_V_8_addr = getelementptr i16 %MatA_V_8, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 97 'getelementptr' 'MatA_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%MatA_V_9_addr = getelementptr i16 %MatA_V_9, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 98 'getelementptr' 'MatA_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%MatA_V_10_addr = getelementptr i16 %MatA_V_10, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 99 'getelementptr' 'MatA_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%MatA_V_11_addr = getelementptr i16 %MatA_V_11, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 100 'getelementptr' 'MatA_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%MatA_V_12_addr = getelementptr i16 %MatA_V_12, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 101 'getelementptr' 'MatA_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%MatA_V_13_addr = getelementptr i16 %MatA_V_13, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 102 'getelementptr' 'MatA_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%MatA_V_14_addr = getelementptr i16 %MatA_V_14, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 103 'getelementptr' 'MatA_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%MatA_V_15_addr = getelementptr i16 %MatA_V_15, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 104 'getelementptr' 'MatA_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%MatA_V_16_addr = getelementptr i16 %MatA_V_16, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 105 'getelementptr' 'MatA_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%MatA_V_17_addr = getelementptr i16 %MatA_V_17, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 106 'getelementptr' 'MatA_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%MatA_V_18_addr = getelementptr i16 %MatA_V_18, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 107 'getelementptr' 'MatA_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%MatA_V_19_addr = getelementptr i16 %MatA_V_19, i64 0, i64 %zext_ln46_1" [complex_matmul.cpp:46]   --->   Operation 108 'getelementptr' 'MatA_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [complex_matmul.cpp:45]   --->   Operation 109 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_18_addr" [complex_matmul.cpp:46]   --->   Operation 110 'store' 'store_ln46' <Predicate = (trunc_ln43 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 111 'br' 'br_ln46' <Predicate = (trunc_ln43 == 18)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_17_addr" [complex_matmul.cpp:46]   --->   Operation 112 'store' 'store_ln46' <Predicate = (trunc_ln43 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 113 'br' 'br_ln46' <Predicate = (trunc_ln43 == 17)> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_16_addr" [complex_matmul.cpp:46]   --->   Operation 114 'store' 'store_ln46' <Predicate = (trunc_ln43 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 115 'br' 'br_ln46' <Predicate = (trunc_ln43 == 16)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_15_addr" [complex_matmul.cpp:46]   --->   Operation 116 'store' 'store_ln46' <Predicate = (trunc_ln43 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 117 'br' 'br_ln46' <Predicate = (trunc_ln43 == 15)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_14_addr" [complex_matmul.cpp:46]   --->   Operation 118 'store' 'store_ln46' <Predicate = (trunc_ln43 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 119 'br' 'br_ln46' <Predicate = (trunc_ln43 == 14)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_13_addr" [complex_matmul.cpp:46]   --->   Operation 120 'store' 'store_ln46' <Predicate = (trunc_ln43 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 121 'br' 'br_ln46' <Predicate = (trunc_ln43 == 13)> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_12_addr" [complex_matmul.cpp:46]   --->   Operation 122 'store' 'store_ln46' <Predicate = (trunc_ln43 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 123 'br' 'br_ln46' <Predicate = (trunc_ln43 == 12)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_11_addr" [complex_matmul.cpp:46]   --->   Operation 124 'store' 'store_ln46' <Predicate = (trunc_ln43 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 125 'br' 'br_ln46' <Predicate = (trunc_ln43 == 11)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_10_addr" [complex_matmul.cpp:46]   --->   Operation 126 'store' 'store_ln46' <Predicate = (trunc_ln43 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 127 'br' 'br_ln46' <Predicate = (trunc_ln43 == 10)> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_9_addr" [complex_matmul.cpp:46]   --->   Operation 128 'store' 'store_ln46' <Predicate = (trunc_ln43 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 129 'br' 'br_ln46' <Predicate = (trunc_ln43 == 9)> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_8_addr" [complex_matmul.cpp:46]   --->   Operation 130 'store' 'store_ln46' <Predicate = (trunc_ln43 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 131 'br' 'br_ln46' <Predicate = (trunc_ln43 == 8)> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_7_addr" [complex_matmul.cpp:46]   --->   Operation 132 'store' 'store_ln46' <Predicate = (trunc_ln43 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 133 'br' 'br_ln46' <Predicate = (trunc_ln43 == 7)> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_6_addr" [complex_matmul.cpp:46]   --->   Operation 134 'store' 'store_ln46' <Predicate = (trunc_ln43 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 135 'br' 'br_ln46' <Predicate = (trunc_ln43 == 6)> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_5_addr" [complex_matmul.cpp:46]   --->   Operation 136 'store' 'store_ln46' <Predicate = (trunc_ln43 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 137 'br' 'br_ln46' <Predicate = (trunc_ln43 == 5)> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_4_addr" [complex_matmul.cpp:46]   --->   Operation 138 'store' 'store_ln46' <Predicate = (trunc_ln43 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 139 'br' 'br_ln46' <Predicate = (trunc_ln43 == 4)> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_3_addr" [complex_matmul.cpp:46]   --->   Operation 140 'store' 'store_ln46' <Predicate = (trunc_ln43 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 141 'br' 'br_ln46' <Predicate = (trunc_ln43 == 3)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_2_addr" [complex_matmul.cpp:46]   --->   Operation 142 'store' 'store_ln46' <Predicate = (trunc_ln43 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 143 'br' 'br_ln46' <Predicate = (trunc_ln43 == 2)> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_1_addr" [complex_matmul.cpp:46]   --->   Operation 144 'store' 'store_ln46' <Predicate = (trunc_ln43 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 145 'br' 'br_ln46' <Predicate = (trunc_ln43 == 1)> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_addr" [complex_matmul.cpp:46]   --->   Operation 146 'store' 'store_ln46' <Predicate = (trunc_ln43 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 147 'br' 'br_ln46' <Predicate = (trunc_ln43 == 0)> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %trunc_ln46, i10 %MatA_V_19_addr" [complex_matmul.cpp:46]   --->   Operation 148 'store' 'store_ln46' <Predicate = (trunc_ln43 == 31) | (trunc_ln43 == 30) | (trunc_ln43 == 29) | (trunc_ln43 == 28) | (trunc_ln43 == 27) | (trunc_ln43 == 26) | (trunc_ln43 == 25) | (trunc_ln43 == 24) | (trunc_ln43 == 23) | (trunc_ln43 == 22) | (trunc_ln43 == 21) | (trunc_ln43 == 20) | (trunc_ln43 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx8332.exit" [complex_matmul.cpp:46]   --->   Operation 149 'br' 'br_ln46' <Predicate = (trunc_ln43 == 31) | (trunc_ln43 == 30) | (trunc_ln43 == 29) | (trunc_ln43 == 28) | (trunc_ln43 == 27) | (trunc_ln43 == 26) | (trunc_ln43 == 25) | (trunc_ln43 == 24) | (trunc_ln43 == 23) | (trunc_ln43 == 22) | (trunc_ln43 == 21) | (trunc_ln43 == 20) | (trunc_ln43 == 19)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 150 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln46_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatA_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln43]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 011111111111111111110]
i                   (alloca           ) [ 011111111111111111110]
indvar_flatten      (alloca           ) [ 011111111111111111110]
sext_ln46_1_read    (read             ) [ 000000000000000000000]
sext_ln46_1_cast    (sext             ) [ 000000000000000000000]
mem_addr            (getelementptr    ) [ 001111111111111111110]
store_ln0           (store            ) [ 000000000000000000000]
store_ln0           (store            ) [ 000000000000000000000]
store_ln0           (store            ) [ 000000000000000000000]
zext_ln43_read      (read             ) [ 000000000000000000000]
MatA_DRAM12         (read             ) [ 000000000000000000000]
zext_ln43_cast      (zext             ) [ 000000001111111111110]
specinterface_ln0   (specinterface    ) [ 000000000000000000000]
p_rd_req            (readreq          ) [ 000000000000000000000]
br_ln0              (br               ) [ 000000000000000000000]
indvar_flatten_load (load             ) [ 000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000000000000]
icmp_ln43           (icmp             ) [ 000000001111111111110]
add_ln43_1          (add              ) [ 000000000000000000000]
br_ln43             (br               ) [ 000000000000000000000]
j_load              (load             ) [ 000000000000000000000]
i_load              (load             ) [ 000000000000000000000]
add_ln43            (add              ) [ 000000000000000000000]
icmp_ln45           (icmp             ) [ 000000000000000000000]
select_ln43         (select           ) [ 000000001111000000000]
select_ln43_1       (select           ) [ 000000001111111111100]
zext_ln43_1         (zext             ) [ 000000000000000000000]
mul_ln43            (mul              ) [ 000000000000000000000]
tmp                 (partselect       ) [ 000000001100000000000]
add_ln45            (add              ) [ 000000000000000000000]
store_ln45          (store            ) [ 000000000000000000000]
store_ln45          (store            ) [ 000000000000000000000]
store_ln45          (store            ) [ 000000000000000000000]
br_ln45             (br               ) [ 000000000000000000000]
zext_ln43_2         (zext             ) [ 000000001011000000000]
mul_ln43_1          (mul              ) [ 000000001000100000000]
zext_ln46           (zext             ) [ 000000001000100000000]
add_ln46            (add              ) [ 000000001000011111110]
mem_addr_read       (read             ) [ 000000001000000000100]
urem_ln43           (urem             ) [ 000000000000000000000]
trunc_ln43          (trunc            ) [ 000000001000000000010]
lshr_ln46           (lshr             ) [ 000000000000000000000]
trunc_ln46          (trunc            ) [ 000000001000000000010]
switch_ln46         (switch           ) [ 000000000000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000000000000]
empty               (speclooptripcount) [ 000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000000000000]
zext_ln46_1         (zext             ) [ 000000000000000000000]
MatA_V_addr         (getelementptr    ) [ 000000000000000000000]
MatA_V_1_addr       (getelementptr    ) [ 000000000000000000000]
MatA_V_2_addr       (getelementptr    ) [ 000000000000000000000]
MatA_V_3_addr       (getelementptr    ) [ 000000000000000000000]
MatA_V_4_addr       (getelementptr    ) [ 000000000000000000000]
MatA_V_5_addr       (getelementptr    ) [ 000000000000000000000]
MatA_V_6_addr       (getelementptr    ) [ 000000000000000000000]
MatA_V_7_addr       (getelementptr    ) [ 000000000000000000000]
MatA_V_8_addr       (getelementptr    ) [ 000000000000000000000]
MatA_V_9_addr       (getelementptr    ) [ 000000000000000000000]
MatA_V_10_addr      (getelementptr    ) [ 000000000000000000000]
MatA_V_11_addr      (getelementptr    ) [ 000000000000000000000]
MatA_V_12_addr      (getelementptr    ) [ 000000000000000000000]
MatA_V_13_addr      (getelementptr    ) [ 000000000000000000000]
MatA_V_14_addr      (getelementptr    ) [ 000000000000000000000]
MatA_V_15_addr      (getelementptr    ) [ 000000000000000000000]
MatA_V_16_addr      (getelementptr    ) [ 000000000000000000000]
MatA_V_17_addr      (getelementptr    ) [ 000000000000000000000]
MatA_V_18_addr      (getelementptr    ) [ 000000000000000000000]
MatA_V_19_addr      (getelementptr    ) [ 000000000000000000000]
specloopname_ln45   (specloopname     ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
store_ln46          (store            ) [ 000000000000000000000]
br_ln46             (br               ) [ 000000000000000000000]
ret_ln0             (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln46_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln46_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MatA_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MatA_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MatA_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="MatA_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="MatA_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="MatA_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="MatA_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="MatA_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="MatA_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="MatA_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="MatA_V_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="MatA_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="MatA_V_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="MatA_V_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="MatA_V_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="MatA_V_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="MatA_V_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="MatA_V_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="MatA_V_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="MatA_V_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="MatA_DRAM">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_DRAM"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="zext_ln43">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAT_A_ROWS_MAT_A_COLS_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="j_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln46_1_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="62" slack="0"/>
<pin id="178" dir="0" index="1" bw="62" slack="0"/>
<pin id="179" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln46_1_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_readreq_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="15" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln43_read_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln43_read/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="MatA_DRAM12_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatA_DRAM12/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="mem_addr_read_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="16"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/17 "/>
</bind>
</comp>

<comp id="206" class="1004" name="MatA_V_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_addr/19 "/>
</bind>
</comp>

<comp id="213" class="1004" name="MatA_V_1_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="10" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_1_addr/19 "/>
</bind>
</comp>

<comp id="220" class="1004" name="MatA_V_2_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="10" slack="0"/>
<pin id="224" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_2_addr/19 "/>
</bind>
</comp>

<comp id="227" class="1004" name="MatA_V_3_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="10" slack="0"/>
<pin id="231" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_3_addr/19 "/>
</bind>
</comp>

<comp id="234" class="1004" name="MatA_V_4_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="10" slack="0"/>
<pin id="238" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_4_addr/19 "/>
</bind>
</comp>

<comp id="241" class="1004" name="MatA_V_5_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_5_addr/19 "/>
</bind>
</comp>

<comp id="248" class="1004" name="MatA_V_6_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="10" slack="0"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_6_addr/19 "/>
</bind>
</comp>

<comp id="255" class="1004" name="MatA_V_7_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="10" slack="0"/>
<pin id="259" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_7_addr/19 "/>
</bind>
</comp>

<comp id="262" class="1004" name="MatA_V_8_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="10" slack="0"/>
<pin id="266" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_8_addr/19 "/>
</bind>
</comp>

<comp id="269" class="1004" name="MatA_V_9_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="10" slack="0"/>
<pin id="273" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_9_addr/19 "/>
</bind>
</comp>

<comp id="276" class="1004" name="MatA_V_10_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="10" slack="0"/>
<pin id="280" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_10_addr/19 "/>
</bind>
</comp>

<comp id="283" class="1004" name="MatA_V_11_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="10" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_11_addr/19 "/>
</bind>
</comp>

<comp id="290" class="1004" name="MatA_V_12_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_12_addr/19 "/>
</bind>
</comp>

<comp id="297" class="1004" name="MatA_V_13_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="10" slack="0"/>
<pin id="301" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_13_addr/19 "/>
</bind>
</comp>

<comp id="304" class="1004" name="MatA_V_14_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="10" slack="0"/>
<pin id="308" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_14_addr/19 "/>
</bind>
</comp>

<comp id="311" class="1004" name="MatA_V_15_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="10" slack="0"/>
<pin id="315" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_15_addr/19 "/>
</bind>
</comp>

<comp id="318" class="1004" name="MatA_V_16_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="10" slack="0"/>
<pin id="322" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_16_addr/19 "/>
</bind>
</comp>

<comp id="325" class="1004" name="MatA_V_17_addr_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="10" slack="0"/>
<pin id="329" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_17_addr/19 "/>
</bind>
</comp>

<comp id="332" class="1004" name="MatA_V_18_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="10" slack="0"/>
<pin id="336" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_18_addr/19 "/>
</bind>
</comp>

<comp id="339" class="1004" name="MatA_V_19_addr_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="10" slack="0"/>
<pin id="343" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_19_addr/19 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln46_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="1"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln46_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="1"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln46_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="1"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln46_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="1"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln46_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="1"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln46_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="1"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln46_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="1"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln46_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="1"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln46_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="1"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln46_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="1"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln46_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="1"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln46_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="1"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln46_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="1"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln46_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="1"/>
<pin id="427" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln46_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="1"/>
<pin id="433" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln46_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="1"/>
<pin id="439" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln46_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="1"/>
<pin id="445" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln46_access_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="1"/>
<pin id="451" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln46_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="1"/>
<pin id="457" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln46_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="16" slack="1"/>
<pin id="463" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/19 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln46_1_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="62" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1_cast/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="mem_addr_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln0_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="14" slack="0"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln0_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="7" slack="0"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln0_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln43_cast_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_cast/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="indvar_flatten_load_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="14" slack="7"/>
<pin id="498" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln43_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="14" slack="0"/>
<pin id="501" dir="0" index="1" bw="14" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln43_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="j_load_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="7"/>
<pin id="513" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="i_load_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="7"/>
<pin id="516" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln43_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln45_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln43_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="8" slack="0"/>
<pin id="532" dir="0" index="2" bw="8" slack="0"/>
<pin id="533" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln43_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="7" slack="0"/>
<pin id="540" dir="0" index="2" bw="7" slack="0"/>
<pin id="541" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/8 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln43_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="0"/>
<pin id="547" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="mul_ln43_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="7" slack="0"/>
<pin id="551" dir="0" index="1" bw="9" slack="0"/>
<pin id="552" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln43/8 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="0"/>
<pin id="557" dir="0" index="1" bw="15" slack="0"/>
<pin id="558" dir="0" index="2" bw="5" slack="0"/>
<pin id="559" dir="0" index="3" bw="5" slack="0"/>
<pin id="560" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="grp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="0" index="1" bw="6" slack="0"/>
<pin id="568" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln43/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln45_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln45_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="0"/>
<pin id="579" dir="0" index="1" bw="14" slack="7"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln45_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="0"/>
<pin id="584" dir="0" index="1" bw="7" slack="7"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln45_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="7"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln43_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="1"/>
<pin id="594" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_2/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln46_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="3"/>
<pin id="597" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/11 "/>
</bind>
</comp>

<comp id="598" class="1004" name="trunc_ln43_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="0"/>
<pin id="600" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/18 "/>
</bind>
</comp>

<comp id="602" class="1004" name="lshr_ln46_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="5" slack="11"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln46/18 "/>
</bind>
</comp>

<comp id="606" class="1004" name="trunc_ln46_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/18 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln46_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="7"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/19 "/>
</bind>
</comp>

<comp id="633" class="1007" name="grp_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="0"/>
<pin id="635" dir="0" index="1" bw="8" slack="0"/>
<pin id="636" dir="0" index="2" bw="8" slack="0"/>
<pin id="637" dir="1" index="3" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln43_1/9 add_ln46/11 "/>
</bind>
</comp>

<comp id="641" class="1005" name="j_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="648" class="1005" name="i_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="0"/>
<pin id="650" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="655" class="1005" name="indvar_flatten_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="14" slack="0"/>
<pin id="657" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="662" class="1005" name="mem_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="zext_ln43_cast_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="11"/>
<pin id="670" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln43_cast "/>
</bind>
</comp>

<comp id="676" class="1005" name="select_ln43_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="3"/>
<pin id="678" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="select_ln43 "/>
</bind>
</comp>

<comp id="681" class="1005" name="select_ln43_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="7" slack="1"/>
<pin id="683" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln43_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="1"/>
<pin id="688" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="691" class="1005" name="zext_ln43_2_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="1"/>
<pin id="693" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_2 "/>
</bind>
</comp>

<comp id="696" class="1005" name="zext_ln46_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="1"/>
<pin id="698" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="701" class="1005" name="add_ln46_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="10" slack="7"/>
<pin id="703" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="706" class="1005" name="mem_addr_read_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_read "/>
</bind>
</comp>

<comp id="711" class="1005" name="trunc_ln43_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="1"/>
<pin id="713" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln43 "/>
</bind>
</comp>

<comp id="715" class="1005" name="trunc_ln46_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="1"/>
<pin id="717" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="62" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="64" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="112" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="160" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="160" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="160" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="160" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="160" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="160" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="160" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="160" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="160" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="22" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="160" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="160" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="160" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="160" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="160" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="160" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="160" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="160" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="160" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="160" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="42" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="160" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="332" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="325" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="318" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="311" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="304" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="297" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="290" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="283" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="276" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="269" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="262" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="255" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="248" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="241" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="234" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="441"><net_src comp="227" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="447"><net_src comp="220" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="213" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="206" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="465"><net_src comp="339" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="176" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="0" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="470" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="481"><net_src comp="56" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="58" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="60" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="189" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="496" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="90" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="496" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="92" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="521"><net_src comp="514" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="94" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="511" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="96" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="60" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="511" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="542"><net_src comp="523" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="517" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="514" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="98" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="561"><net_src comp="100" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="549" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="102" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="104" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="569"><net_src comp="537" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="106" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="529" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="108" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="505" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="537" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="571" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="601"><net_src comp="565" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="609"><net_src comp="602" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="610" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="619"><net_src comp="610" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="621"><net_src comp="610" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="622"><net_src comp="610" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="623"><net_src comp="610" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="624"><net_src comp="610" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="625"><net_src comp="610" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="626"><net_src comp="610" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="627"><net_src comp="610" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="628"><net_src comp="610" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="629"><net_src comp="610" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="630"><net_src comp="610" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="631"><net_src comp="610" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="632"><net_src comp="610" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="638"><net_src comp="592" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="110" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="595" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="164" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="651"><net_src comp="168" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="658"><net_src comp="172" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="665"><net_src comp="470" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="671"><net_src comp="492" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="679"><net_src comp="529" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="684"><net_src comp="537" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="689"><net_src comp="555" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="694"><net_src comp="592" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="699"><net_src comp="595" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="704"><net_src comp="633" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="709"><net_src comp="201" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="714"><net_src comp="598" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="606" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="724"><net_src comp="715" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="725"><net_src comp="715" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="726"><net_src comp="715" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="727"><net_src comp="715" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="728"><net_src comp="715" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="729"><net_src comp="715" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="730"><net_src comp="715" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="731"><net_src comp="715" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="732"><net_src comp="715" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="733"><net_src comp="715" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="734"><net_src comp="715" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="735"><net_src comp="715" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="736"><net_src comp="715" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="737"><net_src comp="715" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="738"><net_src comp="715" pin="1"/><net_sink comp="460" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {}
	Port: MatA_V | {19 }
	Port: MatA_V_1 | {19 }
	Port: MatA_V_2 | {19 }
	Port: MatA_V_3 | {19 }
	Port: MatA_V_4 | {19 }
	Port: MatA_V_5 | {19 }
	Port: MatA_V_6 | {19 }
	Port: MatA_V_7 | {19 }
	Port: MatA_V_8 | {19 }
	Port: MatA_V_9 | {19 }
	Port: MatA_V_10 | {19 }
	Port: MatA_V_11 | {19 }
	Port: MatA_V_12 | {19 }
	Port: MatA_V_13 | {19 }
	Port: MatA_V_14 | {19 }
	Port: MatA_V_15 | {19 }
	Port: MatA_V_16 | {19 }
	Port: MatA_V_17 | {19 }
	Port: MatA_V_18 | {19 }
	Port: MatA_V_19 | {19 }
 - Input state : 
	Port: complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS : mem | {1 2 3 4 5 6 7 17 }
	Port: complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS : sext_ln46_1 | {1 }
	Port: complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS : MatA_DRAM | {7 }
	Port: complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS : zext_ln43 | {7 }
  - Chain level:
	State 1
		mem_addr : 1
		p_rd_req : 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		icmp_ln43 : 1
		add_ln43_1 : 1
		br_ln43 : 2
		add_ln43 : 1
		icmp_ln45 : 1
		select_ln43 : 2
		select_ln43_1 : 2
		zext_ln43_1 : 3
		mul_ln43 : 4
		tmp : 5
		urem_ln43 : 3
		add_ln45 : 3
		store_ln45 : 2
		store_ln45 : 3
		store_ln45 : 4
	State 9
		mul_ln43_1 : 1
	State 10
	State 11
		add_ln46 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		trunc_ln43 : 1
		trunc_ln46 : 1
		switch_ln46 : 2
	State 19
		MatA_V_addr : 1
		MatA_V_1_addr : 1
		MatA_V_2_addr : 1
		MatA_V_3_addr : 1
		MatA_V_4_addr : 1
		MatA_V_5_addr : 1
		MatA_V_6_addr : 1
		MatA_V_7_addr : 1
		MatA_V_8_addr : 1
		MatA_V_9_addr : 1
		MatA_V_10_addr : 1
		MatA_V_11_addr : 1
		MatA_V_12_addr : 1
		MatA_V_13_addr : 1
		MatA_V_14_addr : 1
		MatA_V_15_addr : 1
		MatA_V_16_addr : 1
		MatA_V_17_addr : 1
		MatA_V_18_addr : 1
		MatA_V_19_addr : 1
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   urem   |          grp_fu_565          |    0    |   162   |   102   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |       lshr_ln46_fu_602       |    0    |    0    |   100   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul_ln43_fu_549       |    0    |    0    |    51   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln43_1_fu_505      |    0    |    0    |    17   |
|    add   |        add_ln43_fu_517       |    0    |    0    |    14   |
|          |        add_ln45_fu_571       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln43_fu_499       |    0    |    0    |    12   |
|          |       icmp_ln45_fu_523       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln43_fu_529      |    0    |    0    |    8    |
|          |     select_ln43_1_fu_537     |    0    |    0    |    7    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_633          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | sext_ln46_1_read_read_fu_176 |    0    |    0    |    0    |
|   read   |  zext_ln43_read_read_fu_189  |    0    |    0    |    0    |
|          |    MatA_DRAM12_read_fu_195   |    0    |    0    |    0    |
|          |   mem_addr_read_read_fu_201  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_182      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |    sext_ln46_1_cast_fu_466   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     zext_ln43_cast_fu_492    |    0    |    0    |    0    |
|          |      zext_ln43_1_fu_545      |    0    |    0    |    0    |
|   zext   |      zext_ln43_2_fu_592      |    0    |    0    |    0    |
|          |       zext_ln46_fu_595       |    0    |    0    |    0    |
|          |      zext_ln46_1_fu_610      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|          tmp_fu_555          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln43_fu_598      |    0    |    0    |    0    |
|          |       trunc_ln46_fu_606      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |   162   |   337   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln46_reg_701   |   10   |
|       i_reg_648      |    7   |
|indvar_flatten_reg_655|   14   |
|       j_reg_641      |    8   |
| mem_addr_read_reg_706|   32   |
|   mem_addr_reg_662   |   32   |
| select_ln43_1_reg_681|    7   |
|  select_ln43_reg_676 |    8   |
|      tmp_reg_686     |    3   |
|  trunc_ln43_reg_711  |    5   |
|  trunc_ln46_reg_715  |   16   |
|  zext_ln43_2_reg_691 |   10   |
|zext_ln43_cast_reg_668|   32   |
|   zext_ln46_reg_696  |   10   |
+----------------------+--------+
|         Total        |   194  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_182 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_565     |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_633     |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_633     |  p1  |   2  |   8  |   16   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   100  ||  6.352  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   162  |   337  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   194  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   356  |   373  |
+-----------+--------+--------+--------+--------+
