<stg><name>gesummv_Pipeline_lp5</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc85:0 %i_3 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc85:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc85:2 %icmp_ln37 = icmp_eq  i7 %i_3, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc85:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc85:4 %add_ln37 = add i7 %i_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc85:5 %br_ln37 = br i1 %icmp_ln37, void %for.inc85.split, void %for.inc95.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="7">
<![CDATA[
for.inc85.split:0 %i_3_cast = zext i7 %i_3

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc85.split:2 %tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="tmp1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="6">
<![CDATA[
for.inc85.split:3 %empty_12 = load i6 %tmp1_addr

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc85.split:4 %tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="tmp2_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="6">
<![CDATA[
for.inc85.split:5 %empty_13 = load i6 %tmp2_addr

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc85.split:9 %store_ln37 = store i7 %add_ln37, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="6">
<![CDATA[
for.inc85.split:3 %empty_12 = load i6 %tmp1_addr

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="6">
<![CDATA[
for.inc85.split:5 %empty_13 = load i6 %tmp2_addr

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.split:6 %add1 = fadd i32 %empty_12, i32 %empty_13

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.split:6 %add1 = fadd i32 %empty_12, i32 %empty_13

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="30" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.split:6 %add1 = fadd i32 %empty_12, i32 %empty_13

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="31" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.split:6 %add1 = fadd i32 %empty_12, i32 %empty_13

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="32" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.split:6 %add1 = fadd i32 %empty_12, i32 %empty_13

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
for.inc95.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="33" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc85.split:1 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="34" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc85.split:7 %buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="buff_y_out_addr"/></StgValue>
</operation>

<operation id="35" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc85.split:8 %store_ln38 = store i32 %add1, i6 %buff_y_out_addr

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
for.inc85.split:10 %br_ln37 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="tmp1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="tmp2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="buff_y_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_y_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="63" from="StgValue_62" to="i" fromId="62" toId="11">
</dataflow>
<dataflow id="65" from="StgValue_64" to="store_ln0" fromId="64" toId="12">
</dataflow>
<dataflow id="66" from="i" to="store_ln0" fromId="11" toId="12">
</dataflow>
<dataflow id="67" from="i" to="i_3" fromId="11" toId="14">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="68" toId="15">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specpipeline_ln0" fromId="72" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="15">
</dataflow>
<dataflow id="75" from="StgValue_72" to="specpipeline_ln0" fromId="72" toId="15">
</dataflow>
<dataflow id="77" from="p_str" to="specpipeline_ln0" fromId="76" toId="15">
</dataflow>
<dataflow id="78" from="i_3" to="icmp_ln37" fromId="14" toId="16">
</dataflow>
<dataflow id="80" from="StgValue_79" to="icmp_ln37" fromId="79" toId="16">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="81" toId="17">
</dataflow>
<dataflow id="84" from="StgValue_83" to="empty" fromId="83" toId="17">
</dataflow>
<dataflow id="85" from="StgValue_83" to="empty" fromId="83" toId="17">
</dataflow>
<dataflow id="86" from="StgValue_83" to="empty" fromId="83" toId="17">
</dataflow>
<dataflow id="87" from="i_3" to="add_ln37" fromId="14" toId="18">
</dataflow>
<dataflow id="89" from="StgValue_88" to="add_ln37" fromId="88" toId="18">
</dataflow>
<dataflow id="90" from="icmp_ln37" to="br_ln37" fromId="16" toId="19">
</dataflow>
<dataflow id="91" from="i_3" to="i_3_cast" fromId="14" toId="20">
</dataflow>
<dataflow id="92" from="tmp1" to="tmp1_addr" fromId="59" toId="21">
</dataflow>
<dataflow id="94" from="StgValue_93" to="tmp1_addr" fromId="93" toId="21">
</dataflow>
<dataflow id="95" from="i_3_cast" to="tmp1_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="96" from="tmp1_addr" to="empty_12" fromId="21" toId="22">
</dataflow>
<dataflow id="97" from="tmp2" to="tmp2_addr" fromId="60" toId="23">
</dataflow>
<dataflow id="98" from="StgValue_93" to="tmp2_addr" fromId="93" toId="23">
</dataflow>
<dataflow id="99" from="i_3_cast" to="tmp2_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="100" from="tmp2_addr" to="empty_13" fromId="23" toId="24">
</dataflow>
<dataflow id="101" from="add_ln37" to="store_ln37" fromId="18" toId="25">
</dataflow>
<dataflow id="102" from="i" to="store_ln37" fromId="11" toId="25">
</dataflow>
<dataflow id="103" from="tmp1_addr" to="empty_12" fromId="21" toId="26">
</dataflow>
<dataflow id="104" from="tmp2_addr" to="empty_13" fromId="23" toId="27">
</dataflow>
<dataflow id="105" from="empty_12" to="add1" fromId="26" toId="28">
</dataflow>
<dataflow id="106" from="empty_13" to="add1" fromId="27" toId="28">
</dataflow>
<dataflow id="107" from="empty_12" to="add1" fromId="26" toId="29">
</dataflow>
<dataflow id="108" from="empty_13" to="add1" fromId="27" toId="29">
</dataflow>
<dataflow id="109" from="empty_12" to="add1" fromId="26" toId="30">
</dataflow>
<dataflow id="110" from="empty_13" to="add1" fromId="27" toId="30">
</dataflow>
<dataflow id="111" from="empty_12" to="add1" fromId="26" toId="31">
</dataflow>
<dataflow id="112" from="empty_13" to="add1" fromId="27" toId="31">
</dataflow>
<dataflow id="113" from="empty_12" to="add1" fromId="26" toId="32">
</dataflow>
<dataflow id="114" from="empty_13" to="add1" fromId="27" toId="32">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecLoopName" to="specloopname_ln6" fromId="115" toId="33">
</dataflow>
<dataflow id="118" from="empty_4" to="specloopname_ln6" fromId="117" toId="33">
</dataflow>
<dataflow id="119" from="buff_y_out" to="buff_y_out_addr" fromId="61" toId="34">
</dataflow>
<dataflow id="120" from="StgValue_93" to="buff_y_out_addr" fromId="93" toId="34">
</dataflow>
<dataflow id="121" from="i_3_cast" to="buff_y_out_addr" fromId="20" toId="34">
</dataflow>
<dataflow id="122" from="add1" to="store_ln38" fromId="32" toId="35">
</dataflow>
<dataflow id="123" from="buff_y_out_addr" to="store_ln38" fromId="34" toId="35">
</dataflow>
<dataflow id="124" from="icmp_ln37" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="125" from="icmp_ln37" to="StgValue_8" fromId="16" toId="8">
</dataflow>
</dataflows>


</stg>
