\hypertarget{union__hw__ewm__cmpl}{}\section{\+\_\+hw\+\_\+ewm\+\_\+cmpl Union Reference}
\label{union__hw__ewm__cmpl}\index{\+\_\+hw\+\_\+ewm\+\_\+cmpl@{\+\_\+hw\+\_\+ewm\+\_\+cmpl}}


H\+W\+\_\+\+E\+W\+M\+\_\+\+C\+M\+PL -\/ Compare Low Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ewm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ewm__cmpl_1_1__hw__ewm__cmpl__bitfields}{\+\_\+hw\+\_\+ewm\+\_\+cmpl\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__ewm__cmpl_a3ab1d3893f16b8f2004c11c0c47a1dc5}{}\label{union__hw__ewm__cmpl_a3ab1d3893f16b8f2004c11c0c47a1dc5}

\item 
struct \hyperlink{struct__hw__ewm__cmpl_1_1__hw__ewm__cmpl__bitfields}{\+\_\+hw\+\_\+ewm\+\_\+cmpl\+::\+\_\+hw\+\_\+ewm\+\_\+cmpl\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ewm__cmpl_a74ed59fc932c22c40eae58ef22f674aa}{}\label{union__hw__ewm__cmpl_a74ed59fc932c22c40eae58ef22f674aa}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+W\+M\+\_\+\+C\+M\+PL -\/ Compare Low Register (RW) 

Reset value\+: 0x00U

The C\+M\+PL register is reset to zero after a C\+PU reset. This provides no minimum time for the C\+PU to service the E\+WM counter. This register can be written only once after a C\+PU reset. Writing this register more than once generates a bus transfer error. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ewm.\+h\end{DoxyCompactItemize}
