// Seed: 1752672151
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2
);
  localparam id_4 = -1'h0;
  wire id_5, id_6;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input wire  id_0,
    input logic id_1,
    input tri0  id_2,
    input tri0  id_3
);
  bit id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  assign id_6 = id_6;
  always_ff id_5 <= id_1;
endmodule
module module_2 (
    input wire id_0,
    input tri1 id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wand id_7
);
  assign id_3 = -1'b0;
  assign module_3.id_8 = 0;
  always_comb #1 id_3 = 1;
endmodule
module module_3 (
    input supply1 id_0,
    input wor void id_1,
    input tri1 id_2,
    output wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    output tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    output tri1 id_9,
    input tri id_10,
    input wor id_11,
    input tri id_12,
    output supply1 id_13,
    input wor id_14,
    input uwire id_15,
    input supply1 id_16,
    input wor id_17,
    output wor id_18,
    input tri1 id_19,
    output tri0 id_20,
    output wor id_21,
    input uwire id_22,
    input supply0 id_23,
    output uwire id_24,
    output wor id_25,
    output uwire id_26,
    input tri0 id_27,
    input wand id_28,
    input wor id_29,
    input supply1 id_30,
    output tri0 id_31,
    input tri0 id_32,
    output tri0 id_33,
    input uwire id_34,
    output supply1 id_35,
    input tri1 id_36,
    output supply0 id_37,
    input supply0 id_38,
    input supply0 id_39,
    input supply1 id_40,
    input tri1 id_41,
    input uwire id_42,
    output tri id_43,
    input supply1 id_44,
    output supply0 id_45,
    input uwire id_46,
    input tri id_47,
    id_64,
    input supply0 id_48,
    output supply1 id_49,
    output tri0 id_50,
    output wand id_51,
    input tri id_52,
    output tri1 id_53,
    input uwire id_54,
    input wire id_55,
    input wand id_56,
    input tri id_57,
    output uwire void id_58,
    output supply0 id_59,
    output supply0 id_60,
    input supply1 id_61,
    output wor id_62
);
  assign id_37 = id_56;
  wire id_65;
  module_2 modCall_1 (
      id_40,
      id_55,
      id_48,
      id_59,
      id_8,
      id_35,
      id_15,
      id_7
  );
endmodule
