// Seed: 2231022293
module module_0;
  assign id_1 = id_1;
  bit id_2;
  final $display(-1, -1);
  always
    if ("");
    else id_1 <= id_1;
  assign {id_1, id_2, -1} = id_1;
  assign module_1.id_7 = 0;
  parameter id_3 = -1'b0;
  wire id_4;
  id_5(
      1
  );
  assign id_3 = -1'b0;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    output tri0 id_4,
    output wand id_5,
    input tri1 id_6,
    input wor id_7,
    input wor id_8,
    input tri0 id_9,
    input supply0 id_10
);
  always @(posedge {1 - id_6, -1, 1, id_10, 1} or negedge id_9) id_5 = id_6 == -1;
  wire id_12;
  wire id_13, id_14, id_15;
  assign id_4 = -1'b0;
  module_0 modCall_1 ();
endmodule
