Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Apr 25 02:23:52 2024
| Host         : samchang-System-Product-Name running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/samchang/NTHU_Project_v3/vivado/vvd_caravel_fpga/timing_report_implementation.txt
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
DPIR-1     Warning           Asynchronous driver check       1568        
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-20  Warning           Non-clocked latch               684         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4226)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3558)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4226)
---------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1_c/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1_c/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/C

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1_c/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/C

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/C
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/C
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/C

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/C
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/C
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/C

 There are 352 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FSM_sequential_state_DMA_FIR_reg[1]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][9]/G

 There are 352 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FSM_sequential_state_DMA_FIR_reg[2]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][9]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/arvalid_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[10]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[11]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[2]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[3]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[4]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[5]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[6]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[7]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[8]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[9]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awvalid_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[0]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[1]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[2]_rep/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/arready_reg_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rready_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/FSM_sequential_state_DMA_QS_reg[0]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 324 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/FSM_sequential_state_DMA_QS_reg[1]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][9]/G

 There are 324 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/FSM_sequential_state_DMA_QS_reg[2]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][9]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[0]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[1]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[2]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[3]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[4]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/sm_tvalid_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/FSM_sequential_state_FIFO_reg[0]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/controller_in_valid_before_FF_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_CPU_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_FIR_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_MM_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_QS_accept_reg/G

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/FSM_sequential_state_FIFO_reg[1]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/controller_in_valid_before_FF_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_CPU_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_FIR_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_MM_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_QS_accept_reg/G

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

design_1_i/spiflash_0/inst/bitcount_reg[0]/C
design_1_i/spiflash_0/inst/bitcount_reg[1]/C
design_1_i/spiflash_0/inst/bitcount_reg[2]/C
design_1_i/spiflash_0/inst/buffer_reg[0]/C
design_1_i/spiflash_0/inst/buffer_reg[1]/C
design_1_i/spiflash_0/inst/buffer_reg[2]/C
design_1_i/spiflash_0/inst/buffer_reg[3]/C
design_1_i/spiflash_0/inst/buffer_reg[4]/C
design_1_i/spiflash_0/inst/buffer_reg[5]/C
design_1_i/spiflash_0/inst/buffer_reg[6]/C
design_1_i/spiflash_0/inst/bytecount_reg[0]/C
design_1_i/spiflash_0/inst/bytecount_reg[10]/C
design_1_i/spiflash_0/inst/bytecount_reg[11]/C
design_1_i/spiflash_0/inst/bytecount_reg[12]/C
design_1_i/spiflash_0/inst/bytecount_reg[1]/C
design_1_i/spiflash_0/inst/bytecount_reg[2]/C
design_1_i/spiflash_0/inst/bytecount_reg[3]/C
design_1_i/spiflash_0/inst/bytecount_reg[4]/C
design_1_i/spiflash_0/inst/bytecount_reg[5]/C
design_1_i/spiflash_0/inst/bytecount_reg[6]/C
design_1_i/spiflash_0/inst/bytecount_reg[7]/C
design_1_i/spiflash_0/inst/bytecount_reg[8]/C
design_1_i/spiflash_0/inst/bytecount_reg[9]/C
design_1_i/spiflash_0/inst/outbuf_reg[0]/C
design_1_i/spiflash_0/inst/outbuf_reg[1]/C
design_1_i/spiflash_0/inst/outbuf_reg[2]/C
design_1_i/spiflash_0/inst/outbuf_reg[3]/C
design_1_i/spiflash_0/inst/outbuf_reg[4]/C
design_1_i/spiflash_0/inst/outbuf_reg[5]/C
design_1_i/spiflash_0/inst/outbuf_reg[6]/C
design_1_i/spiflash_0/inst/outbuf_reg[7]/C
design_1_i/spiflash_0/inst/spi_addr_reg[0]/C
design_1_i/spiflash_0/inst/spi_addr_reg[10]/C
design_1_i/spiflash_0/inst/spi_addr_reg[11]/C
design_1_i/spiflash_0/inst/spi_addr_reg[12]/C
design_1_i/spiflash_0/inst/spi_addr_reg[1]/C
design_1_i/spiflash_0/inst/spi_addr_reg[2]/C
design_1_i/spiflash_0/inst/spi_addr_reg[3]/C
design_1_i/spiflash_0/inst/spi_addr_reg[4]/C
design_1_i/spiflash_0/inst/spi_addr_reg[5]/C
design_1_i/spiflash_0/inst/spi_addr_reg[6]/C
design_1_i/spiflash_0/inst/spi_addr_reg[7]/C
design_1_i/spiflash_0/inst/spi_addr_reg[8]/C
design_1_i/spiflash_0/inst/spi_addr_reg[9]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3558)
---------------------------------------------------
 There are 3558 pins that are not constrained for maximum delay. (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1_c/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/CLR
design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/D
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/CLR
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/D
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/D
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/CLR
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/D
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/CLR
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/D
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/CLR
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/D
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/PRE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/D
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/PRE
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/D
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/PRE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/CLR
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/D
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/PRE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/CLR
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/D
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/CLR
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/CLR
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/CLR
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/CLR
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/controller_in_valid_before_FF_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_CPU_accept_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_FIR_accept_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_MM_accept_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_QS_accept_reg/D
design_1_i/spiflash_0/inst/bitcount_reg[0]/CLR
design_1_i/spiflash_0/inst/bitcount_reg[0]/D
design_1_i/spiflash_0/inst/bitcount_reg[1]/CLR
design_1_i/spiflash_0/inst/bitcount_reg[1]/D
design_1_i/spiflash_0/inst/bitcount_reg[2]/CLR
design_1_i/spiflash_0/inst/bitcount_reg[2]/D
design_1_i/spiflash_0/inst/buffer_reg[0]/CLR
design_1_i/spiflash_0/inst/buffer_reg[0]/D
design_1_i/spiflash_0/inst/buffer_reg[1]/CLR
design_1_i/spiflash_0/inst/buffer_reg[1]/D
design_1_i/spiflash_0/inst/buffer_reg[2]/CLR
design_1_i/spiflash_0/inst/buffer_reg[2]/D
design_1_i/spiflash_0/inst/buffer_reg[3]/CLR
design_1_i/spiflash_0/inst/buffer_reg[3]/D
design_1_i/spiflash_0/inst/buffer_reg[4]/CLR
design_1_i/spiflash_0/inst/buffer_reg[4]/D
design_1_i/spiflash_0/inst/buffer_reg[5]/CLR
design_1_i/spiflash_0/inst/buffer_reg[5]/D
design_1_i/spiflash_0/inst/buffer_reg[6]/CLR
design_1_i/spiflash_0/inst/buffer_reg[6]/D
design_1_i/spiflash_0/inst/bytecount_reg[0]/CE
design_1_i/spiflash_0/inst/bytecount_reg[0]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[0]/D
design_1_i/spiflash_0/inst/bytecount_reg[10]/CE
design_1_i/spiflash_0/inst/bytecount_reg[10]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[10]/D
design_1_i/spiflash_0/inst/bytecount_reg[11]/CE
design_1_i/spiflash_0/inst/bytecount_reg[11]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[11]/D
design_1_i/spiflash_0/inst/bytecount_reg[12]/CE
design_1_i/spiflash_0/inst/bytecount_reg[12]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[12]/D
design_1_i/spiflash_0/inst/bytecount_reg[1]/CE
design_1_i/spiflash_0/inst/bytecount_reg[1]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[1]/D
design_1_i/spiflash_0/inst/bytecount_reg[2]/CE
design_1_i/spiflash_0/inst/bytecount_reg[2]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[2]/D
design_1_i/spiflash_0/inst/bytecount_reg[3]/CE
design_1_i/spiflash_0/inst/bytecount_reg[3]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[3]/D
design_1_i/spiflash_0/inst/bytecount_reg[4]/CE
design_1_i/spiflash_0/inst/bytecount_reg[4]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[4]/D
design_1_i/spiflash_0/inst/bytecount_reg[5]/CE
design_1_i/spiflash_0/inst/bytecount_reg[5]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[5]/D
design_1_i/spiflash_0/inst/bytecount_reg[6]/CE
design_1_i/spiflash_0/inst/bytecount_reg[6]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[6]/D
design_1_i/spiflash_0/inst/bytecount_reg[7]/CE
design_1_i/spiflash_0/inst/bytecount_reg[7]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[7]/D
design_1_i/spiflash_0/inst/bytecount_reg[8]/CE
design_1_i/spiflash_0/inst/bytecount_reg[8]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[8]/D
design_1_i/spiflash_0/inst/bytecount_reg[9]/CE
design_1_i/spiflash_0/inst/bytecount_reg[9]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[9]/D
design_1_i/spiflash_0/inst/outbuf_reg[0]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[0]/D
design_1_i/spiflash_0/inst/outbuf_reg[1]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[1]/D
design_1_i/spiflash_0/inst/outbuf_reg[2]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[2]/D
design_1_i/spiflash_0/inst/outbuf_reg[3]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[3]/D
design_1_i/spiflash_0/inst/outbuf_reg[4]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[4]/D
design_1_i/spiflash_0/inst/outbuf_reg[5]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[5]/D
design_1_i/spiflash_0/inst/outbuf_reg[6]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[6]/D
design_1_i/spiflash_0/inst/outbuf_reg[7]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[7]/D
design_1_i/spiflash_0/inst/spi_addr_reg[0]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[0]/D
design_1_i/spiflash_0/inst/spi_addr_reg[10]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[10]/D
design_1_i/spiflash_0/inst/spi_addr_reg[11]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[11]/D
design_1_i/spiflash_0/inst/spi_addr_reg[12]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[12]/D
design_1_i/spiflash_0/inst/spi_addr_reg[1]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[1]/D
design_1_i/spiflash_0/inst/spi_addr_reg[2]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[2]/D
design_1_i/spiflash_0/inst/spi_addr_reg[3]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[3]/D
design_1_i/spiflash_0/inst/spi_addr_reg[4]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[4]/D
design_1_i/spiflash_0/inst/spi_addr_reg[5]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[5]/D
design_1_i/spiflash_0/inst/spi_addr_reg[6]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[6]/D
design_1_i/spiflash_0/inst/spi_addr_reg[7]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[7]/D
design_1_i/spiflash_0/inst/spi_addr_reg[8]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[8]/D
design_1_i/spiflash_0/inst/spi_addr_reg[9]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[9]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.495        0.000                      0                24747        0.031        0.000                      0                24747       11.250        0.000                       0                 10010  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.495        0.000                      0                23176        0.031        0.000                      0                23176       11.250        0.000                       0                 10010  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.414        0.000                      0                 1571        0.568        0.000                      0                 1571  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.557ns  (logic 2.567ns (14.621%)  route 14.990ns (85.379%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 27.630 - 25.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           0.862     9.681    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y68                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/I5
    SLICE_X66Y68         LUT6 (Prop_lut6_I5_O)        0.328    10.009 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/O
                         net (fo=43, routed)          1.667    11.676    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_20
    SLICE_X66Y47                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I5
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.800 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.971    12.771    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49_n_0
    SLICE_X64Y62                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.895 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           0.981    13.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X67Y76                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X67Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.491    14.491    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X67Y75                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X67Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.615 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.858    15.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X59Y81                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.118    15.591 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.832    16.423    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg[0]
    SLICE_X62Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.326    16.749 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.992    17.741    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X53Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.865 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          1.228    19.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X62Y88                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.217 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.342    20.558    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_742
    SLICE_X52Y73         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.451    27.630    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X52Y73         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[7]/C
                         clock pessimism              0.229    27.859    
                         clock uncertainty           -0.377    27.482    
    SLICE_X52Y73         FDRE (Setup_fdre_C_R)       -0.429    27.053    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.053    
                         arrival time                         -20.558    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.557ns  (logic 2.567ns (14.621%)  route 14.990ns (85.379%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 27.630 - 25.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           0.862     9.681    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y68                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/I5
    SLICE_X66Y68         LUT6 (Prop_lut6_I5_O)        0.328    10.009 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/O
                         net (fo=43, routed)          1.667    11.676    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_20
    SLICE_X66Y47                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I5
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.800 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.971    12.771    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49_n_0
    SLICE_X64Y62                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.895 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           0.981    13.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X67Y76                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X67Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.491    14.491    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X67Y75                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X67Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.615 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.858    15.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X59Y81                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.118    15.591 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.832    16.423    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg[0]
    SLICE_X62Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.326    16.749 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.992    17.741    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X53Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.865 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          1.228    19.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X62Y88                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.217 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.342    20.558    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_742
    SLICE_X52Y73         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.451    27.630    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X52Y73         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[9]/C
                         clock pessimism              0.229    27.859    
                         clock uncertainty           -0.377    27.482    
    SLICE_X52Y73         FDRE (Setup_fdre_C_R)       -0.429    27.053    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[9]
  -------------------------------------------------------------------
                         required time                         27.053    
                         arrival time                         -20.558    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.439ns  (logic 2.567ns (14.720%)  route 14.872ns (85.280%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 27.634 - 25.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           0.862     9.681    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y68                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/I5
    SLICE_X66Y68         LUT6 (Prop_lut6_I5_O)        0.328    10.009 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/O
                         net (fo=43, routed)          1.667    11.676    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_20
    SLICE_X66Y47                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I5
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.800 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.971    12.771    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49_n_0
    SLICE_X64Y62                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.895 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           0.981    13.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X67Y76                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X67Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.491    14.491    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X67Y75                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X67Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.615 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.858    15.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X59Y81                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.118    15.591 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.832    16.423    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg[0]
    SLICE_X62Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.326    16.749 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.992    17.741    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X53Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.865 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          1.228    19.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X62Y88                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.217 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.223    20.440    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_742
    SLICE_X50Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.455    27.634    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X50Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[16]/C
                         clock pessimism              0.229    27.863    
                         clock uncertainty           -0.377    27.486    
    SLICE_X50Y79         FDRE (Setup_fdre_C_R)       -0.524    26.962    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[16]
  -------------------------------------------------------------------
                         required time                         26.962    
                         arrival time                         -20.440    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.439ns  (logic 2.567ns (14.720%)  route 14.872ns (85.280%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 27.634 - 25.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           0.862     9.681    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y68                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/I5
    SLICE_X66Y68         LUT6 (Prop_lut6_I5_O)        0.328    10.009 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/O
                         net (fo=43, routed)          1.667    11.676    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_20
    SLICE_X66Y47                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I5
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.800 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.971    12.771    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49_n_0
    SLICE_X64Y62                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.895 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           0.981    13.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X67Y76                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X67Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.491    14.491    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X67Y75                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X67Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.615 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.858    15.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X59Y81                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.118    15.591 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.832    16.423    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg[0]
    SLICE_X62Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.326    16.749 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.992    17.741    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X53Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.865 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          1.228    19.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X62Y88                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.217 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.223    20.440    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_742
    SLICE_X50Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.455    27.634    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X50Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[18]/C
                         clock pessimism              0.229    27.863    
                         clock uncertainty           -0.377    27.486    
    SLICE_X50Y79         FDRE (Setup_fdre_C_R)       -0.524    26.962    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[18]
  -------------------------------------------------------------------
                         required time                         26.962    
                         arrival time                         -20.440    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.439ns  (logic 2.567ns (14.720%)  route 14.872ns (85.280%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 27.634 - 25.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           0.862     9.681    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y68                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/I5
    SLICE_X66Y68         LUT6 (Prop_lut6_I5_O)        0.328    10.009 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/O
                         net (fo=43, routed)          1.667    11.676    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_20
    SLICE_X66Y47                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I5
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.800 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.971    12.771    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49_n_0
    SLICE_X64Y62                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.895 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           0.981    13.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X67Y76                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X67Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.491    14.491    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X67Y75                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X67Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.615 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.858    15.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X59Y81                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.118    15.591 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.832    16.423    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg[0]
    SLICE_X62Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.326    16.749 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.992    17.741    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X53Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.865 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          1.228    19.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X62Y88                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.217 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.223    20.440    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_742
    SLICE_X50Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.455    27.634    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X50Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]/C
                         clock pessimism              0.229    27.863    
                         clock uncertainty           -0.377    27.486    
    SLICE_X50Y79         FDRE (Setup_fdre_C_R)       -0.524    26.962    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]
  -------------------------------------------------------------------
                         required time                         26.962    
                         arrival time                         -20.440    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.439ns  (logic 2.567ns (14.720%)  route 14.872ns (85.280%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 27.634 - 25.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           0.862     9.681    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y68                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/I5
    SLICE_X66Y68         LUT6 (Prop_lut6_I5_O)        0.328    10.009 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/O
                         net (fo=43, routed)          1.667    11.676    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_20
    SLICE_X66Y47                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I5
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.800 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.971    12.771    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49_n_0
    SLICE_X64Y62                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.895 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           0.981    13.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X67Y76                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X67Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.491    14.491    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X67Y75                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X67Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.615 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.858    15.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X59Y81                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.118    15.591 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.832    16.423    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg[0]
    SLICE_X62Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.326    16.749 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.992    17.741    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X53Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.865 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          1.228    19.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X62Y88                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.217 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.223    20.440    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_742
    SLICE_X50Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.455    27.634    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X50Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[23]/C
                         clock pessimism              0.229    27.863    
                         clock uncertainty           -0.377    27.486    
    SLICE_X50Y79         FDRE (Setup_fdre_C_R)       -0.524    26.962    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[23]
  -------------------------------------------------------------------
                         required time                         26.962    
                         arrival time                         -20.440    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.389ns  (logic 2.567ns (14.762%)  route 14.822ns (85.238%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 27.645 - 25.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           0.862     9.681    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y68                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/I5
    SLICE_X66Y68         LUT6 (Prop_lut6_I5_O)        0.328    10.009 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/O
                         net (fo=43, routed)          1.667    11.676    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_20
    SLICE_X66Y47                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I5
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.800 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.971    12.771    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49_n_0
    SLICE_X64Y62                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.895 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           0.981    13.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X67Y76                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X67Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.491    14.491    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X67Y75                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X67Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.615 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.858    15.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X59Y81                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.118    15.591 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.832    16.423    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg[0]
    SLICE_X62Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.326    16.749 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.992    17.741    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X53Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.865 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          1.228    19.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X62Y88                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.217 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.174    20.390    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_742
    SLICE_X49Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.466    27.645    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X49Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[17]/C
                         clock pessimism              0.129    27.774    
                         clock uncertainty           -0.377    27.397    
    SLICE_X49Y79         FDRE (Setup_fdre_C_R)       -0.429    26.968    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[17]
  -------------------------------------------------------------------
                         required time                         26.968    
                         arrival time                         -20.390    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.389ns  (logic 2.567ns (14.762%)  route 14.822ns (85.238%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 27.645 - 25.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           0.862     9.681    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y68                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/I5
    SLICE_X66Y68         LUT6 (Prop_lut6_I5_O)        0.328    10.009 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/O
                         net (fo=43, routed)          1.667    11.676    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_20
    SLICE_X66Y47                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I5
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.800 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.971    12.771    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49_n_0
    SLICE_X64Y62                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.895 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           0.981    13.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X67Y76                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X67Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.491    14.491    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X67Y75                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X67Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.615 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.858    15.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X59Y81                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.118    15.591 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.832    16.423    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg[0]
    SLICE_X62Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.326    16.749 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.992    17.741    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X53Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.865 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          1.228    19.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X62Y88                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.217 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.174    20.390    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_742
    SLICE_X49Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.466    27.645    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X49Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[19]/C
                         clock pessimism              0.129    27.774    
                         clock uncertainty           -0.377    27.397    
    SLICE_X49Y79         FDRE (Setup_fdre_C_R)       -0.429    26.968    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[19]
  -------------------------------------------------------------------
                         required time                         26.968    
                         arrival time                         -20.390    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.389ns  (logic 2.567ns (14.762%)  route 14.822ns (85.238%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 27.645 - 25.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           0.862     9.681    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y68                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/I5
    SLICE_X66Y68         LUT6 (Prop_lut6_I5_O)        0.328    10.009 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/O
                         net (fo=43, routed)          1.667    11.676    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_20
    SLICE_X66Y47                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I5
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.800 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.971    12.771    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49_n_0
    SLICE_X64Y62                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.895 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           0.981    13.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X67Y76                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X67Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.491    14.491    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X67Y75                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X67Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.615 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.858    15.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X59Y81                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.118    15.591 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.832    16.423    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg[0]
    SLICE_X62Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.326    16.749 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.992    17.741    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X53Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.865 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          1.228    19.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X62Y88                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.217 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.174    20.390    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_742
    SLICE_X49Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.466    27.645    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X49Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[20]/C
                         clock pessimism              0.129    27.774    
                         clock uncertainty           -0.377    27.397    
    SLICE_X49Y79         FDRE (Setup_fdre_C_R)       -0.429    26.968    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[20]
  -------------------------------------------------------------------
                         required time                         26.968    
                         arrival time                         -20.390    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.389ns  (logic 2.567ns (14.762%)  route 14.822ns (85.238%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 27.645 - 25.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           0.862     9.681    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y68                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/I5
    SLICE_X66Y68         LUT6 (Prop_lut6_I5_O)        0.328    10.009 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/O
                         net (fo=43, routed)          1.667    11.676    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_20
    SLICE_X66Y47                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I5
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.800 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.971    12.771    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49_n_0
    SLICE_X64Y62                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.895 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           0.981    13.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X67Y76                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X67Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.491    14.491    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X67Y75                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X67Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.615 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.858    15.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X59Y81                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.118    15.591 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.832    16.423    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg[0]
    SLICE_X62Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.326    16.749 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.992    17.741    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X53Y72                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.865 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          1.228    19.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X62Y88                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.217 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.174    20.390    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_742
    SLICE_X49Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.466    27.645    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X49Y79         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]/C
                         clock pessimism              0.129    27.774    
                         clock uncertainty           -0.377    27.397    
    SLICE_X49Y79         FDRE (Setup_fdre_C_R)       -0.429    26.968    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]
  -------------------------------------------------------------------
                         required time                         26.968    
                         arrival time                         -20.390    
  -------------------------------------------------------------------
                         slack                                  6.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_to_controller_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.779%)  route 0.223ns (61.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.788     1.124    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.169 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.213     1.382    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.408 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        0.558     1.966    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/clk
    SLICE_X52Y46         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_to_controller_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141     2.107 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_to_controller_reg[21]/Q
                         net (fo=1, routed)           0.223     2.329    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[31]_0[21]
    SLICE_X49Y45         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.108     1.474    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.056     1.530 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.237     1.766    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     1.795 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        0.829     2.624    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/clk
    SLICE_X49Y45         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[21]/C
                         clock pessimism             -0.392     2.232    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.066     2.298    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.420ns (86.119%)  route 0.068ns (13.881%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.578     0.914    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X57Y97         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[9]/Q
                         net (fo=2, routed)           0.067     1.122    design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase[9]
    SLICE_X57Y97                                                      r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[11]_i_1/DI[1]
    SLICE_X57Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.269 r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.269    design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[11]_i_1_n_0
    SLICE_X57Y98                                                      r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[15]_i_1/CI
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.308 r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[15]_i_1_n_0
    SLICE_X57Y99                                                      r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[19]_i_1/CI
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.347 r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.347    design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[19]_i_1_n_0
    SLICE_X57Y100                                                     r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[23]_i_1/CI
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.401 r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.401    design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase0[20]
    SLICE_X57Y100        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.934     1.300    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X57Y100        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[20]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.370    design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi_reg[3][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/RAM_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.789     1.125    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/I1
    SLICE_X51Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.170 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.266     1.436    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21                                                    r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/I
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.462 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.564     2.026    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Sys_clk
    SLICE_X33Y44         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.141     2.167 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi_reg[3][16]/Q
                         net (fo=1, routed)           0.106     2.273    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/RAM_reg_0[16]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/RAM_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.109     1.475    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/I1
    SLICE_X51Y50         LUT4 (Prop_lut4_I1_O)        0.056     1.531 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.300     1.831    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21                                                    r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/I
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.860 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.873     2.733    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/Sys_clk
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/RAM_reg/CLKARDCLK
                         clock pessimism             -0.648     2.085    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     2.240    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi_reg[0][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.789     1.125    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/I1
    SLICE_X51Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.170 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.266     1.436    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21                                                    r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/I
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.462 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.563     2.025    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Sys_clk
    SLICE_X33Y42         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     2.166 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi_reg[0][14]/Q
                         net (fo=1, routed)           0.107     2.273    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg_0[14]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.109     1.475    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/I1
    SLICE_X51Y50         LUT4 (Prop_lut4_I1_O)        0.056     1.531 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.300     1.831    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21                                                    r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/I
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.860 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.872     2.732    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/Sys_clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.648     2.084    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     2.239    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.584     0.920    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X80Y99         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[10]/Q
                         net (fo=3, routed)           0.134     1.194    design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[10]
    SLICE_X80Y99                                                      r  design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[8]_i_1/S[2]
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.354 r  design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.355    design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[8]_i_1_n_0
    SLICE_X80Y100                                                     r  design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[12]_i_1/CI
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.409 r  design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.409    design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[12]_i_1_n_7
    SLICE_X80Y100        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.939     1.305    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X80Y100        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[12]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi_reg[3][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/RAM_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.614%)  route 0.108ns (43.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.789     1.125    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/I1
    SLICE_X51Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.170 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.266     1.436    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21                                                    r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/I
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.462 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.564     2.026    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Sys_clk
    SLICE_X33Y44         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi_reg[3][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.141     2.167 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi_reg[3][18]/Q
                         net (fo=1, routed)           0.108     2.275    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/RAM_reg_0[18]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/RAM_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.109     1.475    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/I1
    SLICE_X51Y50         LUT4 (Prop_lut4_I1_O)        0.056     1.531 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.300     1.831    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21                                                    r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/I
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.860 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.873     2.733    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/Sys_clk
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/RAM_reg/CLKARDCLK
                         clock pessimism             -0.648     2.085    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     2.240    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.580     0.916    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X63Y99         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.274    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X62Y99         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.849     1.215    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X62Y99         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.286     0.929    
    SLICE_X62Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.239    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.580     0.916    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X63Y99         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.274    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X62Y99         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.849     1.215    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X62Y99         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.286     0.929    
    SLICE_X62Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.239    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.580     0.916    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X63Y99         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.274    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X62Y99         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.849     1.215    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X62Y99         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.286     0.929    
    SLICE_X62Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.239    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.580     0.916    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X63Y99         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.274    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X62Y99         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.849     1.215    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X62Y99         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.286     0.929    
    SLICE_X62Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.239    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y8   design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y10  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y9   design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank2/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y9   design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y32  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y32  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y33  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y33  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y28  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y28  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y49  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y49  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y49  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y49  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y56  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y56  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y56  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y56  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y56  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y56  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y49  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y49  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y49  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y49  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y56  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y56  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y56  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y56  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y56  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y56  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 0.704ns (10.136%)  route 6.241ns (89.864%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        2.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 17.881 - 12.500 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.652     2.946    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           1.674     5.076    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X58Y90                                                      r  design_1_i/caravel_0/inst/soc/int_rst_i_1/I1
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.124     5.200 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     7.061    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.185 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)        2.706     9.891    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/user_io_oeb[0]
    SLICE_X46Y53         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    13.679 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011    15.690    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      f  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100    15.790 f  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522    16.312    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    f  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    16.403 f  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.478    17.881    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/clk
    SLICE_X46Y53         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    17.996    
                         clock uncertainty           -0.377    17.619    
    SLICE_X46Y53         FDCE (Recov_fdce_C_CLR)     -0.314    17.305    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg
  -------------------------------------------------------------------
                         required time                         17.305    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  7.414    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.116ns  (logic 0.704ns (3.886%)  route 17.412ns (96.114%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.525ns = ( 30.525 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.652     2.946    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           1.674     5.076    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X58Y90                                                      r  design_1_i/caravel_0/inst/soc/int_rst_i_1/I1
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.124     5.200 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     7.061    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.185 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.877    21.062    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X101Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011    28.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100    28.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522    28.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    28.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621    30.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X101Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[19]/C
                         clock pessimism              0.115    30.640    
                         clock uncertainty           -0.377    30.263    
    SLICE_X101Y12        FDCE (Recov_fdce_C_CLR)     -0.405    29.858    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[19]
  -------------------------------------------------------------------
                         required time                         29.858    
                         arrival time                         -21.062    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.116ns  (logic 0.704ns (3.886%)  route 17.412ns (96.114%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.525ns = ( 30.525 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.652     2.946    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           1.674     5.076    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X58Y90                                                      r  design_1_i/caravel_0/inst/soc/int_rst_i_1/I1
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.124     5.200 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     7.061    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.185 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.877    21.062    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X101Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011    28.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100    28.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522    28.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    28.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621    30.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X101Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[25]/C
                         clock pessimism              0.115    30.640    
                         clock uncertainty           -0.377    30.263    
    SLICE_X101Y12        FDCE (Recov_fdce_C_CLR)     -0.405    29.858    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[25]
  -------------------------------------------------------------------
                         required time                         29.858    
                         arrival time                         -21.062    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.116ns  (logic 0.704ns (3.886%)  route 17.412ns (96.114%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.525ns = ( 30.525 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.652     2.946    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           1.674     5.076    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X58Y90                                                      r  design_1_i/caravel_0/inst/soc/int_rst_i_1/I1
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.124     5.200 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     7.061    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.185 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.877    21.062    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X101Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011    28.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100    28.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522    28.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    28.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621    30.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X101Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[26]/C
                         clock pessimism              0.115    30.640    
                         clock uncertainty           -0.377    30.263    
    SLICE_X101Y12        FDCE (Recov_fdce_C_CLR)     -0.405    29.858    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[26]
  -------------------------------------------------------------------
                         required time                         29.858    
                         arrival time                         -21.062    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.116ns  (logic 0.704ns (3.886%)  route 17.412ns (96.114%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.525ns = ( 30.525 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.652     2.946    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           1.674     5.076    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X58Y90                                                      r  design_1_i/caravel_0/inst/soc/int_rst_i_1/I1
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.124     5.200 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     7.061    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.185 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.877    21.062    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X101Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011    28.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100    28.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522    28.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    28.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621    30.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X101Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[28]/C
                         clock pessimism              0.115    30.640    
                         clock uncertainty           -0.377    30.263    
    SLICE_X101Y12        FDCE (Recov_fdce_C_CLR)     -0.405    29.858    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[28]
  -------------------------------------------------------------------
                         required time                         29.858    
                         arrival time                         -21.062    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.112ns  (logic 0.704ns (3.887%)  route 17.408ns (96.113%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.525ns = ( 30.525 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.652     2.946    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           1.674     5.076    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X58Y90                                                      r  design_1_i/caravel_0/inst/soc/int_rst_i_1/I1
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.124     5.200 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     7.061    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.185 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.873    21.058    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X103Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011    28.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100    28.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522    28.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    28.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621    30.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X103Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[1]/C
                         clock pessimism              0.115    30.640    
                         clock uncertainty           -0.377    30.263    
    SLICE_X103Y12        FDCE (Recov_fdce_C_CLR)     -0.405    29.858    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[1]
  -------------------------------------------------------------------
                         required time                         29.858    
                         arrival time                         -21.058    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.112ns  (logic 0.704ns (3.887%)  route 17.408ns (96.113%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.525ns = ( 30.525 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.652     2.946    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           1.674     5.076    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X58Y90                                                      r  design_1_i/caravel_0/inst/soc/int_rst_i_1/I1
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.124     5.200 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     7.061    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.185 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.873    21.058    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X103Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011    28.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100    28.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522    28.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    28.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621    30.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X103Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[2]/C
                         clock pessimism              0.115    30.640    
                         clock uncertainty           -0.377    30.263    
    SLICE_X103Y12        FDCE (Recov_fdce_C_CLR)     -0.405    29.858    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[2]
  -------------------------------------------------------------------
                         required time                         29.858    
                         arrival time                         -21.058    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.112ns  (logic 0.704ns (3.887%)  route 17.408ns (96.113%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.525ns = ( 30.525 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.652     2.946    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           1.674     5.076    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X58Y90                                                      r  design_1_i/caravel_0/inst/soc/int_rst_i_1/I1
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.124     5.200 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     7.061    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.185 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.873    21.058    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X103Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011    28.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100    28.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522    28.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    28.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621    30.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X103Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[8]/C
                         clock pessimism              0.115    30.640    
                         clock uncertainty           -0.377    30.263    
    SLICE_X103Y12        FDCE (Recov_fdce_C_CLR)     -0.405    29.858    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[8]
  -------------------------------------------------------------------
                         required time                         29.858    
                         arrival time                         -21.058    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.882ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.116ns  (logic 0.704ns (3.886%)  route 17.412ns (96.114%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.525ns = ( 30.525 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.652     2.946    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           1.674     5.076    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X58Y90                                                      r  design_1_i/caravel_0/inst/soc/int_rst_i_1/I1
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.124     5.200 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     7.061    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.185 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.877    21.062    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X100Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011    28.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100    28.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522    28.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    28.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621    30.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X100Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[18]/C
                         clock pessimism              0.115    30.640    
                         clock uncertainty           -0.377    30.263    
    SLICE_X100Y12        FDCE (Recov_fdce_C_CLR)     -0.319    29.944    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[18]
  -------------------------------------------------------------------
                         required time                         29.944    
                         arrival time                         -21.062    
  -------------------------------------------------------------------
                         slack                                  8.882    

Slack (MET) :             8.886ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.112ns  (logic 0.704ns (3.887%)  route 17.408ns (96.113%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.525ns = ( 30.525 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.652     2.946    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           1.674     5.076    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X58Y90                                                      r  design_1_i/caravel_0/inst/soc/int_rst_i_1/I1
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.124     5.200 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     7.061    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.185 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.873    21.058    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X102Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011    28.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100    28.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522    28.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    28.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621    30.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X102Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[10]/C
                         clock pessimism              0.115    30.640    
                         clock uncertainty           -0.377    30.263    
    SLICE_X102Y12        FDCE (Recov_fdce_C_CLR)     -0.319    29.944    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[10]
  -------------------------------------------------------------------
                         required time                         29.944    
                         arrival time                         -21.058    
  -------------------------------------------------------------------
                         slack                                  8.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.204    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y52                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.423     1.671    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X31Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.204    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y52                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.423     1.671    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X31Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.204    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y52                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.423     1.671    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X31Y48         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X31Y48         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.100    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.204    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y52                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.423     1.671    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X31Y48         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X31Y48         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.100    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.822%)  route 0.595ns (76.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.204    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y52                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.427     1.675    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X31Y49         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y49         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.822%)  route 0.595ns (76.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.204    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y52                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.427     1.675    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X31Y49         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y49         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.822%)  route 0.595ns (76.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.204    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y52                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.427     1.675    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X31Y49         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y49         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.822%)  route 0.595ns (76.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.204    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y52                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.427     1.675    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X31Y49         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y49         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.822%)  route 0.595ns (76.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.204    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y52                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.427     1.675    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X31Y49         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y49         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.719%)  route 0.350ns (65.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.204    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y52                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.181     1.430    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y50         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.826     1.192    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y50         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     0.911    
    SLICE_X32Y50         FDCE (Remov_fdce_C_CLR)     -0.067     0.844    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.587    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.789ns  (logic 0.704ns (18.579%)  route 3.085ns (81.421%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
    SLICE_X53Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/Q
                         net (fo=1, routed)           0.883     1.339    design_1_i/caravel_0/inst/soc/core/mprj_o[35][0]
    SLICE_X55Y94                                                      r  design_1_i/caravel_0/inst/soc/core/mprj_o[6]_INST_0_i_1/I2
    SLICE_X55Y94         LUT3 (Prop_lut3_I2_O)        0.124     1.463 r  design_1_i/caravel_0/inst/soc/core/mprj_o[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.962     2.425    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_io_out_hk[0]
    SLICE_X54Y91                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I3
    SLICE_X54Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.549 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           1.240     3.789    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.479     2.658    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.214ns  (logic 0.124ns (3.858%)  route 3.090ns (96.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.792     2.792    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y41                                                      f  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     2.916 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.298     3.214    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y41         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.570     2.749    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y41         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.209ns (24.198%)  route 0.655ns (75.802%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/C
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/Q
                         net (fo=1, routed)           0.116     0.280    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg_n_0_[2]
    SLICE_X54Y91                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I2
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           0.538     0.864    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.825     1.191    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.045ns (3.600%)  route 1.205ns (96.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.104     1.104    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y41                                                      f  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.149 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.101     1.250    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y41         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.857     1.223    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y41         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.262ns  (logic 1.751ns (13.203%)  route 11.511ns (86.797%))
  Logic Levels:           7  (LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           0.862     9.681    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y68                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/I5
    SLICE_X66Y68         LUT6 (Prop_lut6_I5_O)        0.328    10.009 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/O
                         net (fo=43, routed)          1.481    11.489    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_20
    SLICE_X83Y58                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[6]_INST_0_i_3/I2
    SLICE_X83Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.613 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.582    12.195    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[6]_INST_0_i_3_n_0
    SLICE_X80Y58                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[6]_INST_0_i_2/I2
    SLICE_X80Y58         LUT3 (Prop_lut3_I2_O)        0.124    12.319 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[6]_INST_0_i_2/O
                         net (fo=3, routed)           2.580    14.899    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_dat_i[0]
    SLICE_X54Y91                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I5
    SLICE_X54Y91         LUT6 (Prop_lut6_I5_O)        0.124    15.023 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           1.240    16.263    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.479     2.658    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.260ns  (logic 0.580ns (17.794%)  route 2.680ns (82.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.749     3.043    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X27Y43         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          1.694     5.193    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y50                                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
    SLICE_X27Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.317 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.985     6.303    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y51         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.526     2.705    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y51         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.260ns  (logic 0.580ns (17.794%)  route 2.680ns (82.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.749     3.043    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X27Y43         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          1.694     5.193    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y50                                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
    SLICE_X27Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.317 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.985     6.303    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y51         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.526     2.705    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y51         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.186ns (13.424%)  route 1.200ns (86.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.591     0.927    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X27Y43         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.813     1.881    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y50                                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
    SLICE_X27Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.926 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.386     2.312    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y51         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.845     1.211    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y51         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.186ns (13.424%)  route 1.200ns (86.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.591     0.927    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X27Y43         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.813     1.881    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y50                                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
    SLICE_X27Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.926 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.386     2.312    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y51         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.845     1.211    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y51         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/sys_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.254ns (17.726%)  route 1.179ns (82.274%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.577     0.913    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X58Y94         FDSE                                         r  design_1_i/caravel_0/inst/soc/core/sys_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDSE (Prop_fdse_C_Q)         0.164     1.077 r  design_1_i/caravel_0/inst/soc/core/sys_uart_tx_reg/Q
                         net (fo=2, routed)           0.299     1.375    design_1_i/caravel_0/inst/soc/core/sys_uart_tx
    SLICE_X55Y94                                                      r  design_1_i/caravel_0/inst/soc/core/mprj_o[6]_INST_0_i_1/I0
    SLICE_X55Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.420 r  design_1_i/caravel_0/inst/soc/core/mprj_o[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.342     1.762    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_io_out_hk[0]
    SLICE_X54Y91                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I3
    SLICE_X54Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           0.538     2.346    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.825     1.191    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1098 Endpoints
Min Delay          1098 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.410ns  (logic 1.326ns (11.621%)  route 10.084ns (88.379%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      r  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 r  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      r  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 r  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)        3.631     7.490    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/user_io_oeb[0]
    SLICE_X33Y66                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/i___1/I0
    SLICE_X33Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.614 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/i___1/O
                         net (fo=6, routed)           1.523     9.137    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/rvalid
    SLICE_X38Y66                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3/I0
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.150     9.287 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=3, routed)           1.014    10.301    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X32Y66                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_1/I4
    SLICE_X32Y66         LUT6 (Prop_lut6_I4_O)        0.348    10.649 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.761    11.410    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_1_n_0
    SLICE_X31Y66         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.980ns  (logic 1.326ns (12.077%)  route 9.654ns (87.923%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)        3.631     7.490    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/user_io_oeb[0]
    SLICE_X33Y66                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/i___1/I0
    SLICE_X33Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.614 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/i___1/O
                         net (fo=6, routed)           1.523     9.137    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/rvalid
    SLICE_X38Y66                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3/I0
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.150     9.287 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=3, routed)           1.022    10.308    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X29Y64                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]_i_1/I4
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.348    10.656 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.323    10.980    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]_i_1_n_0
    SLICE_X31Y64         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 0.704ns (8.737%)  route 7.354ns (91.263%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)        4.199     8.058    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X31Y66         LDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.987ns  (logic 0.704ns (8.815%)  route 7.283ns (91.185%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)        4.128     7.987    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X31Y64         LDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.987ns  (logic 0.704ns (8.815%)  route 7.283ns (91.185%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)        4.128     7.987    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X31Y64         LDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 0.580ns (11.769%)  route 4.348ns (88.231%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
    SLICE_X51Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q
                         net (fo=6, routed)           1.121     1.577    design_1_i/caravel_0/inst/housekeeping/p_47_in[1]
    SLICE_X48Y101                                                     r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I1
    SLICE_X48Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.701 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         3.228     4.928    design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_0
    SLICE_X42Y88         FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 0.580ns (11.769%)  route 4.348ns (88.231%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
    SLICE_X51Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q
                         net (fo=6, routed)           1.121     1.577    design_1_i/caravel_0/inst/housekeeping/p_47_in[1]
    SLICE_X48Y101                                                     r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I1
    SLICE_X48Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.701 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         3.228     4.928    design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg_0
    SLICE_X42Y88         FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 0.580ns (11.769%)  route 4.348ns (88.231%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
    SLICE_X51Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q
                         net (fo=6, routed)           1.121     1.577    design_1_i/caravel_0/inst/housekeeping/p_47_in[1]
    SLICE_X48Y101                                                     r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I1
    SLICE_X48Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.701 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         3.228     4.928    design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg_0
    SLICE_X42Y88         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 0.580ns (11.769%)  route 4.348ns (88.231%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
    SLICE_X51Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q
                         net (fo=6, routed)           1.121     1.577    design_1_i/caravel_0/inst/housekeeping/p_47_in[1]
    SLICE_X48Y101                                                     r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I1
    SLICE_X48Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.701 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         3.228     4.928    design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg_0
    SLICE_X42Y88         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.738ns  (logic 0.580ns (12.243%)  route 4.158ns (87.757%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
    SLICE_X51Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q
                         net (fo=6, routed)           1.121     1.577    design_1_i/caravel_0/inst/housekeeping/p_47_in[1]
    SLICE_X48Y101                                                     r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I1
    SLICE_X48Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.701 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         3.037     4.738    design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg_0
    SLICE_X41Y87         FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/Q
                         net (fo=2, routed)           0.065     0.193    design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg_n_0_[11]
    SLICE_X44Y86         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.056     0.197    design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg_n_0_[0]
    SLICE_X45Y86         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/Q
                         net (fo=2, routed)           0.074     0.202    design_1_i/caravel_0/inst/gpio_control_in_1[9]/p_0_in
    SLICE_X44Y86         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.075     0.203    design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg_n_0_[1]
    SLICE_X42Y90         FDPE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/Q
                         net (fo=2, routed)           0.059     0.207    design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg_n_0_[10]
    SLICE_X51Y88         FDPE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.074%)  route 0.066ns (31.926%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
    SLICE_X40Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.066     0.207    design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg_n_0_[1]
    SLICE_X41Y85         FDPE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/Q
                         net (fo=2, routed)           0.066     0.207    design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg_n_0_[11]
    SLICE_X46Y85         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.066     0.207    design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg_n_0_[1]
    SLICE_X42Y84         FDPE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.066     0.207    design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg_n_0_[0]
    SLICE_X42Y84         FDPE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
    SLICE_X47Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.068     0.209    design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg_n_0_[0]
    SLICE_X47Y97         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay          3008 Endpoints
Min Delay          3008 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.594ns  (logic 2.123ns (8.295%)  route 23.471ns (91.705%))
  Logic Levels:           10  (LUT1=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           1.005     9.824    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I0
    SLICE_X66Y69         LUT6 (Prop_lut6_I0_O)        0.328    10.152 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, routed)          1.052    11.204    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
    SLICE_X63Y68                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.124    11.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, routed)           0.937    12.265    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.389 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, routed)           0.430    12.819    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.943 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, routed)           1.090    14.033    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
    SLICE_X52Y67                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.157 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, routed)          1.048    15.205    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
    SLICE_X51Y68                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.329 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, routed)        12.473    27.802    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
    SLICE_X94Y68                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[5][14]_i_1/I1
    SLICE_X94Y68         LUT5 (Prop_lut5_I1_O)        0.124    27.926 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[5][14]_i_1/O
                         net (fo=1, routed)           0.669    28.595    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0_n_258
    SLICE_X94Y67         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.582ns  (logic 2.123ns (8.299%)  route 23.459ns (91.701%))
  Logic Levels:           10  (LUT1=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           1.005     9.824    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I0
    SLICE_X66Y69         LUT6 (Prop_lut6_I0_O)        0.328    10.152 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, routed)          1.052    11.204    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
    SLICE_X63Y68                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.124    11.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, routed)           0.937    12.265    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.389 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, routed)           0.430    12.819    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.943 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, routed)           1.090    14.033    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
    SLICE_X52Y67                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.157 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, routed)          1.048    15.205    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
    SLICE_X51Y68                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.329 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, routed)        12.508    27.837    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
    SLICE_X99Y67                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[3][11]_i_1/I1
    SLICE_X99Y67         LUT5 (Prop_lut5_I1_O)        0.124    27.961 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[3][11]_i_1/O
                         net (fo=1, routed)           0.622    28.583    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0_n_197
    SLICE_X100Y67        LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.540ns  (logic 2.123ns (8.313%)  route 23.417ns (91.687%))
  Logic Levels:           10  (LUT1=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           1.005     9.824    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I0
    SLICE_X66Y69         LUT6 (Prop_lut6_I0_O)        0.328    10.152 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, routed)          1.052    11.204    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
    SLICE_X63Y68                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.124    11.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, routed)           0.937    12.265    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.389 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, routed)           0.430    12.819    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.943 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, routed)           1.090    14.033    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
    SLICE_X52Y67                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.157 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, routed)          1.048    15.205    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
    SLICE_X51Y68                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.329 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, routed)        12.548    27.877    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
    SLICE_X102Y69                                                     r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][19]_i_1/I1
    SLICE_X102Y69        LUT5 (Prop_lut5_I1_O)        0.124    28.001 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][19]_i_1/O
                         net (fo=1, routed)           0.539    28.541    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer[19]
    SLICE_X102Y70        LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.496ns  (logic 2.123ns (8.327%)  route 23.373ns (91.673%))
  Logic Levels:           10  (LUT1=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           1.005     9.824    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I0
    SLICE_X66Y69         LUT6 (Prop_lut6_I0_O)        0.328    10.152 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, routed)          1.052    11.204    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
    SLICE_X63Y68                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.124    11.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, routed)           0.937    12.265    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.389 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, routed)           0.430    12.819    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.943 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, routed)           1.090    14.033    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
    SLICE_X52Y67                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.157 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, routed)          1.048    15.205    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
    SLICE_X51Y68                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.329 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, routed)        12.505    27.834    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
    SLICE_X98Y67                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[9][19]_i_1/I1
    SLICE_X98Y67         LUT5 (Prop_lut5_I1_O)        0.124    27.958 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[9][19]_i_1/O
                         net (fo=1, routed)           0.539    28.497    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0_n_381
    SLICE_X98Y67         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.482ns  (logic 2.123ns (8.331%)  route 23.359ns (91.669%))
  Logic Levels:           10  (LUT1=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           1.005     9.824    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I0
    SLICE_X66Y69         LUT6 (Prop_lut6_I0_O)        0.328    10.152 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, routed)          1.052    11.204    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
    SLICE_X63Y68                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.124    11.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, routed)           0.937    12.265    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.389 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, routed)           0.430    12.819    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.943 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, routed)           1.090    14.033    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
    SLICE_X52Y67                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.157 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, routed)          1.048    15.205    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
    SLICE_X51Y68                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.329 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, routed)        12.706    28.034    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
    SLICE_X99Y67                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[2][11]_i_1/I1
    SLICE_X99Y67         LUT5 (Prop_lut5_I1_O)        0.124    28.158 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[2][11]_i_1/O
                         net (fo=1, routed)           0.324    28.483    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0_n_165
    SLICE_X100Y67        LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.430ns  (logic 2.123ns (8.348%)  route 23.307ns (91.652%))
  Logic Levels:           10  (LUT1=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           1.005     9.824    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I0
    SLICE_X66Y69         LUT6 (Prop_lut6_I0_O)        0.328    10.152 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, routed)          1.052    11.204    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
    SLICE_X63Y68                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.124    11.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, routed)           0.937    12.265    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.389 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, routed)           0.430    12.819    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.943 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, routed)           1.090    14.033    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
    SLICE_X52Y67                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.157 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, routed)          1.048    15.205    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
    SLICE_X51Y68                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.329 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, routed)        12.600    27.928    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
    SLICE_X92Y73                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[7][8]_i_1/I1
    SLICE_X92Y73         LUT5 (Prop_lut5_I1_O)        0.124    28.052 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[7][8]_i_1/O
                         net (fo=1, routed)           0.379    28.431    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0_n_328
    SLICE_X92Y73         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.426ns  (logic 2.123ns (8.350%)  route 23.303ns (91.650%))
  Logic Levels:           10  (LUT1=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           1.005     9.824    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I0
    SLICE_X66Y69         LUT6 (Prop_lut6_I0_O)        0.328    10.152 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, routed)          1.052    11.204    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
    SLICE_X63Y68                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.124    11.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, routed)           0.937    12.265    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.389 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, routed)           0.430    12.819    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.943 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, routed)           1.090    14.033    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
    SLICE_X52Y67                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.157 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, routed)          1.048    15.205    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
    SLICE_X51Y68                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.329 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, routed)        12.596    27.924    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
    SLICE_X96Y69                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[5][11]_i_1/I1
    SLICE_X96Y69         LUT5 (Prop_lut5_I1_O)        0.124    28.048 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[5][11]_i_1/O
                         net (fo=1, routed)           0.379    28.427    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0_n_261
    SLICE_X96Y69         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.411ns  (logic 2.123ns (8.355%)  route 23.288ns (91.645%))
  Logic Levels:           10  (LUT1=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           1.005     9.824    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I0
    SLICE_X66Y69         LUT6 (Prop_lut6_I0_O)        0.328    10.152 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, routed)          1.052    11.204    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
    SLICE_X63Y68                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.124    11.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, routed)           0.937    12.265    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.389 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, routed)           0.430    12.819    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.943 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, routed)           1.090    14.033    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
    SLICE_X52Y67                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.157 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, routed)          1.048    15.205    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
    SLICE_X51Y68                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.329 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, routed)        12.581    27.909    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
    SLICE_X92Y73                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[6][8]_i_1/I1
    SLICE_X92Y73         LUT5 (Prop_lut5_I1_O)        0.124    28.033 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[6][8]_i_1/O
                         net (fo=1, routed)           0.379    28.412    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0_n_296
    SLICE_X92Y73         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.338ns  (logic 2.123ns (8.379%)  route 23.215ns (91.621%))
  Logic Levels:           10  (LUT1=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           1.005     9.824    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I0
    SLICE_X66Y69         LUT6 (Prop_lut6_I0_O)        0.328    10.152 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, routed)          1.052    11.204    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
    SLICE_X63Y68                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.124    11.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, routed)           0.937    12.265    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.389 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, routed)           0.430    12.819    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.943 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, routed)           1.090    14.033    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
    SLICE_X52Y67                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.157 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, routed)          1.048    15.205    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
    SLICE_X51Y68                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.329 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, routed)        12.507    27.836    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
    SLICE_X100Y67                                                     r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[8][10]_i_1/I1
    SLICE_X100Y67        LUT5 (Prop_lut5_I1_O)        0.124    27.960 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[8][10]_i_1/O
                         net (fo=1, routed)           0.379    28.339    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0_n_358
    SLICE_X100Y67        LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.308ns  (logic 2.123ns (8.389%)  route 23.185ns (91.611%))
  Logic Levels:           10  (LUT1=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/I0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/I0
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I2
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           1.005     9.824    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y69                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I0
    SLICE_X66Y69         LUT6 (Prop_lut6_I0_O)        0.328    10.152 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, routed)          1.052    11.204    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
    SLICE_X63Y68                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.124    11.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, routed)           0.937    12.265    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.389 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, routed)           0.430    12.819    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
    SLICE_X56Y66                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.943 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, routed)           1.090    14.033    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
    SLICE_X52Y67                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.157 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, routed)          1.048    15.205    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
    SLICE_X51Y68                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.329 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, routed)        12.344    27.673    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
    SLICE_X94Y68                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[6][14]_i_1/I1
    SLICE_X94Y68         LUT5 (Prop_lut5_I1_O)        0.124    27.797 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[6][14]_i_1/O
                         net (fo=1, routed)           0.512    28.309    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0_n_290
    SLICE_X96Y68         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.336%)  route 0.215ns (53.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.551     0.887    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X48Y84         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[6]/Q
                         net (fo=4, routed)           0.215     1.243    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][6]
    SLICE_X48Y92                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[22]_i_1/I0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.288 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[22]_i_1/O
                         net (fo=1, routed)           0.000     1.288    design_1_i/caravel_0/inst/housekeeping/hkspi_n_137
    SLICE_X48Y92         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.203%)  route 0.255ns (57.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.551     0.887    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X48Y85         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, routed)           0.255     1.282    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][0]
    SLICE_X48Y92                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[16]_i_1/I0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.327 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[16]_i_1/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/caravel_0/inst/housekeeping/hkspi_n_143
    SLICE_X48Y92         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.209ns (46.617%)  route 0.239ns (53.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.548     0.884    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X50Y85         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[7]/Q
                         net (fo=4, routed)           0.239     1.287    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][7]
    SLICE_X50Y91                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[7]_i_2/I0
    SLICE_X50Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.332 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/caravel_0/inst/housekeeping/hkspi_n_152
    SLICE_X50Y91         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.209ns (44.072%)  route 0.265ns (55.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.548     0.884    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X50Y85         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[4]/Q
                         net (fo=4, routed)           0.265     1.313    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][4]
    SLICE_X48Y91                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[20]_i_1/I0
    SLICE_X48Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.358 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[20]_i_1/O
                         net (fo=1, routed)           0.000     1.358    design_1_i/caravel_0/inst/housekeeping/hkspi_n_139
    SLICE_X48Y91         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.186ns (38.332%)  route 0.299ns (61.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.551     0.887    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X48Y85         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, routed)           0.299     1.327    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][0]
    SLICE_X53Y94                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[0]_i_1/I0
    SLICE_X53Y94         LUT4 (Prop_lut4_I0_O)        0.045     1.372 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.372    design_1_i/caravel_0/inst/housekeeping/hkspi_n_159
    SLICE_X53Y94         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.186ns (37.915%)  route 0.305ns (62.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.551     0.887    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X48Y84         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[3]/Q
                         net (fo=4, routed)           0.305     1.332    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][3]
    SLICE_X49Y91                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[19]_i_1/I0
    SLICE_X49Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.377 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[19]_i_1/O
                         net (fo=1, routed)           0.000     1.377    design_1_i/caravel_0/inst/housekeeping/hkspi_n_140
    SLICE_X49Y91         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.186ns (37.884%)  route 0.305ns (62.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.551     0.887    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X49Y85         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[5]/Q
                         net (fo=4, routed)           0.305     1.333    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][5]
    SLICE_X48Y93                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][5]_i_1/I0
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.378 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][5]_i_1/O
                         net (fo=48, routed)          0.000     1.378    design_1_i/caravel_0/inst/housekeeping/hkspi_n_129
    SLICE_X48Y93         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.186ns (37.860%)  route 0.305ns (62.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.551     0.887    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X48Y85         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[2]/Q
                         net (fo=5, routed)           0.305     1.333    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][2]
    SLICE_X47Y93                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/I0
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.378 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, routed)          0.000     1.378    design_1_i/caravel_0/inst/housekeeping/hkspi_n_132
    SLICE_X47Y93         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.186ns (37.851%)  route 0.305ns (62.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.551     0.887    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X48Y85         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, routed)           0.305     1.333    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][0]
    SLICE_X49Y93                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[8]_i_1/I2
    SLICE_X49Y93         LUT4 (Prop_lut4_I2_O)        0.045     1.378 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.378    design_1_i/caravel_0/inst/housekeeping/hkspi_n_151
    SLICE_X49Y93         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.186ns (36.665%)  route 0.321ns (63.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.551     0.887    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X48Y84         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[1]/Q
                         net (fo=8, routed)           0.321     1.349    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][1]
    SLICE_X48Y91                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[17]_i_1/I0
    SLICE_X48Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.394 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[17]_i_1/O
                         net (fo=1, routed)           0.000     1.394    design_1_i/caravel_0/inst/housekeeping/hkspi_n_142
    SLICE_X48Y91         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          6289 Endpoints
Min Delay          6289 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.736ns  (logic 0.704ns (3.969%)  route 17.032ns (96.031%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.877    17.736    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X100Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011     3.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100     3.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522     3.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     3.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621     5.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X100Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.736ns  (logic 0.704ns (3.969%)  route 17.032ns (96.031%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.877    17.736    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X101Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011     3.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100     3.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522     3.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     3.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621     5.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X101Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.736ns  (logic 0.704ns (3.969%)  route 17.032ns (96.031%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.877    17.736    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X101Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011     3.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100     3.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522     3.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     3.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621     5.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X101Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.736ns  (logic 0.704ns (3.969%)  route 17.032ns (96.031%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.877    17.736    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X101Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011     3.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100     3.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522     3.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     3.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621     5.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X101Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.736ns  (logic 0.704ns (3.969%)  route 17.032ns (96.031%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.877    17.736    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X101Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011     3.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100     3.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522     3.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     3.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621     5.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X101Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.732ns  (logic 0.704ns (3.970%)  route 17.028ns (96.030%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.873    17.732    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X102Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011     3.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100     3.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522     3.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     3.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621     5.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X102Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.732ns  (logic 0.704ns (3.970%)  route 17.028ns (96.030%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.873    17.732    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X102Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011     3.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100     3.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522     3.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     3.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621     5.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X102Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.732ns  (logic 0.704ns (3.970%)  route 17.028ns (96.030%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.873    17.732    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X102Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011     3.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100     3.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522     3.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     3.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621     5.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X102Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.732ns  (logic 0.704ns (3.970%)  route 17.028ns (96.030%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.873    17.732    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X103Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011     3.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100     3.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522     3.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     3.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621     5.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X103Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.732ns  (logic 0.704ns (3.970%)  route 17.028ns (96.030%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, routed)           1.294     1.750    design_1_i/caravel_0/inst/soc/int_rst_reg_0
    SLICE_X58Y90                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I0
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.874 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     3.735    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.859 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)       13.873    17.732    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X102Y12        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011     3.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100     3.290 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522     3.812    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     3.903 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.621     5.525    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X102Y12        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][20]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[7][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.178ns (78.378%)  route 0.049ns (21.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y84         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][20]/G
    SLICE_X90Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][20]/Q
                         net (fo=1, routed)           0.049     0.227    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg_n_0_[7][20]
    SLICE_X91Y84         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[7][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.108     1.474    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.056     1.530 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.237     1.766    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     1.795 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        0.870     2.665    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[7][20]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[10][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.178ns (77.694%)  route 0.051ns (22.306%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][4]/G
    SLICE_X86Y65         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][4]/Q
                         net (fo=1, routed)           0.051     0.229    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg_n_0_[10][4]
    SLICE_X87Y65         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.108     1.474    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.056     1.530 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.237     1.766    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     1.795 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        0.847     2.642    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
    SLICE_X87Y65         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[10][4]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/C
    SLICE_X48Y98         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/Q
                         net (fo=1, routed)           0.051     0.192    design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg_n_0_[0]
    SLICE_X49Y98                                                      f  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0/I5
    SLICE_X49Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.237 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0/O
                         net (fo=1, routed)           0.000     0.237    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[33]
    SLICE_X49Y98         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.825     1.191    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X49Y98         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[33]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/C
    SLICE_X48Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/Q
                         net (fo=1, routed)           0.054     0.195    design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg_n_0_[1]
    SLICE_X49Y90                                                      r  design_1_i/caravel_0/inst/gpio_control_in_2[12]/mprj_o[31]_INST_0/I1
    SLICE_X49Y90         LUT6 (Prop_lut6_I1_O)        0.045     0.240 r  design_1_i/caravel_0/inst/gpio_control_in_2[12]/mprj_o[31]_INST_0/O
                         net (fo=1, routed)           0.000     0.240    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[31]
    SLICE_X49Y90         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.823     1.189    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X49Y90         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/C
    SLICE_X47Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/Q
                         net (fo=1, routed)           0.054     0.195    design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg_n_0_[0]
    SLICE_X46Y99                                                      f  design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mprj_o[36]_INST_0/I4
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.240 r  design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mprj_o[36]_INST_0/O
                         net (fo=1, routed)           0.000     0.240    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[36]
    SLICE_X46Y99         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.825     1.191    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X46Y99         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[36]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/C
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/Q
                         net (fo=1, routed)           0.057     0.198    design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_gpio_out[0]
    SLICE_X48Y97                                                      r  design_1_i/caravel_0/inst/gpio_control_in_2[15]/mprj_o[34]_INST_0/I1
    SLICE_X48Y97         LUT5 (Prop_lut5_I1_O)        0.045     0.243 r  design_1_i/caravel_0/inst/gpio_control_in_2[15]/mprj_o[34]_INST_0/O
                         net (fo=1, routed)           0.000     0.243    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[34]
    SLICE_X48Y97         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.825     1.191    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X48Y97         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[34]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][2]/G
    SLICE_X87Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][2]/Q
                         net (fo=1, routed)           0.101     0.259    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg_n_0_[3][2]
    SLICE_X88Y66         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.108     1.474    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.056     1.530 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.237     1.766    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     1.795 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        0.846     2.641    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
    SLICE_X88Y66         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[3][2]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][20]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/output_buffer_reg[9][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][20]/G
    SLICE_X83Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][20]/Q
                         net (fo=1, routed)           0.101     0.259    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg_n_0_[9][20]
    SLICE_X85Y72         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/output_buffer_reg[9][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.108     1.474    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.056     1.530 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.237     1.766    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     1.795 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        0.839     2.634    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/clk
    SLICE_X85Y72         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/output_buffer_reg[9][20]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.809%)  route 0.102ns (39.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][3]/G
    SLICE_X88Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][3]/Q
                         net (fo=1, routed)           0.102     0.260    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg_n_0_[6][3]
    SLICE_X87Y65         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.108     1.474    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.056     1.530 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.237     1.766    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     1.795 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        0.847     2.642    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
    SLICE_X87Y65         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[6][3]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y64         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][5]/G
    SLICE_X95Y64         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][5]/Q
                         net (fo=1, routed)           0.102     0.260    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg_n_0_[6][5]
    SLICE_X96Y64         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.108     1.474    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.056     1.530 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.237     1.766    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     1.795 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        0.872     2.667    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
    SLICE_X96Y64         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[6][5]/C





