<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='270' type='unsigned int'/>
<offset>1728</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='270'>///&lt; # of weak preds not scheduled.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='619' u='w' c='_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2899' u='r' c='_ZN4llvm11getWeakLeftEPKNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='458' u='w' c='_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='148' u='w' c='_ZN4llvm5SUnit7addPredERKNS_4SDepEb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='197' u='w' c='_ZN4llvm5SUnit10removePredERKNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='344' u='r' c='_ZNK4llvm5SUnit14dumpAttributesEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='345' u='r' c='_ZNK4llvm5SUnit14dumpAttributesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='457' u='w' c='_ZN4llvm15SIScheduleBlock15undoReleaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='467' u='w' c='_ZN4llvm15SIScheduleBlock11releaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1900' u='w' c='_ZN4llvm15SIScheduleDAGMI18restoreSULinksLeftEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1900' u='r' c='_ZN4llvm15SIScheduleDAGMI18restoreSULinksLeftEv'/>
