#

from amaranth import *
from amaranth.lib import enum
from amaranth.lib.data import StructLayout

from transactron import TModule, Transaction, Method, def_method

from .utils import assign_xvalue


class FSMState(enum.Enum):
    IDLE = 0

    WR_ADSETUP1 = 1 # Write address/data setup 1
    WR_ENABLE1 = 2 # Write enable asserted 1
    WR_ADHOLD1 = 3 # Write address/data hold after write deassert 1
    WR_ADSETUP2 = 4 # Write address/data setup 2
    WR_ENABLE2 = 5 # Write enable asserted 2
    WR_FUDWAIT = 6 # Write wait before IO update
    WR_FUDHOLD = 7 # Write IO update hold

    RESET = 8 # Resetting

    RD_ASETUP1 = 9 # Read address setup 1
    RD_DELAY1 = 10 # Read delay before second read
    RD_ASETUP2 = 11 # Read address setup 2
    RD_FINISH = 12 # Done reading

SET_ARG = StructLayout(dict(
    state=FSMState,
    id=4,
    hold_cnt=6,
    read=1,
    reset=1,
    addr1=7,
    addr2=7,
    data1=16,
    data2=16,
))

class DDSController(Elaboratable):
    def __init__(self, ddsio, result_fifo, csr):
        self.ddsio = ddsio
        self.result_fifo = result_fifo
        self.csr = csr

        self.set = Method(i=SET_ARG)

    def write1(self, *, id, addr1, data1, addr2=0, data2=0):
        # addr2 and data2 are ignored
        return dict(state=FSMState.WR_ADSETUP2,
                    id=id,
                    hold_cnt=self.csr.dds_write_adsu,
                    read=0, reset=0,
                    addr1=addr1, data1=data1,
                    addr2=addr2, data2=data2)

    def write2(self, *, id, addr1, data1, addr2, data2):
        return dict(state=FSMState.WR_ADSETUP1,
                    id=id,
                    hold_cnt=self.csr.dds_write_adsu,
                    read=0, reset=0,
                    addr1=addr1, data1=data1,
                    addr2=addr2, data2=data2)

    def set_freq(self, *, id, freq):
        return self.write2(id=id, addr1=0x2d, data1=freq[:16],
                           addr2=0x2f, data2=freq[16:])

    def set_amp_phase(self, *, id, amp, phase):
        return self.write2(id=id, addr1=0x33, data1=C(0, 16) | amp,
                           addr2=0x31, data2=phase)

    def set_two_bytes(self, *, id, addr, data, addr2=0, data2=0):
        return self.write1(id=id, addr1=addr, data1=data, addr2=addr2, data2=data2)

    def set_four_bytes(self, *, id, addr, data, addr_2=None):
        if addr_2 is None:
            addr_2 = addr + 2
        return self.write2(id=id, addr1=addr, data1=data[:16],
                           addr2=addr_2, data2=data[16:])

    def reset(self, *, id, addr1=0, data1=0, addr2=0, data2=0):
        # addr2 and data2 are ignored
        return dict(state=FSMState.RESET,
                    id=id,
                    hold_cnt=self.csr.dds_reset_rshd,
                    read=0, reset=1,
                    addr1=addr1, data1=data1,
                    addr2=addr2, data2=data2)

    def get_two_bytes(self, *, id, addr, data1=0, addr2=0, data2=0):
        # addr2 and data2 are ignored
        return dict(state=FSMState.RD_ASETUP2,
                    id=id,
                    hold_cnt=self.csr.dds_read_asu,
                    read=1, reset=0,
                    addr1=addr, data1=data1,
                    addr2=addr2, data2=data2)

    def get_four_bytes(self, *, id, addr, addr_2=None, data1=0, data2=0):
        if addr_2 is None:
            addr_2 = addr + 2
        return dict(state=FSMState.RD_ASETUP1,
                    id=id,
                    hold_cnt=self.csr.dds_read_asu,
                    read=1, reset=0,
                    addr1=addr_2, data1=data1,
                    addr2=addr, data2=data2)

    def elaborate(self, plat):
        m = TModule()

        ddsio = self.ddsio

        dds_reset = Signal(1)
        dds_rd = Signal(1)
        dds_wr = Signal(1)
        dds_fud = Signal(1)
        dds_cs = Signal(11)

        dds_addr = Signal(7)
        dds_data_oe = Signal(1, init=1) # output by default
        dds_data_out = Signal(16)
        dds_data_in = Signal(16)

        m.d.comb += [ddsio.addr.o.eq(dds_addr),
                     ddsio.data.oe.eq(dds_data_oe),
                     ddsio.data.o.eq(dds_data_out),
                     dds_data_in.eq(ddsio.data.i),
                     ddsio.ctrl.o.eq(Cat(~dds_wr, ~dds_rd, dds_reset)),
                     ddsio.fud.o.eq(dds_fud),
                     ddsio.cs.o.eq(~dds_cs)]

        fsm_state = Signal(FSMState)
        hold_cnt = Signal(6)

        dds_next_addr = Signal(7)
        dds_next_data = Signal(16)

        @def_method(m, self.set, nonexclusive=True)
        def _(arg):
            m.d.sync += [fsm_state.eq(arg.state),
                         hold_cnt.eq(arg.hold_cnt),
                         dds_rd.eq(arg.read),
                         dds_cs.eq(1 << arg.id),
                         dds_reset.eq(arg.reset),
                         dds_addr.eq(arg.addr1),
                         dds_data_out.eq(arg.data1),
                         dds_next_addr.eq(arg.addr2),
                         dds_next_data.eq(arg.data2),
                         dds_data_oe.eq(~arg.read)]

        ## DDS parallel write sequence:
        # 1. setup address and data
        #    address needs to be valid before write enable is asserted while data doesn't
        #    however, it's also fine for data to be valid then.
        #    Given that the timing requirement for address and data to be held valid
        #    after write enable is deasserted is the same
        #    (both 0 ns, i.e both data and address needs to be valid
        #    when the deassert happens but not after), it should be fine (and preferred)
        #    to simply setup both the address and the data at the same time.
        # 2. assert write enable
        # 3. deassert write enable
        # 4. address and data can be updated for the next write
        # 5. After the last write, IO_UPDATE signal needs to be toggled on and off
        #    to make the update actually happen.
        #
        # There are 5 time intervals that we could configure here
        # * address+data setup to write enable assertion
        # * write assertion length
        # * write deassition to address+data change
        # * write deassition to IO_UPDATE assertion
        # * IO_UPDATE assertion length

        ## DDS parallel read sequence:
        # 1. setup address and assert read enable
        # 2. read the data and deassert read enable
        # 3. set the data pin to output mode again
        #
        # For multiple read we may or may not need to deassert and reassert read enable

        final_result = Signal(32)
        write_result = Signal(1)
        assign_xvalue(m, final_result)

        with m.If(hold_cnt != 0):
            m.d.sync += hold_cnt.eq(hold_cnt - 1)
        with m.Else():
            with m.Switch(fsm_state):
                with m.Case(FSMState.WR_ADSETUP1):
                    # Assert write enable
                    m.d.sync += [fsm_state.eq(FSMState.WR_ENABLE1),
                                 hold_cnt.eq(self.csr.dds_write_wrlow),
                                 dds_wr.eq(1)]
                with m.Case(FSMState.WR_ENABLE1):
                    # Deassert write enable
                    m.d.sync += [fsm_state.eq(FSMState.WR_ADHOLD1),
                                 hold_cnt.eq(self.csr.dds_write_adhd),
                                 dds_wr.eq(0)]
                with m.Case(FSMState.WR_ADHOLD1):
                    # Setup next address/data
                    m.d.sync += [fsm_state.eq(FSMState.WR_ADSETUP2),
                                 hold_cnt.eq(self.csr.dds_write_adsu),
                                 dds_addr.eq(dds_next_addr),
                                 dds_data_out.eq(dds_next_data)]
                with m.Case(FSMState.WR_ADSETUP2):
                    # Assert write enable
                    m.d.sync += [fsm_state.eq(FSMState.WR_ENABLE2),
                                 hold_cnt.eq(self.csr.dds_write_wrlow),
                                 dds_wr.eq(1)]
                with m.Case(FSMState.WR_ENABLE2):
                    # Deassert write enable
                    m.d.sync += [fsm_state.eq(FSMState.WR_FUDWAIT),
                                 hold_cnt.eq(self.csr.dds_write_fuddl),
                                 dds_wr.eq(0)]
                with m.Case(FSMState.WR_FUDWAIT):
                    # Assert IO update
                    m.d.sync += [fsm_state.eq(FSMState.WR_FUDHOLD),
                                 hold_cnt.eq(self.csr.dds_write_fudhd),
                                 dds_fud.eq(1)]
                with m.Case(FSMState.WR_FUDHOLD):
                    # Deassert IO update
                    m.d.sync += [fsm_state.eq(FSMState.IDLE),
                                 hold_cnt.eq(0),
                                 dds_cs.eq(0),
                                 dds_fud.eq(0),
                                 dds_addr.eq(0),
                                 dds_data_out.eq(0)]

                with m.Case(FSMState.RESET):
                    # Done reset
                    m.d.sync += [fsm_state.eq(FSMState.IDLE),
                                 hold_cnt.eq(0),
                                 dds_cs.eq(0),
                                 dds_reset.eq(0)]

                with m.Case(FSMState.RD_ASETUP1):
                    # Setup address and read enable
                    m.d.sync += [dds_next_data.eq(dds_data_in),
                                 dds_addr.eq(dds_next_addr)]
                    m.d.sync += [fsm_state.eq(FSMState.RD_DELAY1),
                                 hold_cnt.eq(self.csr.dds_read_rdl),
                                 dds_rd.eq(0)]
                with m.Case(FSMState.RD_DELAY1):
                    m.d.sync += [fsm_state.eq(FSMState.RD_ASETUP2),
                                 hold_cnt.eq(self.csr.dds_read_asu),
                                 dds_rd.eq(1)]
                with m.Case(FSMState.RD_ASETUP2):
                    m.d.sync += [fsm_state.eq(FSMState.RD_FINISH),
                                 hold_cnt.eq(self.csr.dds_read_rdhoz),
                                 dds_rd.eq(0),
                                 dds_addr.eq(0),
                                 write_result.eq(1),
                                 final_result.eq(Cat(dds_data_in, dds_next_data))]
                with m.Case(FSMState.RD_FINISH):
                    m.d.sync += [fsm_state.eq(FSMState.IDLE),
                                 hold_cnt.eq(0),
                                 dds_cs.eq(0),
                                 dds_data_oe.eq(1)]

        with Transaction().body(m, ready=write_result):
            self.result_fifo.write(m, final_result)
            m.d.sync += write_result.eq(0)

        return m
