
Efinix FPGA Placement and Routing.
Version: 2023.2.307.5.10 
Date: Fri Nov 29 22:54:20 2024

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.
 
Family: Titanium 
Device: Ti60F225
Top-level Entity Name: Ti60_Demo
Elapsed time for packing: 0 hours 0 minutes 0 seconds

---------- Resource Summary (begin) ----------
Inputs: 82 / 1703 (4.82%)
Outputs: 251 / 2267 (11.07%)
Global Clocks (GBUF): 13 / 32 (40.62%)
Regional Clocks (RBUF): 1 / 32 (3.12%)
	RBUF: Core: 0 / 16 (0.00%)
	RBUF: Periphery: 1 / 8 (12.50%)
	RBUF: Multi-Region: 0 / 8 (0.00%)
XLRs: 17487 / 60800 (28.76%)
	XLRs needed for Logic: 6127 / 60800 (10.08%)
	XLRs needed for Logic + FF: 2877 / 60800 (4.73%)
	XLRs needed for Adder: 1448 / 60800 (2.38%)
	XLRs needed for Adder + FF: 1887 / 60800 (3.10%)
	XLRs needed for FF: 3680 / 60800 (6.05%)
	XLRs needed for SRL8: 1468 / 14720 (9.97%)
	XLRs needed for SRL8+FF: 0 / 14720 (0.00%)
	XLRs needed for Routing: 0 / 60800 (0.00%)
Memory Blocks: 250 / 256 (97.66%)
DSP Blocks: 160 / 160 (100.00%)
---------- Resource Summary (end) ----------


---------- DSP Packer Summary (begin) ----------

	DSP48 blocks required to legally pack design: 160
	DSP48 blocks recoverable by optimizing:
		-> DSP24/12 control signals & parameters: 0
	Best case scenario DSP count after optimizing: 160

---------- DSP Packer Summary (end) ----------


---------- DSP48 Block Information (begin) ----------

+----------------------------------------------------------------------------------------------+--------+--------+---------+-------+--------------+-------+-------------+
|                                             NAME                                             |  MODE  | SIGNED | SHIFTER | M_SEL |    N_SEL     | W_SEL | CASCOUT_SEL |
+----------------------------------------------------------------------------------------------+--------+--------+---------+-------+--------------+-------+-------------+
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_21                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_22                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_23                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_24                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_25                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_26                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_27                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_28                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_29                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_30                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_31                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_32                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_33                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_34                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_35                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_36                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_54                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_55                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_56                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                       u_data_in_uart_control_top/rgb_bicubic_u/mult_57                       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|               u_data_in_uart_control_top/rgb_bicubic_u/red_interp/n3734_pp_0x0               | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|               u_data_in_uart_control_top/rgb_bicubic_u/red_interp/n3777_pp_0x0               | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|               u_data_in_uart_control_top/rgb_bicubic_u/red_interp/n3820_pp_0x0               | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|               u_data_in_uart_control_top/rgb_bicubic_u/red_interp/n3863_pp_0x0               | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_716                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_717                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_718                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_719                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_720                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_721                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_722                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_723                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_724                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_725                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_726                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_727                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_728                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_729                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_730                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                 u_data_in_uart_control_top/rgb_bicubic_u/red_interp/mult_731                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|               u_data_in_uart_control_top/rgb_bicubic_u/red_interp/n3734_pp_1x0               | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|               u_data_in_uart_control_top/rgb_bicubic_u/red_interp/n3777_pp_1x0               | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|               u_data_in_uart_control_top/rgb_bicubic_u/red_interp/n3820_pp_1x0               | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|               u_data_in_uart_control_top/rgb_bicubic_u/red_interp/n3863_pp_1x0               | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/green_interp/n3734_pp_0x0              | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/green_interp/n3777_pp_0x0              | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/green_interp/n3820_pp_0x0              | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/green_interp/n3863_pp_0x0              | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_716                | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_717                | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_718                | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_719                | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_720                | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_721                | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_722                | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_723                | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_724                | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_725                | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_726                | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_727                | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_728                | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_729                | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_730                | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/green_interp/mult_731                | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/green_interp/n3734_pp_1x0              | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/green_interp/n3777_pp_1x0              | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/green_interp/n3820_pp_1x0              | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/green_interp/n3863_pp_1x0              | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/n3734_pp_0x0               | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/n3777_pp_0x0               | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/n3820_pp_0x0               | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/n3863_pp_0x0               | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_716                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_717                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_718                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_719                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_720                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_721                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_722                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_723                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_724                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_725                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_726                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_727                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_728                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_729                 | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_730                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|                u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/mult_731                 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/n3734_pp_1x0               | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/n3777_pp_1x0               | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/n3820_pp_1x0               | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|              u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/n3863_pp_1x0               | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y3_inst/mul_4_y3_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y3_inst/mul_4_y3_inst/mult_11   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y3_inst/mul_4_y3_inst/mult_16   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y3_inst/mul_4_y3_inst/mult_17   | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y3_inst/mul_4_y3_inst/mult_18   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y3_inst/mul_4_y3_inst/mult_19   | NORMAL | false  |  false  |   P   |      C       |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y3_inst/mul_3_y3_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
| u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y3_inst/mul_3_y3_inst/n115_pp_0x0 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y3_inst/mul_2_y3_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y2_inst/mul_4_y2_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y2_inst/mul_4_y2_inst/mult_11   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y2_inst/mul_4_y2_inst/mult_16   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y2_inst/mul_4_y2_inst/mult_17   | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y2_inst/mul_4_y2_inst/mult_18   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y2_inst/mul_4_y2_inst/mult_19   | NORMAL | false  |  false  |   P   |      C       |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y2_inst/mul_3_y2_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
| u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y2_inst/mul_3_y2_inst/n115_pp_0x0 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y1_inst/mul_4_y1_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y1_inst/mul_4_y1_inst/mult_11   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y1_inst/mul_4_y1_inst/mult_16   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y1_inst/mul_4_y1_inst/mult_17   | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y1_inst/mul_4_y1_inst/mult_18   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y1_inst/mul_4_y1_inst/mult_19   | NORMAL | false  |  false  |   P   |      C       |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y1_inst/mul_3_y1_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
| u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y1_inst/mul_3_y1_inst/n115_pp_0x0 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y0_inst/mul_4_y0_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y0_inst/mul_4_y0_inst/mult_11   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y0_inst/mul_4_y0_inst/mult_16   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y0_inst/mul_4_y0_inst/mult_17   | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y0_inst/mul_4_y0_inst/mult_18   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y0_inst/mul_4_y0_inst/mult_19   | NORMAL | false  |  false  |   P   |      C       |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y0_inst/mul_3_y0_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
| u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y0_inst/mul_3_y0_inst/n115_pp_0x0 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_y0_inst/mul_2_y0_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x3_inst/mul_4_x3_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x3_inst/mul_4_x3_inst/mult_11   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x3_inst/mul_4_x3_inst/mult_16   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x3_inst/mul_4_x3_inst/mult_17   | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x3_inst/mul_4_x3_inst/mult_18   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x3_inst/mul_4_x3_inst/mult_19   | NORMAL | false  |  false  |   P   |      C       |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x3_inst/mul_3_x3_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
| u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x3_inst/mul_3_x3_inst/n115_pp_0x0 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x3_inst/mul_2_x3_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x2_inst/mul_4_x2_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x2_inst/mul_4_x2_inst/mult_11   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x2_inst/mul_4_x2_inst/mult_16   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x2_inst/mul_4_x2_inst/mult_17   | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x2_inst/mul_4_x2_inst/mult_18   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x2_inst/mul_4_x2_inst/mult_19   | NORMAL | false  |  false  |   P   |      C       |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x2_inst/mul_3_x2_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
| u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x2_inst/mul_3_x2_inst/n115_pp_0x0 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x1_inst/mul_4_x1_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x1_inst/mul_4_x1_inst/mult_11   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x1_inst/mul_4_x1_inst/mult_16   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x1_inst/mul_4_x1_inst/mult_17   | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x1_inst/mul_4_x1_inst/mult_18   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x1_inst/mul_4_x1_inst/mult_19   | NORMAL | false  |  false  |   P   |      C       |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x1_inst/mul_3_x1_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
| u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x1_inst/mul_3_x1_inst/n115_pp_0x0 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x0_inst/mul_4_x0_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x0_inst/mul_4_x0_inst/mult_11   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x0_inst/mul_4_x0_inst/mult_16   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x0_inst/mul_4_x0_inst/mult_17   | NORMAL | false  |  false  |   P   |    CASCIN    |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x0_inst/mul_4_x0_inst/mult_18   | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x0_inst/mul_4_x0_inst/mult_19   | NORMAL | false  |  false  |   P   |      C       |   X   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x0_inst/mul_3_x0_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
| u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x0_inst/mul_3_x0_inst/n115_pp_0x0 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|   u_data_in_uart_control_top/rgb_bicubic_u/u_BiCubic/BiCubic_x0_inst/mul_2_x0_inst/mult_6    | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
+----------------------------------------------------------------------------------------------+--------+--------+---------+-------+--------------+-------+-------------+

----------- DSP48 Block Information (end) ----------


---------- Simple Dual Port RAM Information (begin) ----------

+-----------------------------------------------------------------------------------------------------------------------+------+------------+-------------+--------------+------------+
|                                                         NAME                                                          | MODE | READ_WIDTH | WRITE_WIDTH |  WRITE_MODE  | OUTPUT_REG |
+-----------------------------------------------------------------------------------------------------------------------+------+------------+-------------+--------------+------------+
|          ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2          | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|          ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2          | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|          ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$1          | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|          ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2          | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|          ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$1          | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|         ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12          | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|         ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$b12         | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|         ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$c12         | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|         ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$d12         | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|         ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$e12         | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|         ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$f12         | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|         ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1          | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|   ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2   | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12  | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$12   | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12  | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$d12  | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12  | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$f1   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|            ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram            | SDP  |     2      |      2      | READ_UNKNOWN |   false    |
|          ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2          | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|         ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12          | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|         ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1          | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
| ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$c1  | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
| ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$b12 | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
| ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$12  | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$2  | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|                            u_axi4_ctrl/u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$2                             | SDP  |     2      |      8      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                            u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                            u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$2                             | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                            u_axi4_ctrl/u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$12                            | SDP  |     8      |      2      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12                            | SDP  |     2      |      8      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12                            | SDP  |     2      |      8      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12                            | SDP  |     2      |      8      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12                            | SDP  |     2      |      8      | READ_UNKNOWN |   false    |
|                            u_axi4_ctrl/u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$12                            | SDP  |     2      |      8      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12                            | SDP  |     2      |      8      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12                            | SDP  |     2      |      8      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12                            | SDP  |     2      |      8      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12                            | SDP  |     2      |      8      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12                            | SDP  |     2      |      8      | READ_UNKNOWN |   false    |
|                           u_axi4_ctrl/u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12                            | SDP  |     2      |      8      | READ_UNKNOWN |   false    |
|           u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram            | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|          u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram           | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|           u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram           | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|                            u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b02                            | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                            u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$302                            | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03b12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0b12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b012                            | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                            u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$032                            | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0c12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0d12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0e12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0f12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0g12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0h12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0i12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0j12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0k12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0l12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0m12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0n12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0o12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0p12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0q12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0r12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0s12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0t12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0u12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0v12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b0w1                            | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$0312                            | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03c12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03d12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03e12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03f12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03g12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03h12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03i12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03j12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03k12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03l12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03m12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03n12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03o12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03p12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03q12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03r12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03s12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03t12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03u12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03v12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$03w1                            | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3b12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30b12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$3012                            | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                            u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b32                            | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30c12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30d12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30e12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30f12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30g12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30h12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30i12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30j12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30k12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30l12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30m12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30n12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30o12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30p12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30q12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30r12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30s12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30t12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30u12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30v12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$30w1                            | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b312                            | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3c12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3d12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3e12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3f12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3g12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3h12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3i12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3j12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3k12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3l12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3m12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3n12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3o12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3p12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3q12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3r12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3s12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3t12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3u12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3v12                           | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|                           u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b3w1                            | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
+-----------------------------------------------------------------------------------------------------------------------+------+------------+-------------+--------------+------------+

----------- Simple Dual Port RAM Information (end) ----------


---------- True Dual Port RAM Information (begin) ----------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------+---------------+--------------+--------------+--------------+---------------+--------------+--------------+
|                                                                                 NAME                                                                                 | MODE | READ_WIDTH_A | WRITE_WIDTH_A | WRITE_MODE_A | OUTPUT_REG_A | READ_WIDTH_B | WRITE_WIDTH_B | WRITE_MODE_B | OUTPUT_REG_B |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------+---------------+--------------+--------------+--------------+---------------+--------------+--------------+
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u11_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u11_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u12_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u12_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u13_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u13_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u14_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u14_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u21_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u21_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u22_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u22_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u23_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u23_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u24_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u24_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u31_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u31_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u32_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u32_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u33_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u33_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u34_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u34_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u41_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u41_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u42_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u42_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u43_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u43_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u44_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
|  u_data_in_uart_control_top/rgb_bicubic_u/red_interp/u_my16bram/u44_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u11_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u11_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u12_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u12_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u13_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u13_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u14_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u14_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u21_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u21_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u22_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u22_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u23_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u23_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u24_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u24_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u31_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u31_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u32_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u32_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u33_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u33_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u34_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u34_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u41_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u41_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u42_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u42_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u43_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u43_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u44_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/green_interp/u_my16bram/u44_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u11_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u11_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u12_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u12_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u13_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u13_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u14_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u14_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u21_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u21_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u22_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u22_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u23_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u23_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u24_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u24_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u31_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u31_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u32_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u32_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u33_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u33_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u34_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u34_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u41_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u41_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u42_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u42_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u43_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u43_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u44_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
| u_data_in_uart_control_top/rgb_bicubic_u/blue_interp/u_my16bram/u44_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      5       |       5       |  READ_FIRST  |    false     |      5       |       5       |  READ_FIRST  |    false     |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------+---------------+--------------+--------------+--------------+---------------+--------------+--------------+

----------- True Dual Port RAM Information (end) ----------


---------- IO Interface Summary (begin) ----------

+------------------------+--------------+
| Missing Interface Pins | Input/Output |
+------------------------+--------------+
|        clk_20m         |    Input     |
|        clk_75m         |    Input     |
|        clk_100m        |    Input     |
|       hdmi_hs_i        |    Input     |
|     hdmi_sda_io_IN     |    Input     |
|     i_dqs_n_lo[1]      |    Input     |
|     i_dqs_n_hi[1]      |    Input     |
|     i_dqs_n_lo[0]      |    Input     |
|     i_dqs_n_hi[0]      |    Input     |
|        clk_pro         |    Input     |
+------------------------+--------------+

----------- IO Interface Summary (end) ----------

Elapsed time for placement: 0 hours 1 minutes 3 seconds
