{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690459769600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690459769604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 09:09:29 2023 " "Processing started: Thu Jul 27 09:09:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690459769604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459769604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PIPELINE -c PIPELINE " "Command: quartus_map --read_settings_files=on --write_settings_files=off PIPELINE -c PIPELINE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459769604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690459769913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690459769913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE-behavioral " "Found design unit 1: PIPELINE-behavioral" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777289 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE " "Found entity 1: PIPELINE" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459777289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file x_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X_REG-main " "Found design unit 1: X_REG-main" {  } { { "X_REG.vhd" "" { Text "D:/projects/Pipeline_RISCV/X_REG.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777291 ""} { "Info" "ISGN_ENTITY_NAME" "1 X_REG " "Found entity 1: X_REG" {  } { { "X_REG.vhd" "" { Text "D:/projects/Pipeline_RISCV/X_REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459777291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-a " "Found design unit 1: genImm32-a" {  } { { "genImm32.vhd" "" { Text "D:/projects/Pipeline_RISCV/genImm32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777293 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "D:/projects/Pipeline_RISCV/genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459777293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline_RISCV/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777294 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline_RISCV/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459777294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD-RTL " "Found design unit 1: MD-RTL" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline_RISCV/MD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777296 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD " "Found entity 1: MD" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline_RISCV/MD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459777296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MI-RTL " "Found design unit 1: MI-RTL" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline_RISCV/MI.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777297 ""} { "Info" "ISGN_ENTITY_NAME" "1 MI " "Found entity 1: MI" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline_RISCV/MI.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459777297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21-Behavioral " "Found design unit 1: Mux21-Behavioral" {  } { { "Mux21.vhd" "" { Text "D:/projects/Pipeline_RISCV/Mux21.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777299 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "Mux21.vhd" "" { Text "D:/projects/Pipeline_RISCV/Mux21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459777299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-behavioral " "Found design unit 1: Controle-behavioral" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777300 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459777300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "ULA.vhd" "" { Text "D:/projects/Pipeline_RISCV/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777302 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/projects/Pipeline_RISCV/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459777302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE_TB-behavior " "Found design unit 1: PIPELINE_TB-behavior" {  } { { "PIPELINE_TB.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777303 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE_TB " "Found entity 1: PIPELINE_TB" {  } { { "PIPELINE_TB.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459777303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador8bits-Behavioral " "Found design unit 1: Somador8bits-Behavioral" {  } { { "Somador8bits.vhd" "" { Text "D:/projects/Pipeline_RISCV/Somador8bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777305 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador8bits " "Found entity 1: Somador8bits" {  } { { "Somador8bits.vhd" "" { Text "D:/projects/Pipeline_RISCV/Somador8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459777305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21PC-Behavioral " "Found design unit 1: Mux21PC-Behavioral" {  } { { "Mux21PC.vhd" "" { Text "D:/projects/Pipeline_RISCV/Mux21PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777306 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21PC " "Found entity 1: Mux21PC" {  } { { "Mux21PC.vhd" "" { Text "D:/projects/Pipeline_RISCV/Mux21PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690459777306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459777306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIPELINE " "Elaborating entity \"PIPELINE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690459777341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_md PIPELINE.vhd(125) " "Verilog HDL or VHDL warning at PIPELINE.vhd(125): object \"MemRead_md\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690459777346 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWrite_md PIPELINE.vhd(125) " "Verilog HDL or VHDL warning at PIPELINE.vhd(125): object \"MemWrite_md\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690459777346 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUSrc_WB PIPELINE.vhd(129) " "Verilog HDL or VHDL warning at PIPELINE.vhd(129): object \"ALUSrc_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Branch_WB PIPELINE.vhd(129) " "Verilog HDL or VHDL warning at PIPELINE.vhd(129): object \"Branch_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_WB PIPELINE.vhd(129) " "Verilog HDL or VHDL warning at PIPELINE.vhd(129): object \"MemRead_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWrite_WB PIPELINE.vhd(129) " "Verilog HDL or VHDL warning at PIPELINE.vhd(129): object \"MemWrite_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "resetpc PIPELINE.vhd(125) " "VHDL Signal Declaration warning at PIPELINE.vhd(125): used implicit default value for signal \"resetpc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_ula_WB PIPELINE.vhd(135) " "Verilog HDL or VHDL warning at PIPELINE.vhd(135): object \"opcode_ula_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "asoma PIPELINE.vhd(138) " "VHDL Signal Declaration warning at PIPELINE.vhd(138): used implicit default value for signal \"asoma\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 138 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bsoma PIPELINE.vhd(138) " "VHDL Signal Declaration warning at PIPELINE.vhd(138): used implicit default value for signal \"bsoma\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 138 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "asoma1 PIPELINE.vhd(138) " "VHDL Signal Declaration warning at PIPELINE.vhd(138): used implicit default value for signal \"asoma1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 138 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bsoma1 PIPELINE.vhd(138) " "VHDL Signal Declaration warning at PIPELINE.vhd(138): used implicit default value for signal \"bsoma1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 138 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum1 PIPELINE.vhd(138) " "Verilog HDL or VHDL warning at PIPELINE.vhd(138): object \"sum1\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WB PIPELINE.vhd(439) " "VHDL Process Statement warning at PIPELINE.vhd(439): signal \"WB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM PIPELINE.vhd(440) " "VHDL Process Statement warning at PIPELINE.vhd(440): signal \"MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXECUTE PIPELINE.vhd(441) " "VHDL Process Statement warning at PIPELINE.vhd(441): signal \"EXECUTE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DECODE PIPELINE.vhd(442) " "VHDL Process Statement warning at PIPELINE.vhd(442): signal \"DECODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH PIPELINE.vhd(443) " "VHDL Process Statement warning at PIPELINE.vhd(443): signal \"FETCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "teste_rs1s PIPELINE.vhd(446) " "VHDL Process Statement warning at PIPELINE.vhd(446): signal \"teste_rs1s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "teste_rs2s PIPELINE.vhd(447) " "VHDL Process Statement warning at PIPELINE.vhd(447): signal \"teste_rs2s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "teste_rds PIPELINE.vhd(448) " "VHDL Process Statement warning at PIPELINE.vhd(448): signal \"teste_rds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUM_TBs PIPELINE.vhd(449) " "VHDL Process Statement warning at PIPELINE.vhd(449): signal \"SUM_TBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_OUT_TBs PIPELINE.vhd(450) " "VHDL Process Statement warning at PIPELINE.vhd(450): signal \"PC_OUT_TBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INST_TBs PIPELINE.vhd(451) " "VHDL Process Statement warning at PIPELINE.vhd(451): signal \"INST_TBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690459777347 "|PIPELINE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:Controle_inst " "Elaborating entity \"Controle\" for hierarchy \"Controle:Controle_inst\"" {  } { { "PIPELINE.vhd" "Controle_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690459777348 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp Controle.vhd(15) " "Verilog HDL or VHDL warning at Controle.vhd(15): object \"ALUOp\" assigned a value but never read" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690459777349 "|PIPELINE|Controle:Controle_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem2Reg Controle.vhd(20) " "VHDL Process Statement warning at Controle.vhd(20): inferring latch(es) for signal or variable \"Mem2Reg\", which holds its previous value in one or more paths through the process" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1690459777349 "|PIPELINE|Controle:Controle_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem2Reg Controle.vhd(20) " "Inferred latch for \"Mem2Reg\" at Controle.vhd(20)" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459777349 "|PIPELINE|Controle:Controle_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"PC:PC_inst\"" {  } { { "PIPELINE.vhd" "PC_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690459777349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MI MI:MI_inst " "Elaborating entity \"MI\" for hierarchy \"MI:MI_inst\"" {  } { { "PIPELINE.vhd" "MI_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690459777350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador8bits Somador8bits:SUM11_inst " "Elaborating entity \"Somador8bits\" for hierarchy \"Somador8bits:SUM11_inst\"" {  } { { "PIPELINE.vhd" "SUM11_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690459777352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 Mux21:MUX1_inst " "Elaborating entity \"Mux21\" for hierarchy \"Mux21:MUX1_inst\"" {  } { { "PIPELINE.vhd" "MUX1_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690459777353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA_inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA_inst\"" {  } { { "PIPELINE.vhd" "ULA_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690459777355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32 genImm32:IMM_inst " "Elaborating entity \"genImm32\" for hierarchy \"genImm32:IMM_inst\"" {  } { { "PIPELINE.vhd" "IMM_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690459777356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_REG X_REG:X_REG_inst " "Elaborating entity \"X_REG\" for hierarchy \"X_REG:X_REG_inst\"" {  } { { "PIPELINE.vhd" "X_REG_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690459777358 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i X_REG.vhd(20) " "Verilog HDL or VHDL warning at X_REG.vhd(20): object \"i\" assigned a value but never read" {  } { { "X_REG.vhd" "" { Text "D:/projects/Pipeline_RISCV/X_REG.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690459777364 "|PIPELINE|X_REG:X_REG_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bRegs X_REG.vhd(34) " "VHDL Process Statement warning at X_REG.vhd(34): signal \"bRegs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "X_REG.vhd" "" { Text "D:/projects/Pipeline_RISCV/X_REG.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690459777364 "|PIPELINE|X_REG:X_REG_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bRegs X_REG.vhd(35) " "VHDL Process Statement warning at X_REG.vhd(35): signal \"bRegs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "X_REG.vhd" "" { Text "D:/projects/Pipeline_RISCV/X_REG.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690459777364 "|PIPELINE|X_REG:X_REG_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD MD:MD_inst " "Elaborating entity \"MD\" for hierarchy \"MD:MD_inst\"" {  } { { "PIPELINE.vhd" "MD_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690459777365 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rs1\[0\] GND " "Pin \"teste_rs1\[0\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rs1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rs1\[1\] GND " "Pin \"teste_rs1\[1\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rs1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rs1\[2\] GND " "Pin \"teste_rs1\[2\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rs1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rs1\[3\] GND " "Pin \"teste_rs1\[3\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rs1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rs1\[4\] GND " "Pin \"teste_rs1\[4\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rs1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rs2\[0\] GND " "Pin \"teste_rs2\[0\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rs2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rs2\[1\] GND " "Pin \"teste_rs2\[1\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rs2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rs2\[2\] GND " "Pin \"teste_rs2\[2\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rs2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rs2\[3\] GND " "Pin \"teste_rs2\[3\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rs2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rs2\[4\] GND " "Pin \"teste_rs2\[4\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rs2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rd\[0\] GND " "Pin \"teste_rd\[0\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rd\[1\] GND " "Pin \"teste_rd\[1\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rd\[2\] GND " "Pin \"teste_rd\[2\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rd\[3\] GND " "Pin \"teste_rd\[3\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_rd\[4\] GND " "Pin \"teste_rd\[4\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|teste_rd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[0\] GND " "Pin \"SUM_TB\[0\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[1\] GND " "Pin \"SUM_TB\[1\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[2\] GND " "Pin \"SUM_TB\[2\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[3\] GND " "Pin \"SUM_TB\[3\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[4\] GND " "Pin \"SUM_TB\[4\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[5\] GND " "Pin \"SUM_TB\[5\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[6\] GND " "Pin \"SUM_TB\[6\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[7\] GND " "Pin \"SUM_TB\[7\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[8\] GND " "Pin \"SUM_TB\[8\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[9\] GND " "Pin \"SUM_TB\[9\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[10\] GND " "Pin \"SUM_TB\[10\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[11\] GND " "Pin \"SUM_TB\[11\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[12\] GND " "Pin \"SUM_TB\[12\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[13\] GND " "Pin \"SUM_TB\[13\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[14\] GND " "Pin \"SUM_TB\[14\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[15\] GND " "Pin \"SUM_TB\[15\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[16\] GND " "Pin \"SUM_TB\[16\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[17\] GND " "Pin \"SUM_TB\[17\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[18\] GND " "Pin \"SUM_TB\[18\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[19\] GND " "Pin \"SUM_TB\[19\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[20\] GND " "Pin \"SUM_TB\[20\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[21\] GND " "Pin \"SUM_TB\[21\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[22\] GND " "Pin \"SUM_TB\[22\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[23\] GND " "Pin \"SUM_TB\[23\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[24\] GND " "Pin \"SUM_TB\[24\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[25\] GND " "Pin \"SUM_TB\[25\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[26\] GND " "Pin \"SUM_TB\[26\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[27\] GND " "Pin \"SUM_TB\[27\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[28\] GND " "Pin \"SUM_TB\[28\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[29\] GND " "Pin \"SUM_TB\[29\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[30\] GND " "Pin \"SUM_TB\[30\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SUM_TB\[31\] GND " "Pin \"SUM_TB\[31\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|SUM_TB[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[0\] GND " "Pin \"INST_TB\[0\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[1\] GND " "Pin \"INST_TB\[1\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[2\] GND " "Pin \"INST_TB\[2\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[3\] GND " "Pin \"INST_TB\[3\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[4\] GND " "Pin \"INST_TB\[4\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[5\] GND " "Pin \"INST_TB\[5\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[6\] GND " "Pin \"INST_TB\[6\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[7\] GND " "Pin \"INST_TB\[7\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[8\] GND " "Pin \"INST_TB\[8\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[9\] GND " "Pin \"INST_TB\[9\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[10\] GND " "Pin \"INST_TB\[10\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[11\] GND " "Pin \"INST_TB\[11\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[12\] GND " "Pin \"INST_TB\[12\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[13\] GND " "Pin \"INST_TB\[13\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[14\] GND " "Pin \"INST_TB\[14\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[15\] GND " "Pin \"INST_TB\[15\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[16\] GND " "Pin \"INST_TB\[16\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[17\] GND " "Pin \"INST_TB\[17\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[18\] GND " "Pin \"INST_TB\[18\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[19\] GND " "Pin \"INST_TB\[19\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[20\] GND " "Pin \"INST_TB\[20\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[21\] GND " "Pin \"INST_TB\[21\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[22\] GND " "Pin \"INST_TB\[22\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[23\] GND " "Pin \"INST_TB\[23\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[24\] GND " "Pin \"INST_TB\[24\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[25\] GND " "Pin \"INST_TB\[25\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[26\] GND " "Pin \"INST_TB\[26\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[27\] GND " "Pin \"INST_TB\[27\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[28\] GND " "Pin \"INST_TB\[28\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[29\] GND " "Pin \"INST_TB\[29\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[30\] GND " "Pin \"INST_TB\[30\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_TB\[31\] GND " "Pin \"INST_TB\[31\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690459777985 "|PIPELINE|INST_TB[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1690459777985 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690459778054 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "437 " "437 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690459778206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690459778336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690459778336 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690459778389 "|PIPELINE|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1690459778389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690459778390 ""} { "Info" "ICUT_CUT_TM_OPINS" "116 " "Implemented 116 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690459778390 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690459778390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690459778390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690459778405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 09:09:38 2023 " "Processing ended: Thu Jul 27 09:09:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690459778405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690459778405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690459778405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690459778405 ""}
