{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.620606,
	"cts__clock__skew__setup__pre_repair": 0.085089,
	"cts__clock__skew__hold__pre_repair": 0.085089,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0169826,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.00878803,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00797606,
	"cts__power__switching__total__pre_repair": 0.00404317,
	"cts__power__leakage__total__pre_repair": 3.04282e-08,
	"cts__power__total__pre_repair": 0.0120193,
	"cts__design__io__pre_repair": 165,
	"cts__design__die__area__pre_repair": 142427,
	"cts__design__core__area__pre_repair": 139703,
	"cts__design__instance__count__pre_repair": 8308,
	"cts__design__instance__area__pre_repair": 77510.6,
	"cts__design__instance__count__stdcell__pre_repair": 8308,
	"cts__design__instance__area__stdcell__pre_repair": 77510.6,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.554825,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.554825,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.620606,
	"cts__clock__skew__setup__post_repair": 0.085089,
	"cts__clock__skew__hold__post_repair": 0.085089,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0169826,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.00878803,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00797606,
	"cts__power__switching__total__post_repair": 0.00404317,
	"cts__power__leakage__total__post_repair": 3.04282e-08,
	"cts__power__total__post_repair": 0.0120193,
	"cts__design__io__post_repair": 165,
	"cts__design__die__area__post_repair": 142427,
	"cts__design__core__area__post_repair": 139703,
	"cts__design__instance__count__post_repair": 8308,
	"cts__design__instance__area__post_repair": 77510.6,
	"cts__design__instance__count__stdcell__post_repair": 8308,
	"cts__design__instance__area__stdcell__post_repair": 77510.6,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.554825,
	"cts__design__instance__utilization__stdcell__post_repair": 0.554825,
	"cts__design__instance__displacement__total": 1551.77,
	"cts__design__instance__displacement__mean": 0.186,
	"cts__design__instance__displacement__max": 15.18,
	"cts__route__wirelength__estimated": 189683,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 189683,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.592228,
	"cts__clock__skew__setup": 0.0852871,
	"cts__clock__skew__hold": 0.0852871,
	"cts__timing__drv__max_slew_limit": 0.0092617,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.000561422,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00797762,
	"cts__power__switching__total": 0.0040904,
	"cts__power__leakage__total": 3.04282e-08,
	"cts__power__total": 0.0120681,
	"cts__design__io": 165,
	"cts__design__die__area": 142427,
	"cts__design__core__area": 139703,
	"cts__design__instance__count": 8308,
	"cts__design__instance__area": 77510.6,
	"cts__design__instance__count__stdcell": 8308,
	"cts__design__instance__area__stdcell": 77510.6,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.554825,
	"cts__design__instance__utilization__stdcell": 0.554825
}