## FPGA implementation

# Overall design
 				
|ip_addrress -->| heavy_part_table0 | heavy_part_table1 | heavy_part_table2| heavy_part_table3 | light_part_table |
| - | :-: | :-: | :-: | :-: | -: |
				
Each 				
