
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036435                       # Number of seconds simulated
sim_ticks                                 36434684448                       # Number of ticks simulated
final_tick                               565999064385                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142125                       # Simulator instruction rate (inst/s)
host_op_rate                                   179664                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2349178                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888944                       # Number of bytes of host memory used
host_seconds                                 15509.54                       # Real time elapsed on the host
sim_insts                                  2204292983                       # Number of instructions simulated
sim_ops                                    2786510748                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3030144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1642880                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4675968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1657216                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1657216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23673                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12835                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36531                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12947                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12947                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     83166467                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     45091100                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128338370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35131                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45671                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              80802                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45484571                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45484571                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45484571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35131                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     83166467                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     45091100                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              173822941                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87373345                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31013063                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25445027                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015471                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13067327                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12098251                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164123                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87118                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32020990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170150291                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31013063                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15262374                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36585232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10807807                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7668294                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15667460                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807235                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85034647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.459813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.324866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48449415     56.98%     56.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648610      4.29%     61.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198330      3.76%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438674      4.04%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3025076      3.56%     72.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1577372      1.85%     74.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027811      1.21%     75.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2700846      3.18%     78.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17968513     21.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85034647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354949                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.947394                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33692936                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7244503                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34796297                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       547219                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8753683                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075746                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6617                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201860211                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51010                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8753683                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35355288                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3537014                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       998418                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33646690                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2743546                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195031529                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10418                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1720941                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747969                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           98                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270804390                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909408824                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909408824                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102545126                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34067                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18042                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7266834                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19267965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10031550                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       238866                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2953072                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183949093                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34042                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147790858                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       285649                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61067722                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186535946                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1998                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85034647                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.738008                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908893                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30831977     36.26%     36.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17928310     21.08%     57.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11855544     13.94%     71.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7605889      8.94%     80.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7588896      8.92%     89.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4433847      5.21%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3380425      3.98%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       751648      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       658111      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85034647                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1085041     69.94%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203876     13.14%     83.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262520     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121571127     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012439      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15733330     10.65%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8457940      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147790858                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.691487                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1551478                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010498                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382453486                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245051898                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143629899                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149342336                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260787                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7055836                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          450                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1067                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2289877                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          570                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8753683                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2760501                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       163003                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183983135                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       304636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19267965                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10031550                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18020                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116819                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6685                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1067                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230442                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1131189                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2361631                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145197753                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14792214                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2593101                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23002219                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20583391                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8210005                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.661808                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143774975                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143629899                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93691452                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261705714                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.643864                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358003                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61565355                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040490                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76280964                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604882                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166243                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30966004     40.59%     40.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20463042     26.83%     67.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8385378     10.99%     78.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293472      5.63%     84.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3672588      4.81%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1802656      2.36%     91.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1986498      2.60%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005522      1.32%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3705804      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76280964                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3705804                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256562435                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376736394                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2338698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.873733                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.873733                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.144514                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.144514                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655551770                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196984961                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189282636                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87373345                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31400465                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25558734                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2098482                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13384767                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12374837                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3233422                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92495                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34714334                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171508434                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31400465                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15608259                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36039652                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10769224                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5901567                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16969937                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       843988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85290646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.476765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49250994     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1947195      2.28%     60.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2535120      2.97%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3818596      4.48%     67.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3709108      4.35%     71.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2813172      3.30%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1676076      1.97%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2510153      2.94%     80.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17030232     19.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85290646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359383                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.962938                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35859502                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5783470                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34741386                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       271467                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8634820                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5313451                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205199248                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1345                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8634820                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37762449                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1057593                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1958684                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33064914                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2812180                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199220543                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          885                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1215242                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       882819                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           41                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    277615662                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    927820031                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    927820031                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172590852                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105024807                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42160                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23779                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7951526                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18464658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9781897                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       189576                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3554079                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185164982                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40070                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149121088                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       277274                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60219752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183245468                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6374                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85290646                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748387                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894491                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29815696     34.96%     34.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18698489     21.92%     56.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12173960     14.27%     71.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8179209      9.59%     80.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7653938      8.97%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4100699      4.81%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3013868      3.53%     98.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       903699      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       751088      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85290646                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         734075     69.43%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        150862     14.27%     83.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172360     16.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124103332     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2107583      1.41%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16848      0.01%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14723838      9.87%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8169487      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149121088                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.706711                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1057303                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007090                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384867399                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    245425648                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144944091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150178391                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       504104                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7075781                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2208                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          884                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2482167                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          253                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8634820                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         626783                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99099                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185205057                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1267327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18464658                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9781897                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23222                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74896                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          884                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1285417                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1181173                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2466590                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146273912                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13858455                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2847176                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21853490                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20488443                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7995035                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.674125                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144982591                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144944091                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93139143                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261557533                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.658905                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356094                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101077177                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124228050                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60977304                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33696                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2133058                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76655826                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147414                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29751181     38.81%     38.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21947543     28.63%     67.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8062467     10.52%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4622005      6.03%     83.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3871572      5.05%     89.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1962144      2.56%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1854881      2.42%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       809000      1.06%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3775033      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76655826                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101077177                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124228050                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18688607                       # Number of memory references committed
system.switch_cpus1.commit.loads             11388877                       # Number of loads committed
system.switch_cpus1.commit.membars              16848                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17817283                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111974630                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2534758                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3775033                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           258086147                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379050047                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33807                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2082699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101077177                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124228050                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101077177                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864422                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864422                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.156842                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.156842                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       658244986                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200221011                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189497094                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33696                       # number of misc regfile writes
system.l20.replacements                         23683                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550477                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27779                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.816300                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.572173                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.461913                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3120.537732                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           972.428182                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000384                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000357                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.761850                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.237409                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72547                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72547                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15301                       # number of Writeback hits
system.l20.Writeback_hits::total                15301                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72547                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72547                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72547                       # number of overall hits
system.l20.overall_hits::total                  72547                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23673                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23683                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23673                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23683                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23673                       # number of overall misses
system.l20.overall_misses::total                23683                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       646923                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2382764672                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2383411595                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       646923                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2382764672                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2383411595                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       646923                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2382764672                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2383411595                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96220                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96230                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15301                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15301                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96220                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96230                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96220                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96230                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.246030                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.246108                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.246030                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.246108                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.246030                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.246108                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100653.262028                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100638.077735                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100653.262028                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100638.077735                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100653.262028                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100638.077735                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4699                       # number of writebacks
system.l20.writebacks::total                     4699                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23673                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23683                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23673                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23683                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23673                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23683                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       572920                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2206341123                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2206914043                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       572920                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2206341123                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2206914043                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       572920                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2206341123                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2206914043                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246030                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.246108                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.246030                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.246108                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.246030                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.246108                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93200.740210                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93185.577967                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93200.740210                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93185.577967                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93200.740210                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93185.577967                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12850                       # number of replacements
system.l21.tagsinuse                      4095.976939                       # Cycle average of tags in use
system.l21.total_refs                          392274                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16946                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.148472                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           87.855530                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.978719                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2743.193799                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1261.948891                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021449                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000727                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.669725                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.308093                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999994                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        39923                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39923                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23614                       # number of Writeback hits
system.l21.Writeback_hits::total                23614                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        39923                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39923                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        39923                       # number of overall hits
system.l21.overall_hits::total                  39923                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12830                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12843                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12835                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12848                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12835                       # number of overall misses
system.l21.overall_misses::total                12848                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1345220                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1192983536                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1194328756                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       714046                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       714046                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1345220                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1193697582                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1195042802                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1345220                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1193697582                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1195042802                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52753                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52766                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23614                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23614                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52758                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52771                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52758                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52771                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243209                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.243395                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.243281                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.243467                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.243281                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.243467                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 103478.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 92983.907716                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 92994.530561                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 142809.200000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 142809.200000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 103478.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 93003.317647                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 93013.916719                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 103478.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 93003.317647                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 93013.916719                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8248                       # number of writebacks
system.l21.writebacks::total                     8248                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12830                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12843                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12835                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12848                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12835                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12848                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1243022                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1093385990                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1094629012                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       675494                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       675494                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1243022                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1094061484                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1095304506                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1243022                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1094061484                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1095304506                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243209                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.243395                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.243281                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.243467                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.243281                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.243467                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95617.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85221.043648                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 85231.566768                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 135098.800000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 135098.800000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 95617.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 85240.474016                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 85250.973381                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 95617.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 85240.474016                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 85250.973381                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997598                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015675110                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846682.018182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997598                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15667449                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15667449                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15667449                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15667449                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15667449                       # number of overall hits
system.cpu0.icache.overall_hits::total       15667449                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       760395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       760395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       760395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       760395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15667460                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15667460                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15667460                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15667460                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15667460                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15667460                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96220                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191889114                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96476                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1988.982897                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490448                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509552                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11624733                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11624733                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17112                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19334158                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19334158                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19334158                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19334158                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       362324                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       362324                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       362424                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        362424                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       362424                       # number of overall misses
system.cpu0.dcache.overall_misses::total       362424                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15084891194                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15084891194                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6595430                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6595430                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15091486624                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15091486624                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15091486624                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15091486624                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11987057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11987057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19696582                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19696582                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19696582                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19696582                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030226                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030226                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018400                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018400                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018400                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018400                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41633.706831                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41633.706831                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 65954.300000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65954.300000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41640.417368                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41640.417368                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41640.417368                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41640.417368                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15301                       # number of writebacks
system.cpu0.dcache.writebacks::total            15301                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       266104                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       266104                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       266204                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       266204                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       266204                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       266204                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96220                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96220                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96220                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96220                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96220                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96220                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2973231519                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2973231519                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2973231519                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2973231519                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2973231519                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2973231519                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008027                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008027                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004885                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004885                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004885                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004885                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30900.348358                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30900.348358                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30900.348358                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30900.348358                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30900.348358                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30900.348358                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996907                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020193341                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056841.413306                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996907                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16969920                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16969920                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16969920                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16969920                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16969920                       # number of overall hits
system.cpu1.icache.overall_hits::total       16969920                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1724219                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1724219                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1724219                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1724219                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1724219                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1724219                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16969937                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16969937                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16969937                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16969937                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16969937                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16969937                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 101424.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 101424.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 101424.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 101424.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 101424.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 101424.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1358696                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1358696                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1358696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1358696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1358696                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1358696                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 104515.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 104515.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 104515.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 104515.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 104515.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 104515.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52758                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174311739                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53014                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3288.032199                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.232177                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.767823                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911063                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088937                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10546178                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10546178                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7261751                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7261751                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17801                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17801                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16848                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16848                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17807929                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17807929                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17807929                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17807929                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       132921                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       132921                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3268                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3268                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       136189                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        136189                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       136189                       # number of overall misses
system.cpu1.dcache.overall_misses::total       136189                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6697933634                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6697933634                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    312960063                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    312960063                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7010893697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7010893697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7010893697                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7010893697                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10679099                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10679099                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7265019                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7265019                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16848                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16848                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17944118                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17944118                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17944118                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17944118                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012447                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012447                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000450                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000450                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007590                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007590                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007590                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007590                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50390.334364                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50390.334364                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 95765.013158                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95765.013158                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 51479.148074                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 51479.148074                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 51479.148074                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 51479.148074                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1091825                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        64225                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23614                       # number of writebacks
system.cpu1.dcache.writebacks::total            23614                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80168                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80168                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3263                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3263                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83431                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83431                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83431                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83431                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52753                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52753                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52758                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52758                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52758                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52758                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1530968216                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1530968216                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       719046                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       719046                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1531687262                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1531687262                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1531687262                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1531687262                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002940                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002940                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29021.443634                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29021.443634                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 143809.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 143809.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29032.322340                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29032.322340                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29032.322340                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29032.322340                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
