<dec f='linux/drivers/gpu/drm/i915/i915_reg.h' l='3153'/>
<doc f='linux/drivers/gpu/drm/i915/i915_reg.h' l='3147'>/*
 * Parallel to Serial Load Pulse phase selection.
 * Selects the phase for the 10X DPLL clock for the PCIe
 * digital display port. The range is 4 to 13; 10 or more
 * is just a flip delay. The default is 6
 */</doc>
