array set ::col_mi::flat_instances {}
array set ::col::ip_hier {i_hqm_lsp_hqm_gated_clk_enable_and2 hqm_sip_gated_wrap i_hqm_sif_prim_clkgate hqm_sip_aon_wrap i_hqm_qed_clkgate hqm_sip_gated_wrap i_hqm_master hqm_sip_aon_wrap i_hqm_rtdr_tapconfig hqm_sip_aon_wrap i_hqm_qed_hqm_inp_gated_clk_enable_rptr hqm_sip_gated_wrap i_hqm_nalb_reset_core hqm_sip_gated_wrap i_hqm_credit_hist_pipe hqm_sip_gated_wrap i_hqm_chp_hqm_gated_clk_enable_and2 hqm_sip_gated_wrap i_hqm_sif_prim_clk_enable_rptr hqm_sip_aon_wrap i_hqm_qed_clk_en_proc_ft_rptr hqm_sip_gated_wrap i_hqm_rtdr_iosfsb_ism hqm_sip_aon_wrap i_hqm_system_side_rst_sync_prim_n hqm_sip_gated_wrap i_hqm_qed_unit_idle_and2 hqm_sip_gated_wrap i_hqm_system_clkproc hqm_sip_gated_wrap i_hqm_system_hqm_inp_gated_clk_enable_rptr hqm_sip_gated_wrap i_hqm_rop_reset_core hqm_sip_gated_wrap i_hqm_lsp_clkproc hqm_sip_gated_wrap i_hqm_master_hqm_clk_ungate_rptr hqm_sip_aon_wrap i_hqm_rtdr_taptrigger hqm_sip_aon_wrap i_hqm_system hqm_sip_gated_wrap i_hqm_dp_hqm_gated_clk_enable_or2 hqm_sip_gated_wrap i_hqm_nalb_hqm_gated_clk_enable_or2 hqm_sip_gated_wrap i_hqm_lsp_flr_prep_rptr hqm_sip_gated_wrap i_hqm_system_prim_clk_ungate_rptr hqm_sip_gated_wrap i_hqm_chp_clkproc hqm_sip_gated_wrap i_hqm_master_hqm_inp_gated_clk_enable_rptr hqm_sip_aon_wrap i_hqm_dp_hqm_gated_clk_enable_rptr hqm_sip_gated_wrap i_hqm_master_hqm_freerun_clk_enable_rptr hqm_sip_aon_wrap i_hqm_qed_clkproc hqm_sip_gated_wrap i_hqm_reorder_pipe hqm_sip_gated_wrap i_hqm_master_side_rst_sync_prim_n hqm_sip_aon_wrap i_hqm_qed_hqm_gated_clk_enable_rptr hqm_sip_gated_wrap i_hqm_lsp_reset_core hqm_sip_gated_wrap i_hqm_nalb_hqm_gated_clk_enable_rptr hqm_sip_gated_wrap i_system_buf_hqm_clk_trunk hqm_sip_aon_wrap i_hqm_lsp_hqm_gated_clk_enable_rptr hqm_sip_gated_wrap i_hqm_master_prim_clk_ungate_rptr hqm_sip_aon_wrap i_hqm_pwrgood_rst_b_buf hqm_sip_aon_wrap i_hqm_system_clk_ungate_rptr hqm_sip_gated_wrap i_hqm_chp_hqm_gated_rst_pgcb_sync_n hqm_sip_gated_wrap i_hqm_system_hqm_gated_clk_enable_and2 hqm_sip_gated_wrap i_hqm_lsp_clk_ungate_rptr hqm_sip_gated_wrap i_hqm_chp_hqm_gated_clk_enable_rptr hqm_sip_gated_wrap i_hqm_sif hqm_sip_aon_wrap i_hqm_qed_hqm_gated_clk_enable_or2 hqm_sip_gated_wrap i_hqm_master_hqm_cdc_clkgate hqm_sip_aon_wrap i_hqm_aqed_reset_core hqm_sip_gated_wrap i_hqm_chp_hqm_gated_clk_enable_or2 hqm_sip_gated_wrap i_hqm_system_prim_clkgate hqm_sip_gated_wrap i_hqm_qed_flr_prep_inv hqm_sip_gated_wrap i_hqm_system_reset_core hqm_sip_gated_wrap i_hqm_chp_pgcb_clk hqm_sip_gated_wrap i_hqm_master_hqm_cdc_clk_enable_rptr hqm_sip_aon_wrap i_hqm_sif_prim_clknonflr hqm_sip_aon_wrap i_hqm_nalb_clkproc hqm_sip_gated_wrap i_hqm_qed_flr_prep_rptr hqm_sip_gated_wrap i_hqm_master_hqm_clk_rptr_rst_sync_n hqm_sip_aon_wrap i_hqm_AW_fet_en_sequencer hqm_sip_aon_wrap i_hqm_system_prim_clk_enable_rptr hqm_sip_gated_wrap i_hqm_qed_reset_core hqm_sip_gated_wrap i_hqm_lsp_hqm_inp_gated_clk_enable_rptr hqm_sip_gated_wrap i_hqm_atm_reset_core hqm_sip_gated_wrap i_hqm_qed_clk_ungate_rptr hqm_sip_gated_wrap i_hqm_system_flr_prep_rptr hqm_sip_gated_wrap i_hqm_qed_unit_idle_ft_rptr hqm_sip_gated_wrap i_hqm_qed_pipe hqm_sip_gated_wrap i_hqm_master_clkfree hqm_sip_aon_wrap i_hqm_system_hqm_gated_clk_enable_or2 hqm_sip_gated_wrap i_hqm_dp_clkproc hqm_sip_gated_wrap i_hqm_master_hqm_inp_clkgate hqm_sip_aon_wrap i_hqm_system_hqm_clk_rptr_rst_sync_n hqm_sip_gated_wrap i_hqm_list_sel_pipe hqm_sip_gated_wrap i_hqm_lsp_hqm_clk_rptr_rst_sync_n hqm_sip_gated_wrap i_hqm_master_prim_clkgate hqm_sip_aon_wrap i_hqm_sif_nonflr_clk_enable_rptr hqm_sip_aon_wrap i_hqm_system_clkgate hqm_sip_gated_wrap i_hqm_dp_hqm_gated_clk_enable_and2 hqm_sip_gated_wrap i_hqm_aqed_pipe hqm_sip_gated_wrap i_hqm_dir_reset_core hqm_sip_gated_wrap i_hqm_lsp_clkgate hqm_sip_gated_wrap i_hqm_master_prim_clk_enable_rptr hqm_sip_aon_wrap i_hqm_master_hqm_freerun_clk_enable_and2 hqm_sip_aon_wrap i_hqm_AW_viewpin_mux hqm_sip_aon_wrap i_hqm_visa hqm_sip_aon_wrap i_hqm_master_hqm_cdc_enable_and2 hqm_sip_aon_wrap i_hqm_system_hqm_gated_clk_enable_rptr hqm_sip_gated_wrap i_hqm_chp_reset_core hqm_sip_gated_wrap i_hqm_qed_hqm_gated_clk_enable_and2 hqm_sip_gated_wrap i_hqm_qed_hqm_clk_rptr_rst_sync_n hqm_sip_gated_wrap i_hqm_nalb_hqm_gated_clk_enable_and2 hqm_sip_gated_wrap i_hqm_lsp_hqm_gated_clk_enable_or2 hqm_sip_gated_wrap}
array set ::col_mi::ref_inst {}
array set ::col::par_modules {}
array set ::col::wrappers {}
array set ::col::registered_ips {}
array set ::col::instance_name {`I_HQM_LSP_HQM_GATED_CLK_ENABLE_AND2 i_hqm_lsp_hqm_gated_clk_enable_and2 `I_HQM_QED_HQM_GATED_CLK_ENABLE_OR2 i_hqm_qed_hqm_gated_clk_enable_or2 `I_HQM_CHP_HQM_GATED_CLK_ENABLE_OR2 i_hqm_chp_hqm_gated_clk_enable_or2 `I_HQM_RTDR_TAPCONFIG i_hqm_rtdr_tapconfig `I_HQM_QED_HQM_INP_GATED_CLK_ENABLE_RPTR i_hqm_qed_hqm_inp_gated_clk_enable_rptr `I_HQM_NALB_RESET_CORE i_hqm_nalb_reset_core `I_HQM_CHP_PGCB_CLK i_hqm_chp_pgcb_clk `I_HQM_CHP_HQM_GATED_CLK_ENABLE_AND2 i_hqm_chp_hqm_gated_clk_enable_and2 `I_HQM_SIF_PRIM_CLKNONFLR i_hqm_sif_prim_clknonflr `I_HQM_RTDR_IOSFSB_ISM i_hqm_rtdr_iosfsb_ism `I_HQM_SYSTEM_CLKPROC i_hqm_system_clkproc `I_HQM_QED_FLR_PREP_RPTR i_hqm_qed_flr_prep_rptr `I_HQM_AW_FET_EN_SEQUENCER i_hqm_AW_fet_en_sequencer `I_HQM_MASTER_HQM_CLK_RPTR_RST_SYNC_N i_hqm_master_hqm_clk_rptr_rst_sync_n `I_HQM_QED_RESET_CORE i_hqm_qed_reset_core `I_HQM_ATM_RESET_CORE i_hqm_atm_reset_core `I_HQM_QED_CLK_UNGATE_RPTR i_hqm_qed_clk_ungate_rptr `I_HQM_DP_HQM_GATED_CLK_ENABLE_OR2 i_hqm_dp_hqm_gated_clk_enable_or2 `I_HQM_SYSTEM_PRIM_CLK_UNGATE_RPTR i_hqm_system_prim_clk_ungate_rptr `I_HQM_NALB_HQM_GATED_CLK_ENABLE_OR2 i_hqm_nalb_hqm_gated_clk_enable_or2 `I_HQM_SYSTEM_HQM_CLK_RPTR_RST_SYNC_N i_hqm_system_hqm_clk_rptr_rst_sync_n `I_HQM_DP_HQM_GATED_CLK_ENABLE_RPTR i_hqm_dp_hqm_gated_clk_enable_rptr `I_HQM_MASTER_HQM_FREERUN_CLK_ENABLE_RPTR i_hqm_master_hqm_freerun_clk_enable_rptr `I_HQM_SIF_NONFLR_CLK_ENABLE_RPTR i_hqm_sif_nonflr_clk_enable_rptr `I_HQM_REORDER_PIPE i_hqm_reorder_pipe `I_HQM_AQED_PIPE i_hqm_aqed_pipe `I_HQM_DP_HQM_GATED_CLK_ENABLE_AND2 i_hqm_dp_hqm_gated_clk_enable_and2 `I_HQM_DIR_RESET_CORE i_hqm_dir_reset_core `I_HQM_LSP_CLKGATE i_hqm_lsp_clkgate `I_HQM_AW_VIEWPIN_MUX i_hqm_AW_viewpin_mux `I_HQM_MASTER_HQM_FREERUN_CLK_ENABLE_AND2 i_hqm_master_hqm_freerun_clk_enable_and2 `I_HQM_VISA i_hqm_visa `I_HQM_NALB_HQM_GATED_CLK_ENABLE_RPTR i_hqm_nalb_hqm_gated_clk_enable_rptr `I_SYSTEM_BUF_HQM_CLK_TRUNK i_system_buf_hqm_clk_trunk `I_HQM_CHP_RESET_CORE i_hqm_chp_reset_core `I_HQM_MASTER_PRIM_CLK_UNGATE_RPTR i_hqm_master_prim_clk_ungate_rptr `I_FT_BUF_FET_EN_ACK i_ft_buf_fet_en_ack `I_HQM_SYSTEM_CLK_UNGATE_RPTR i_hqm_system_clk_ungate_rptr `I_HQM_CHP_HQM_GATED_RST_PGCB_SYNC_N i_hqm_chp_hqm_gated_rst_pgcb_sync_n `I_HQM_LSP_HQM_GATED_CLK_ENABLE_OR2 i_hqm_lsp_hqm_gated_clk_enable_or2 `I_HQM_NALB_HQM_GATED_CLK_ENABLE_AND2 i_hqm_nalb_hqm_gated_clk_enable_and2 `I_HQM_SIF i_hqm_sif `I_HQM_SIF_PRIM_CLKGATE i_hqm_sif_prim_clkgate `I_HQM_QED_CLKGATE i_hqm_qed_clkgate `I_HQM_MASTER i_hqm_master `I_HQM_MASTER_HQM_CDC_CLKGATE i_hqm_master_hqm_cdc_clkgate `I_HQM_AQED_RESET_CORE i_hqm_aqed_reset_core `I_HQM_SYSTEM_PRIM_CLKGATE i_hqm_system_prim_clkgate `I_HQM_SYSTEM_RESET_CORE i_hqm_system_reset_core `I_HQM_SIF_PRIM_CLK_ENABLE_RPTR i_hqm_sif_prim_clk_enable_rptr `I_HQM_QED_FLR_PREP_INV i_hqm_qed_flr_prep_inv `I_HQM_CREDIT_HIST_PIPE i_hqm_credit_hist_pipe `I_HQM_QED_CLK_EN_PROC_FT_RPTR i_hqm_qed_clk_en_proc_ft_rptr `I_HQM_MASTER_HQM_CDC_CLK_ENABLE_RPTR i_hqm_master_hqm_cdc_clk_enable_rptr `I_HQM_SYSTEM_SIDE_RST_SYNC_PRIM_N i_hqm_system_side_rst_sync_prim_n `I_HQM_SYSTEM_PRIM_CLK_ENABLE_RPTR i_hqm_system_prim_clk_enable_rptr `I_HQM_SYSTEM_HQM_INP_GATED_CLK_ENABLE_RPTR i_hqm_system_hqm_inp_gated_clk_enable_rptr `I_HQM_QED_UNIT_IDLE_AND2 i_hqm_qed_unit_idle_and2 `I_HQM_NALB_CLKPROC i_hqm_nalb_clkproc `I_HQM_ROP_RESET_CORE i_hqm_rop_reset_core `I_HQM_RTDR_TAPTRIGGER i_hqm_rtdr_taptrigger `I_HQM_LSP_CLKPROC i_hqm_lsp_clkproc `I_HQM_LSP_HQM_INP_GATED_CLK_ENABLE_RPTR i_hqm_lsp_hqm_inp_gated_clk_enable_rptr `I_HQM_MASTER_HQM_CLK_UNGATE_RPTR i_hqm_master_hqm_clk_ungate_rptr `I_HQM_SYSTEM_FLR_PREP_RPTR i_hqm_system_flr_prep_rptr `I_HQM_SYSTEM i_hqm_system `I_HQM_QED_UNIT_IDLE_FT_RPTR i_hqm_qed_unit_idle_ft_rptr `I_HQM_SYSTEM_HQM_GATED_CLK_ENABLE_OR2 i_hqm_system_hqm_gated_clk_enable_or2 `I_HQM_QED_PIPE i_hqm_qed_pipe `I_HQM_LSP_FLR_PREP_RPTR i_hqm_lsp_flr_prep_rptr `I_HQM_MASTER_CLKFREE i_hqm_master_clkfree `I_HQM_CHP_CLKPROC i_hqm_chp_clkproc `I_HQM_DP_CLKPROC i_hqm_dp_clkproc `I_HQM_MASTER_HQM_INP_CLKGATE i_hqm_master_hqm_inp_clkgate `I_HQM_MASTER_HQM_INP_GATED_CLK_ENABLE_RPTR i_hqm_master_hqm_inp_gated_clk_enable_rptr `I_HQM_LIST_SEL_PIPE i_hqm_list_sel_pipe `I_HQM_LSP_HQM_CLK_RPTR_RST_SYNC_N i_hqm_lsp_hqm_clk_rptr_rst_sync_n `I_HQM_MASTER_PRIM_CLKGATE i_hqm_master_prim_clkgate `I_HQM_SYSTEM_CLKGATE i_hqm_system_clkgate `I_HQM_QED_CLKPROC i_hqm_qed_clkproc `I_HQM_MASTER_SIDE_RST_SYNC_PRIM_N i_hqm_master_side_rst_sync_prim_n `I_HQM_QED_HQM_GATED_CLK_ENABLE_RPTR i_hqm_qed_hqm_gated_clk_enable_rptr `I_HQM_LSP_RESET_CORE i_hqm_lsp_reset_core `I_HQM_MASTER_PRIM_CLK_ENABLE_RPTR i_hqm_master_prim_clk_enable_rptr `I_HQM_SYSTEM_HQM_GATED_CLK_ENABLE_RPTR i_hqm_system_hqm_gated_clk_enable_rptr `I_HQM_MASTER_HQM_CDC_ENABLE_AND2 i_hqm_master_hqm_cdc_enable_and2 `I_HQM_QED_HQM_GATED_CLK_ENABLE_AND2 i_hqm_qed_hqm_gated_clk_enable_and2 `I_HQM_LSP_HQM_GATED_CLK_ENABLE_RPTR i_hqm_lsp_hqm_gated_clk_enable_rptr `I_HQM_PWRGOOD_RST_B_BUF i_hqm_pwrgood_rst_b_buf `I_HQM_QED_HQM_CLK_RPTR_RST_SYNC_N i_hqm_qed_hqm_clk_rptr_rst_sync_n `I_HQM_SYSTEM_HQM_GATED_CLK_ENABLE_AND2 i_hqm_system_hqm_gated_clk_enable_and2 `I_HQM_CHP_HQM_GATED_CLK_ENABLE_RPTR i_hqm_chp_hqm_gated_clk_enable_rptr `I_HQM_LSP_CLK_UNGATE_RPTR i_hqm_lsp_clk_ungate_rptr}
