<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\tangnano9k_brushless.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Sep 25 18:14:01 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>378</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>226</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>10</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>28</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>inst_1/overflow_s0/Q </td>
</tr>
<tr>
<td>processCounter[3]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>processCounter_3_s0/Q </td>
</tr>
<tr>
<td>n672_29</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n672_s9/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>178.423(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>AD_CLK_d</td>
<td>50.000(MHz)</td>
<td>54.463(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>processCounter[3]</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;">43.069(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n672_29!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>processCounter[3]</td>
<td>Setup</td>
<td>-24.891</td>
<td>10</td>
</tr>
<tr>
<td>processCounter[3]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n672_29</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n672_29</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-3.219</td>
<td>display7seg_4_s0/Q</td>
<td>anode_3_s1/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.819</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-3.219</td>
<td>display7seg_4_s0/Q</td>
<td>anode_4_s1/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.819</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-3.174</td>
<td>display7seg_4_s0/Q</td>
<td>anode_5_s2/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.774</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-3.170</td>
<td>display7seg_4_s0/Q</td>
<td>anode_2_s1/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.770</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-2.718</td>
<td>display7seg_4_s0/Q</td>
<td>anode_6_s1/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.318</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-2.540</td>
<td>display7seg_4_s0/Q</td>
<td>anode_7_s3/RESET</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.497</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-2.326</td>
<td>display7seg_4_s0/Q</td>
<td>anode_1_s2/RESET</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.282</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-2.239</td>
<td>display7seg_4_s0/Q</td>
<td>anode_1_s2/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.839</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-1.338</td>
<td>display7seg_4_s0/Q</td>
<td>anode_7_s3/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.938</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.950</td>
<td>display7seg_4_s0/Q</td>
<td>anode_5_s2/RESET</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.906</td>
</tr>
<tr>
<td>11</td>
<td>1.639</td>
<td>processCounter_11_s0/Q</td>
<td>oldHS_1_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>18.311</td>
</tr>
<tr>
<td>12</td>
<td>1.639</td>
<td>processCounter_11_s0/Q</td>
<td>oldHS_2_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>18.311</td>
</tr>
<tr>
<td>13</td>
<td>2.004</td>
<td>processCounter_11_s0/Q</td>
<td>oldHS_0_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>17.938</td>
</tr>
<tr>
<td>14</td>
<td>3.745</td>
<td>rotateState_1_s1/Q</td>
<td>HIN_T_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n672_29:[F]</td>
<td>10.000</td>
<td>1.742</td>
<td>4.083</td>
</tr>
<tr>
<td>15</td>
<td>3.801</td>
<td>rotateState_1_s1/Q</td>
<td>HIN_R_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n672_29:[F]</td>
<td>10.000</td>
<td>1.742</td>
<td>4.027</td>
</tr>
<tr>
<td>16</td>
<td>3.894</td>
<td>processCounter_11_s0/Q</td>
<td>HSCounter_6_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>16.048</td>
</tr>
<tr>
<td>17</td>
<td>3.894</td>
<td>processCounter_11_s0/Q</td>
<td>HSCounter_7_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>16.048</td>
</tr>
<tr>
<td>18</td>
<td>4.115</td>
<td>rotateState_1_s1/Q</td>
<td>HIN_S_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n672_29:[F]</td>
<td>10.000</td>
<td>1.742</td>
<td>3.712</td>
</tr>
<tr>
<td>19</td>
<td>4.230</td>
<td>processCounter_11_s0/Q</td>
<td>HSCounter_1_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.726</td>
</tr>
<tr>
<td>20</td>
<td>4.230</td>
<td>processCounter_11_s0/Q</td>
<td>HSCounter_2_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.726</td>
</tr>
<tr>
<td>21</td>
<td>4.230</td>
<td>processCounter_11_s0/Q</td>
<td>HSCounter_3_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.726</td>
</tr>
<tr>
<td>22</td>
<td>4.230</td>
<td>processCounter_11_s0/Q</td>
<td>HSCounter_4_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.726</td>
</tr>
<tr>
<td>23</td>
<td>4.230</td>
<td>processCounter_11_s0/Q</td>
<td>HSCounter_5_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.726</td>
</tr>
<tr>
<td>24</td>
<td>4.311</td>
<td>processCounter_11_s0/Q</td>
<td>isRotate_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>15.631</td>
</tr>
<tr>
<td>25</td>
<td>4.313</td>
<td>processCounter_11_s0/Q</td>
<td>HSCounter_0_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>15.636</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.944</td>
<td>n70_s/I1</td>
<td>processCounter_3_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>1.665</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.610</td>
<td>n70_s/I1</td>
<td>processCounter_4_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>1.999</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.579</td>
<td>n70_s/I1</td>
<td>processCounter_5_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.030</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.557</td>
<td>n1061_s0/I1</td>
<td>recieveADC_9_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.067</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.548</td>
<td>n70_s/I1</td>
<td>processCounter_6_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.061</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.538</td>
<td>n457_s1/I2</td>
<td>accel_8_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.567</td>
<td>2.074</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.538</td>
<td>n457_s1/I2</td>
<td>accel_9_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.567</td>
<td>2.074</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.517</td>
<td>n70_s/I1</td>
<td>processCounter_7_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.092</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.486</td>
<td>n70_s/I1</td>
<td>processCounter_8_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.123</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.455</td>
<td>n70_s/I1</td>
<td>processCounter_9_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.154</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.424</td>
<td>n70_s/I1</td>
<td>processCounter_10_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.185</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.393</td>
<td>n70_s/I1</td>
<td>processCounter_11_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.216</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.387</td>
<td>n1077_s1/I1</td>
<td>recieveADC_1_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.237</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.387</td>
<td>n1069_s1/I2</td>
<td>recieveADC_5_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.237</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.380</td>
<td>n1079_s0/I0</td>
<td>recieveADC_0_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.567</td>
<td>2.232</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.362</td>
<td>n70_s/I1</td>
<td>processCounter_12_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.247</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.331</td>
<td>n70_s/I1</td>
<td>processCounter_13_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.278</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.300</td>
<td>n70_s/I1</td>
<td>processCounter_14_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.309</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.287</td>
<td>n457_s1/I2</td>
<td>accel_1_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.579</td>
<td>2.337</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.283</td>
<td>n1063_s0/I0</td>
<td>recieveADC_8_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.567</td>
<td>2.329</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.275</td>
<td>n457_s1/I2</td>
<td>accel_2_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.573</td>
<td>2.344</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.275</td>
<td>n457_s1/I2</td>
<td>accel_4_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.573</td>
<td>2.344</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.275</td>
<td>n457_s1/I2</td>
<td>accel_5_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.573</td>
<td>2.344</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.275</td>
<td>n457_s1/I2</td>
<td>accel_6_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.573</td>
<td>2.344</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.275</td>
<td>n457_s1/I2</td>
<td>accel_7_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.573</td>
<td>2.344</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.729</td>
<td>7.979</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>forcedRotationCounter_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.729</td>
<td>7.979</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>forcedRotationCounter_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.729</td>
<td>7.979</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.729</td>
<td>7.979</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.729</td>
<td>7.979</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.729</td>
<td>7.979</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.729</td>
<td>7.979</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>recieveADC_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.729</td>
<td>7.979</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.729</td>
<td>7.979</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.729</td>
<td>7.979</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>display7seg_4_s0/CLK</td>
</tr>
<tr>
<td>1.819</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">display7seg_4_s0/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>n609_s97/I0</td>
</tr>
<tr>
<td>4.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">n609_s97/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n609_s69/I2</td>
</tr>
<tr>
<td>5.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n609_s69/F</td>
</tr>
<tr>
<td>6.340</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>n609_s124/I3</td>
</tr>
<tr>
<td>7.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">n609_s124/F</td>
</tr>
<tr>
<td>8.271</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n609_s64/I0</td>
</tr>
<tr>
<td>9.370</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s64/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>n609_s38/I2</td>
</tr>
<tr>
<td>10.407</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">n609_s38/F</td>
</tr>
<tr>
<td>11.244</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>n609_s54/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s54/F</td>
</tr>
<tr>
<td>13.571</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>n609_s33/I3</td>
</tr>
<tr>
<td>14.670</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">n609_s33/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>n609_s24/I1</td>
</tr>
<tr>
<td>17.348</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">n609_s24/F</td>
</tr>
<tr>
<td>18.179</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>n610_s28/I3</td>
</tr>
<tr>
<td>19.278</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">n610_s28/F</td>
</tr>
<tr>
<td>19.284</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>n610_s24/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">n610_s24/F</td>
</tr>
<tr>
<td>20.785</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>n613_s22/I0</td>
</tr>
<tr>
<td>21.411</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">n613_s22/F</td>
</tr>
<tr>
<td>24.180</td>
<td>2.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">anode_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>anode_3_s1/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[A]</td>
<td>anode_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.377, 49.858%; route: 10.983, 48.133%; tC2Q: 0.458, 2.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>display7seg_4_s0/CLK</td>
</tr>
<tr>
<td>1.819</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">display7seg_4_s0/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>n609_s97/I0</td>
</tr>
<tr>
<td>4.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">n609_s97/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n609_s69/I2</td>
</tr>
<tr>
<td>5.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n609_s69/F</td>
</tr>
<tr>
<td>6.340</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>n609_s124/I3</td>
</tr>
<tr>
<td>7.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">n609_s124/F</td>
</tr>
<tr>
<td>8.271</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n609_s64/I0</td>
</tr>
<tr>
<td>9.370</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s64/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>n609_s38/I2</td>
</tr>
<tr>
<td>10.407</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">n609_s38/F</td>
</tr>
<tr>
<td>11.244</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>n609_s54/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s54/F</td>
</tr>
<tr>
<td>13.571</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>n609_s33/I3</td>
</tr>
<tr>
<td>14.670</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">n609_s33/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>n609_s24/I1</td>
</tr>
<tr>
<td>17.348</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">n609_s24/F</td>
</tr>
<tr>
<td>18.179</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>n610_s28/I3</td>
</tr>
<tr>
<td>19.278</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">n610_s28/F</td>
</tr>
<tr>
<td>19.284</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>n610_s24/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">n610_s24/F</td>
</tr>
<tr>
<td>20.785</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>n612_s22/I2</td>
</tr>
<tr>
<td>21.411</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" background: #97FFFF;">n612_s22/F</td>
</tr>
<tr>
<td>24.180</td>
<td>2.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">anode_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td>anode_4_s1/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[B]</td>
<td>anode_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.377, 49.858%; route: 10.983, 48.133%; tC2Q: 0.458, 2.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>display7seg_4_s0/CLK</td>
</tr>
<tr>
<td>1.819</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">display7seg_4_s0/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>n609_s97/I0</td>
</tr>
<tr>
<td>4.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">n609_s97/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n609_s69/I2</td>
</tr>
<tr>
<td>5.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n609_s69/F</td>
</tr>
<tr>
<td>6.340</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>n609_s124/I3</td>
</tr>
<tr>
<td>7.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">n609_s124/F</td>
</tr>
<tr>
<td>8.271</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n609_s64/I0</td>
</tr>
<tr>
<td>9.370</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s64/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>n609_s38/I2</td>
</tr>
<tr>
<td>10.407</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">n609_s38/F</td>
</tr>
<tr>
<td>11.244</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>n609_s54/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s54/F</td>
</tr>
<tr>
<td>13.571</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>n609_s33/I3</td>
</tr>
<tr>
<td>14.670</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">n609_s33/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>n609_s24/I1</td>
</tr>
<tr>
<td>17.348</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">n609_s24/F</td>
</tr>
<tr>
<td>18.179</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>n611_s22/I0</td>
</tr>
<tr>
<td>19.211</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">n611_s22/F</td>
</tr>
<tr>
<td>19.217</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>n611_s21/I2</td>
</tr>
<tr>
<td>20.243</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">n611_s21/F</td>
</tr>
<tr>
<td>20.666</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n611_s20/I1</td>
</tr>
<tr>
<td>21.698</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n611_s20/F</td>
</tr>
<tr>
<td>24.135</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB11[B]</td>
<td style=" font-weight:bold;">anode_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td>anode_5_s2/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB11[B]</td>
<td>anode_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.681, 51.291%; route: 10.635, 46.697%; tC2Q: 0.458, 2.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>display7seg_4_s0/CLK</td>
</tr>
<tr>
<td>1.819</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">display7seg_4_s0/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>n609_s97/I0</td>
</tr>
<tr>
<td>4.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">n609_s97/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n609_s69/I2</td>
</tr>
<tr>
<td>5.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n609_s69/F</td>
</tr>
<tr>
<td>6.340</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>n609_s124/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">n609_s124/F</td>
</tr>
<tr>
<td>7.828</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>n609_s80/I0</td>
</tr>
<tr>
<td>8.860</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n609_s80/F</td>
</tr>
<tr>
<td>9.679</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>n609_s49/I1</td>
</tr>
<tr>
<td>10.501</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" background: #97FFFF;">n609_s49/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>n609_s32/I1</td>
</tr>
<tr>
<td>11.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">n609_s32/F</td>
</tr>
<tr>
<td>12.443</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>n609_s34/I2</td>
</tr>
<tr>
<td>13.069</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">n609_s34/F</td>
</tr>
<tr>
<td>14.219</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>n610_s33/I0</td>
</tr>
<tr>
<td>15.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">n610_s33/F</td>
</tr>
<tr>
<td>16.139</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>n610_s26/I2</td>
</tr>
<tr>
<td>17.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n610_s26/F</td>
</tr>
<tr>
<td>18.697</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>n614_s23/I1</td>
</tr>
<tr>
<td>19.796</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">n614_s23/F</td>
</tr>
<tr>
<td>19.802</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>n614_s22/I0</td>
</tr>
<tr>
<td>20.901</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">n614_s22/F</td>
</tr>
<tr>
<td>24.131</td>
<td>3.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">anode_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>anode_2_s1/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>anode_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.761, 47.259%; route: 11.551, 50.728%; tC2Q: 0.458, 2.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>display7seg_4_s0/CLK</td>
</tr>
<tr>
<td>1.819</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">display7seg_4_s0/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>n609_s97/I0</td>
</tr>
<tr>
<td>4.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">n609_s97/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n609_s69/I2</td>
</tr>
<tr>
<td>5.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n609_s69/F</td>
</tr>
<tr>
<td>6.340</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>n609_s124/I3</td>
</tr>
<tr>
<td>7.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">n609_s124/F</td>
</tr>
<tr>
<td>8.271</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n609_s64/I0</td>
</tr>
<tr>
<td>9.370</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s64/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>n609_s38/I2</td>
</tr>
<tr>
<td>10.407</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">n609_s38/F</td>
</tr>
<tr>
<td>11.244</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>n609_s54/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s54/F</td>
</tr>
<tr>
<td>13.571</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>n609_s33/I3</td>
</tr>
<tr>
<td>14.670</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">n609_s33/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>n609_s24/I1</td>
</tr>
<tr>
<td>17.348</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">n609_s24/F</td>
</tr>
<tr>
<td>18.179</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>n610_s28/I3</td>
</tr>
<tr>
<td>19.278</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">n610_s28/F</td>
</tr>
<tr>
<td>19.284</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>n610_s24/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">n610_s24/F</td>
</tr>
<tr>
<td>20.785</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>n610_s22/I2</td>
</tr>
<tr>
<td>21.411</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">n610_s22/F</td>
</tr>
<tr>
<td>23.678</td>
<td>2.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">anode_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>anode_6_s1/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>anode_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.377, 50.978%; route: 10.482, 46.969%; tC2Q: 0.458, 2.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>display7seg_4_s0/CLK</td>
</tr>
<tr>
<td>1.819</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">display7seg_4_s0/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>n609_s97/I0</td>
</tr>
<tr>
<td>4.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">n609_s97/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n609_s69/I2</td>
</tr>
<tr>
<td>5.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n609_s69/F</td>
</tr>
<tr>
<td>6.340</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>n609_s124/I3</td>
</tr>
<tr>
<td>7.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">n609_s124/F</td>
</tr>
<tr>
<td>8.271</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n609_s64/I0</td>
</tr>
<tr>
<td>9.370</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s64/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>n609_s38/I2</td>
</tr>
<tr>
<td>10.407</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">n609_s38/F</td>
</tr>
<tr>
<td>11.244</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>n609_s54/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s54/F</td>
</tr>
<tr>
<td>13.571</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>n609_s33/I3</td>
</tr>
<tr>
<td>14.670</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">n609_s33/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>n609_s24/I1</td>
</tr>
<tr>
<td>17.348</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">n609_s24/F</td>
</tr>
<tr>
<td>18.179</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>n610_s28/I3</td>
</tr>
<tr>
<td>19.278</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">n610_s28/F</td>
</tr>
<tr>
<td>19.284</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>n610_s24/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">n610_s24/F</td>
</tr>
<tr>
<td>20.766</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>anode_7_s6/I0</td>
</tr>
<tr>
<td>21.827</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">anode_7_s6/F</td>
</tr>
<tr>
<td>23.858</td>
<td>2.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">anode_7_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>anode_7_s3/CLK</td>
</tr>
<tr>
<td>21.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>anode_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.812, 52.505%; route: 10.226, 45.457%; tC2Q: 0.458, 2.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>display7seg_4_s0/CLK</td>
</tr>
<tr>
<td>1.819</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">display7seg_4_s0/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>n609_s97/I0</td>
</tr>
<tr>
<td>4.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">n609_s97/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n609_s69/I2</td>
</tr>
<tr>
<td>5.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n609_s69/F</td>
</tr>
<tr>
<td>6.340</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>n609_s124/I3</td>
</tr>
<tr>
<td>7.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">n609_s124/F</td>
</tr>
<tr>
<td>8.271</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n609_s64/I0</td>
</tr>
<tr>
<td>9.370</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s64/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>n609_s38/I2</td>
</tr>
<tr>
<td>10.407</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">n609_s38/F</td>
</tr>
<tr>
<td>11.244</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>n609_s54/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s54/F</td>
</tr>
<tr>
<td>13.571</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>n609_s33/I3</td>
</tr>
<tr>
<td>14.670</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">n609_s33/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>n609_s24/I1</td>
</tr>
<tr>
<td>17.348</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">n609_s24/F</td>
</tr>
<tr>
<td>18.179</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>n611_s22/I0</td>
</tr>
<tr>
<td>19.211</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">n611_s22/F</td>
</tr>
<tr>
<td>19.217</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>n611_s21/I2</td>
</tr>
<tr>
<td>20.243</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">n611_s21/F</td>
</tr>
<tr>
<td>20.666</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>anode_1_s4/I0</td>
</tr>
<tr>
<td>21.692</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">anode_1_s4/F</td>
</tr>
<tr>
<td>23.643</td>
<td>1.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td style=" font-weight:bold;">anode_1_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td>anode_1_s2/CLK</td>
</tr>
<tr>
<td>21.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[A]</td>
<td>anode_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.675, 52.396%; route: 10.149, 45.547%; tC2Q: 0.458, 2.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>display7seg_4_s0/CLK</td>
</tr>
<tr>
<td>1.819</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">display7seg_4_s0/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>n609_s97/I0</td>
</tr>
<tr>
<td>4.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">n609_s97/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n609_s69/I2</td>
</tr>
<tr>
<td>5.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n609_s69/F</td>
</tr>
<tr>
<td>6.340</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>n609_s124/I3</td>
</tr>
<tr>
<td>7.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">n609_s124/F</td>
</tr>
<tr>
<td>8.271</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n609_s64/I0</td>
</tr>
<tr>
<td>9.370</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s64/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>n609_s38/I2</td>
</tr>
<tr>
<td>10.407</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">n609_s38/F</td>
</tr>
<tr>
<td>11.244</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>n609_s54/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s54/F</td>
</tr>
<tr>
<td>13.571</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>n609_s33/I3</td>
</tr>
<tr>
<td>14.670</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">n609_s33/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>n609_s24/I1</td>
</tr>
<tr>
<td>17.348</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">n609_s24/F</td>
</tr>
<tr>
<td>18.179</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>n610_s28/I3</td>
</tr>
<tr>
<td>19.278</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">n610_s28/F</td>
</tr>
<tr>
<td>19.284</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>n610_s24/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">n610_s24/F</td>
</tr>
<tr>
<td>20.785</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>n615_s20/I1</td>
</tr>
<tr>
<td>21.411</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">n615_s20/F</td>
</tr>
<tr>
<td>23.200</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[A]</td>
<td style=" font-weight:bold;">anode_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td>anode_1_s2/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[A]</td>
<td>anode_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.377, 52.096%; route: 10.003, 45.806%; tC2Q: 0.458, 2.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>display7seg_4_s0/CLK</td>
</tr>
<tr>
<td>1.819</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">display7seg_4_s0/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>n609_s97/I0</td>
</tr>
<tr>
<td>4.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">n609_s97/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n609_s69/I2</td>
</tr>
<tr>
<td>5.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n609_s69/F</td>
</tr>
<tr>
<td>6.340</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>n609_s124/I3</td>
</tr>
<tr>
<td>7.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">n609_s124/F</td>
</tr>
<tr>
<td>8.271</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n609_s64/I0</td>
</tr>
<tr>
<td>9.370</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s64/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>n609_s38/I2</td>
</tr>
<tr>
<td>10.407</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">n609_s38/F</td>
</tr>
<tr>
<td>11.244</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>n609_s54/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s54/F</td>
</tr>
<tr>
<td>13.571</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>n609_s33/I3</td>
</tr>
<tr>
<td>14.670</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">n609_s33/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>n609_s24/I1</td>
</tr>
<tr>
<td>17.348</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">n609_s24/F</td>
</tr>
<tr>
<td>18.175</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>n609_s20/I3</td>
</tr>
<tr>
<td>19.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">n609_s20/F</td>
</tr>
<tr>
<td>22.299</td>
<td>3.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">anode_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>anode_7_s3/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>anode_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.623, 45.960%; route: 10.856, 51.851%; tC2Q: 0.458, 2.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>display7seg_4_s0/CLK</td>
</tr>
<tr>
<td>1.819</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">display7seg_4_s0/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>n609_s97/I0</td>
</tr>
<tr>
<td>4.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">n609_s97/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n609_s69/I2</td>
</tr>
<tr>
<td>5.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n609_s69/F</td>
</tr>
<tr>
<td>6.340</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>n609_s124/I3</td>
</tr>
<tr>
<td>7.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">n609_s124/F</td>
</tr>
<tr>
<td>8.271</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n609_s64/I0</td>
</tr>
<tr>
<td>9.370</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s64/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>n609_s38/I2</td>
</tr>
<tr>
<td>10.407</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">n609_s38/F</td>
</tr>
<tr>
<td>11.244</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>n609_s54/I2</td>
</tr>
<tr>
<td>12.276</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">n609_s54/F</td>
</tr>
<tr>
<td>13.571</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>n609_s33/I3</td>
</tr>
<tr>
<td>14.670</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">n609_s33/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>n609_s24/I1</td>
</tr>
<tr>
<td>17.348</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">n609_s24/F</td>
</tr>
<tr>
<td>18.175</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>n609_s20/I3</td>
</tr>
<tr>
<td>19.201</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">n609_s20/F</td>
</tr>
<tr>
<td>19.625</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[3][B]</td>
<td>anode_5_s5/I0</td>
</tr>
<tr>
<td>20.651</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C15[3][B]</td>
<td style=" background: #97FFFF;">anode_5_s5/F</td>
</tr>
<tr>
<td>22.267</td>
<td>1.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td style=" font-weight:bold;">anode_5_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td>anode_5_s2/CLK</td>
</tr>
<tr>
<td>21.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB11[B]</td>
<td>anode_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.643, 50.908%; route: 9.805, 46.900%; tC2Q: 0.458, 2.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.587</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>4.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>4.526</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>n85_s23/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">n85_s23/F</td>
</tr>
<tr>
<td>7.177</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n85_s36/I3</td>
</tr>
<tr>
<td>7.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n85_s36/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n85_s38/I0</td>
</tr>
<tr>
<td>8.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n85_s38/F</td>
</tr>
<tr>
<td>8.658</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>n85_s17/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">n85_s17/F</td>
</tr>
<tr>
<td>10.093</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n85_s34/I0</td>
</tr>
<tr>
<td>11.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n85_s34/F</td>
</tr>
<tr>
<td>11.203</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>n85_s45/I2</td>
</tr>
<tr>
<td>12.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s45/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n85_s31/I1</td>
</tr>
<tr>
<td>14.081</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n85_s31/F</td>
</tr>
<tr>
<td>14.500</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n85_s14/I1</td>
</tr>
<tr>
<td>15.599</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n85_s14/F</td>
</tr>
<tr>
<td>15.604</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n85_s3/I3</td>
</tr>
<tr>
<td>16.665</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n85_s3/F</td>
</tr>
<tr>
<td>17.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n85_s0/I2</td>
</tr>
<tr>
<td>18.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>19.333</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>n822_s0/I0</td>
</tr>
<tr>
<td>19.958</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n822_s0/F</td>
</tr>
<tr>
<td>21.948</td>
<td>1.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">oldHS_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>23.630</td>
<td>3.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>oldHS_1_s0/CLK</td>
</tr>
<tr>
<td>23.587</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>oldHS_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.147, 55.416%; route: 7.705, 42.081%; tC2Q: 0.458, 2.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.630, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.587</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>4.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>4.526</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>n85_s23/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">n85_s23/F</td>
</tr>
<tr>
<td>7.177</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n85_s36/I3</td>
</tr>
<tr>
<td>7.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n85_s36/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n85_s38/I0</td>
</tr>
<tr>
<td>8.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n85_s38/F</td>
</tr>
<tr>
<td>8.658</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>n85_s17/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">n85_s17/F</td>
</tr>
<tr>
<td>10.093</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n85_s34/I0</td>
</tr>
<tr>
<td>11.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n85_s34/F</td>
</tr>
<tr>
<td>11.203</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>n85_s45/I2</td>
</tr>
<tr>
<td>12.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s45/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n85_s31/I1</td>
</tr>
<tr>
<td>14.081</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n85_s31/F</td>
</tr>
<tr>
<td>14.500</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n85_s14/I1</td>
</tr>
<tr>
<td>15.599</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n85_s14/F</td>
</tr>
<tr>
<td>15.604</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n85_s3/I3</td>
</tr>
<tr>
<td>16.665</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n85_s3/F</td>
</tr>
<tr>
<td>17.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n85_s0/I2</td>
</tr>
<tr>
<td>18.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>19.333</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>n822_s0/I0</td>
</tr>
<tr>
<td>19.958</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n822_s0/F</td>
</tr>
<tr>
<td>21.948</td>
<td>1.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[B]</td>
<td style=" font-weight:bold;">oldHS_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>23.630</td>
<td>3.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[B]</td>
<td>oldHS_2_s0/CLK</td>
</tr>
<tr>
<td>23.587</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB41[B]</td>
<td>oldHS_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.147, 55.416%; route: 7.705, 42.081%; tC2Q: 0.458, 2.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.630, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>4.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>4.526</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>n85_s23/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">n85_s23/F</td>
</tr>
<tr>
<td>7.177</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n85_s36/I3</td>
</tr>
<tr>
<td>7.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n85_s36/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n85_s38/I0</td>
</tr>
<tr>
<td>8.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n85_s38/F</td>
</tr>
<tr>
<td>8.658</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>n85_s17/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">n85_s17/F</td>
</tr>
<tr>
<td>10.093</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n85_s34/I0</td>
</tr>
<tr>
<td>11.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n85_s34/F</td>
</tr>
<tr>
<td>11.203</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>n85_s45/I2</td>
</tr>
<tr>
<td>12.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s45/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n85_s31/I1</td>
</tr>
<tr>
<td>14.081</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n85_s31/F</td>
</tr>
<tr>
<td>14.500</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n85_s14/I1</td>
</tr>
<tr>
<td>15.599</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n85_s14/F</td>
</tr>
<tr>
<td>15.604</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n85_s3/I3</td>
</tr>
<tr>
<td>16.665</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n85_s3/F</td>
</tr>
<tr>
<td>17.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n85_s0/I2</td>
</tr>
<tr>
<td>18.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>19.333</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>n822_s0/I0</td>
</tr>
<tr>
<td>19.958</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n822_s0/F</td>
</tr>
<tr>
<td>21.576</td>
<td>1.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">oldHS_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>23.623</td>
<td>3.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>oldHS_0_s0/CLK</td>
</tr>
<tr>
<td>23.580</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR5[A]</td>
<td>oldHS_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.147, 56.566%; route: 7.333, 40.879%; tC2Q: 0.458, 2.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.623, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n672_29:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.623</td>
<td>3.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>4.505</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td>n660_s5/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td style=" background: #97FFFF;">n660_s5/F</td>
</tr>
<tr>
<td>7.706</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">HIN_T_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n672_29</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R14C33[2][A]</td>
<td>n672_s9/F</td>
</tr>
<tr>
<td>11.881</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[B]</td>
<td>HIN_T_s2/G</td>
</tr>
<tr>
<td>11.851</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td>11.451</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>HIN_T_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.742</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.623, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.916%; route: 2.526, 61.859%; tC2Q: 0.458, 11.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n672_29:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.623</td>
<td>3.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>n656_s5/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">n656_s5/F</td>
</tr>
<tr>
<td>7.650</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">HIN_R_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n672_29</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R14C33[2][A]</td>
<td>n672_s9/F</td>
</tr>
<tr>
<td>11.881</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td>HIN_R_s2/G</td>
</tr>
<tr>
<td>11.851</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td>11.451</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>HIN_R_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.742</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.623, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 27.293%; route: 2.469, 61.325%; tC2Q: 0.458, 11.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>4.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>4.526</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>n85_s23/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">n85_s23/F</td>
</tr>
<tr>
<td>7.177</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n85_s36/I3</td>
</tr>
<tr>
<td>7.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n85_s36/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n85_s38/I0</td>
</tr>
<tr>
<td>8.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n85_s38/F</td>
</tr>
<tr>
<td>8.658</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>n85_s17/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">n85_s17/F</td>
</tr>
<tr>
<td>10.093</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n85_s34/I0</td>
</tr>
<tr>
<td>11.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n85_s34/F</td>
</tr>
<tr>
<td>11.203</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>n85_s45/I2</td>
</tr>
<tr>
<td>12.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s45/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n85_s31/I1</td>
</tr>
<tr>
<td>14.081</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n85_s31/F</td>
</tr>
<tr>
<td>14.500</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n85_s14/I1</td>
</tr>
<tr>
<td>15.599</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n85_s14/F</td>
</tr>
<tr>
<td>15.604</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n85_s3/I3</td>
</tr>
<tr>
<td>16.665</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n85_s3/F</td>
</tr>
<tr>
<td>17.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n85_s0/I2</td>
</tr>
<tr>
<td>18.145</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>19.685</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">HSCounter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>23.623</td>
<td>3.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>HSCounter_6_s0/CLK</td>
</tr>
<tr>
<td>23.580</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>HSCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.484, 59.099%; route: 6.105, 38.045%; tC2Q: 0.458, 2.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.623, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>4.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>4.526</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>n85_s23/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">n85_s23/F</td>
</tr>
<tr>
<td>7.177</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n85_s36/I3</td>
</tr>
<tr>
<td>7.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n85_s36/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n85_s38/I0</td>
</tr>
<tr>
<td>8.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n85_s38/F</td>
</tr>
<tr>
<td>8.658</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>n85_s17/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">n85_s17/F</td>
</tr>
<tr>
<td>10.093</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n85_s34/I0</td>
</tr>
<tr>
<td>11.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n85_s34/F</td>
</tr>
<tr>
<td>11.203</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>n85_s45/I2</td>
</tr>
<tr>
<td>12.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s45/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n85_s31/I1</td>
</tr>
<tr>
<td>14.081</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n85_s31/F</td>
</tr>
<tr>
<td>14.500</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n85_s14/I1</td>
</tr>
<tr>
<td>15.599</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n85_s14/F</td>
</tr>
<tr>
<td>15.604</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n85_s3/I3</td>
</tr>
<tr>
<td>16.665</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n85_s3/F</td>
</tr>
<tr>
<td>17.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n85_s0/I2</td>
</tr>
<tr>
<td>18.145</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>19.685</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" font-weight:bold;">HSCounter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>23.623</td>
<td>3.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>HSCounter_7_s0/CLK</td>
</tr>
<tr>
<td>23.580</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>HSCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.484, 59.099%; route: 6.105, 38.045%; tC2Q: 0.458, 2.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.623, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n672_29:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.623</td>
<td>3.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>n658_s5/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">n658_s5/F</td>
</tr>
<tr>
<td>7.335</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">HIN_S_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n672_29</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R14C33[2][A]</td>
<td>n672_s9/F</td>
</tr>
<tr>
<td>11.881</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[B]</td>
<td>HIN_S_s2/G</td>
</tr>
<tr>
<td>11.851</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td>11.451</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>HIN_S_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.742</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.623, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 29.603%; route: 2.155, 58.051%; tC2Q: 0.458, 12.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>4.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>4.526</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>n85_s23/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">n85_s23/F</td>
</tr>
<tr>
<td>7.177</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n85_s36/I3</td>
</tr>
<tr>
<td>7.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n85_s36/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n85_s38/I0</td>
</tr>
<tr>
<td>8.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n85_s38/F</td>
</tr>
<tr>
<td>8.658</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>n85_s17/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">n85_s17/F</td>
</tr>
<tr>
<td>10.093</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n85_s34/I0</td>
</tr>
<tr>
<td>11.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n85_s34/F</td>
</tr>
<tr>
<td>11.203</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>n85_s45/I2</td>
</tr>
<tr>
<td>12.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s45/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n85_s31/I1</td>
</tr>
<tr>
<td>14.081</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n85_s31/F</td>
</tr>
<tr>
<td>14.500</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n85_s14/I1</td>
</tr>
<tr>
<td>15.599</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n85_s14/F</td>
</tr>
<tr>
<td>15.604</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n85_s3/I3</td>
</tr>
<tr>
<td>16.665</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n85_s3/F</td>
</tr>
<tr>
<td>17.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n85_s0/I2</td>
</tr>
<tr>
<td>18.145</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>19.364</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" font-weight:bold;">HSCounter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>23.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>HSCounter_1_s0/CLK</td>
</tr>
<tr>
<td>23.594</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>HSCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.484, 60.306%; route: 5.784, 36.779%; tC2Q: 0.458, 2.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>4.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>4.526</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>n85_s23/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">n85_s23/F</td>
</tr>
<tr>
<td>7.177</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n85_s36/I3</td>
</tr>
<tr>
<td>7.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n85_s36/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n85_s38/I0</td>
</tr>
<tr>
<td>8.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n85_s38/F</td>
</tr>
<tr>
<td>8.658</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>n85_s17/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">n85_s17/F</td>
</tr>
<tr>
<td>10.093</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n85_s34/I0</td>
</tr>
<tr>
<td>11.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n85_s34/F</td>
</tr>
<tr>
<td>11.203</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>n85_s45/I2</td>
</tr>
<tr>
<td>12.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s45/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n85_s31/I1</td>
</tr>
<tr>
<td>14.081</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n85_s31/F</td>
</tr>
<tr>
<td>14.500</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n85_s14/I1</td>
</tr>
<tr>
<td>15.599</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n85_s14/F</td>
</tr>
<tr>
<td>15.604</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n85_s3/I3</td>
</tr>
<tr>
<td>16.665</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n85_s3/F</td>
</tr>
<tr>
<td>17.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n85_s0/I2</td>
</tr>
<tr>
<td>18.145</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>19.364</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" font-weight:bold;">HSCounter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>23.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>HSCounter_2_s0/CLK</td>
</tr>
<tr>
<td>23.594</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>HSCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.484, 60.306%; route: 5.784, 36.779%; tC2Q: 0.458, 2.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>4.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>4.526</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>n85_s23/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">n85_s23/F</td>
</tr>
<tr>
<td>7.177</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n85_s36/I3</td>
</tr>
<tr>
<td>7.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n85_s36/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n85_s38/I0</td>
</tr>
<tr>
<td>8.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n85_s38/F</td>
</tr>
<tr>
<td>8.658</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>n85_s17/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">n85_s17/F</td>
</tr>
<tr>
<td>10.093</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n85_s34/I0</td>
</tr>
<tr>
<td>11.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n85_s34/F</td>
</tr>
<tr>
<td>11.203</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>n85_s45/I2</td>
</tr>
<tr>
<td>12.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s45/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n85_s31/I1</td>
</tr>
<tr>
<td>14.081</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n85_s31/F</td>
</tr>
<tr>
<td>14.500</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n85_s14/I1</td>
</tr>
<tr>
<td>15.599</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n85_s14/F</td>
</tr>
<tr>
<td>15.604</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n85_s3/I3</td>
</tr>
<tr>
<td>16.665</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n85_s3/F</td>
</tr>
<tr>
<td>17.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n85_s0/I2</td>
</tr>
<tr>
<td>18.145</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>19.364</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" font-weight:bold;">HSCounter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>23.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>HSCounter_3_s0/CLK</td>
</tr>
<tr>
<td>23.594</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>HSCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.484, 60.306%; route: 5.784, 36.779%; tC2Q: 0.458, 2.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>4.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>4.526</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>n85_s23/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">n85_s23/F</td>
</tr>
<tr>
<td>7.177</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n85_s36/I3</td>
</tr>
<tr>
<td>7.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n85_s36/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n85_s38/I0</td>
</tr>
<tr>
<td>8.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n85_s38/F</td>
</tr>
<tr>
<td>8.658</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>n85_s17/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">n85_s17/F</td>
</tr>
<tr>
<td>10.093</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n85_s34/I0</td>
</tr>
<tr>
<td>11.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n85_s34/F</td>
</tr>
<tr>
<td>11.203</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>n85_s45/I2</td>
</tr>
<tr>
<td>12.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s45/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n85_s31/I1</td>
</tr>
<tr>
<td>14.081</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n85_s31/F</td>
</tr>
<tr>
<td>14.500</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n85_s14/I1</td>
</tr>
<tr>
<td>15.599</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n85_s14/F</td>
</tr>
<tr>
<td>15.604</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n85_s3/I3</td>
</tr>
<tr>
<td>16.665</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n85_s3/F</td>
</tr>
<tr>
<td>17.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n85_s0/I2</td>
</tr>
<tr>
<td>18.145</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>19.364</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" font-weight:bold;">HSCounter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>23.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>HSCounter_4_s0/CLK</td>
</tr>
<tr>
<td>23.594</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>HSCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.484, 60.306%; route: 5.784, 36.779%; tC2Q: 0.458, 2.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>4.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>4.526</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>n85_s23/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">n85_s23/F</td>
</tr>
<tr>
<td>7.177</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n85_s36/I3</td>
</tr>
<tr>
<td>7.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n85_s36/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n85_s38/I0</td>
</tr>
<tr>
<td>8.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n85_s38/F</td>
</tr>
<tr>
<td>8.658</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>n85_s17/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">n85_s17/F</td>
</tr>
<tr>
<td>10.093</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n85_s34/I0</td>
</tr>
<tr>
<td>11.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n85_s34/F</td>
</tr>
<tr>
<td>11.203</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>n85_s45/I2</td>
</tr>
<tr>
<td>12.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s45/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n85_s31/I1</td>
</tr>
<tr>
<td>14.081</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n85_s31/F</td>
</tr>
<tr>
<td>14.500</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n85_s14/I1</td>
</tr>
<tr>
<td>15.599</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n85_s14/F</td>
</tr>
<tr>
<td>15.604</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n85_s3/I3</td>
</tr>
<tr>
<td>16.665</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n85_s3/F</td>
</tr>
<tr>
<td>17.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n85_s0/I2</td>
</tr>
<tr>
<td>18.145</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>19.364</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" font-weight:bold;">HSCounter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>23.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>HSCounter_5_s0/CLK</td>
</tr>
<tr>
<td>23.594</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>HSCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.484, 60.306%; route: 5.784, 36.779%; tC2Q: 0.458, 2.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>isRotate_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>4.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>4.526</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>n85_s23/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">n85_s23/F</td>
</tr>
<tr>
<td>7.177</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n85_s36/I3</td>
</tr>
<tr>
<td>7.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n85_s36/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n85_s38/I0</td>
</tr>
<tr>
<td>8.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n85_s38/F</td>
</tr>
<tr>
<td>8.658</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>n85_s17/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">n85_s17/F</td>
</tr>
<tr>
<td>10.093</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n85_s34/I0</td>
</tr>
<tr>
<td>11.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n85_s34/F</td>
</tr>
<tr>
<td>11.203</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>n85_s45/I2</td>
</tr>
<tr>
<td>12.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s45/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n85_s31/I1</td>
</tr>
<tr>
<td>14.081</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n85_s31/F</td>
</tr>
<tr>
<td>14.500</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n85_s14/I1</td>
</tr>
<tr>
<td>15.599</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n85_s14/F</td>
</tr>
<tr>
<td>15.604</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n85_s3/I3</td>
</tr>
<tr>
<td>16.665</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n85_s3/F</td>
</tr>
<tr>
<td>17.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n85_s0/I2</td>
</tr>
<tr>
<td>18.145</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>19.268</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">isRotate_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>23.623</td>
<td>3.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>isRotate_s0/CLK</td>
</tr>
<tr>
<td>23.580</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>isRotate_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.484, 60.675%; route: 5.688, 36.392%; tC2Q: 0.458, 2.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.623, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.587</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>3.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>4.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>4.526</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>n85_s23/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">n85_s23/F</td>
</tr>
<tr>
<td>7.177</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n85_s36/I3</td>
</tr>
<tr>
<td>7.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n85_s36/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n85_s38/I0</td>
</tr>
<tr>
<td>8.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n85_s38/F</td>
</tr>
<tr>
<td>8.658</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>n85_s17/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">n85_s17/F</td>
</tr>
<tr>
<td>10.093</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n85_s34/I0</td>
</tr>
<tr>
<td>11.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n85_s34/F</td>
</tr>
<tr>
<td>11.203</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>n85_s45/I2</td>
</tr>
<tr>
<td>12.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s45/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n85_s31/I1</td>
</tr>
<tr>
<td>14.081</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n85_s31/F</td>
</tr>
<tr>
<td>14.500</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n85_s14/I1</td>
</tr>
<tr>
<td>15.599</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n85_s14/F</td>
</tr>
<tr>
<td>15.604</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n85_s3/I3</td>
</tr>
<tr>
<td>16.665</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n85_s3/F</td>
</tr>
<tr>
<td>17.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n85_s0/I2</td>
</tr>
<tr>
<td>18.145</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>19.274</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">HSCounter_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>23.630</td>
<td>3.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>HSCounter_0_s0/CLK</td>
</tr>
<tr>
<td>23.587</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>HSCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.484, 60.654%; route: 5.694, 36.415%; tC2Q: 0.458, 2.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.630, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.665</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">n70_s/SUM</td>
</tr>
<tr>
<td>1.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">processCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_3_s0</td>
</tr>
<tr>
<td>2.609</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 23.658%; route: 0.000, 0.000%; tC2Q: 1.271, 76.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.999</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n69_s/SUM</td>
</tr>
<tr>
<td>1.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" font-weight:bold;">processCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>processCounter_4_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td>2.609</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>processCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 36.411%; route: 0.000, 0.000%; tC2Q: 1.271, 63.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.604</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>2.030</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n68_s/SUM</td>
</tr>
<tr>
<td>2.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">processCounter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>processCounter_5_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td>2.609</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>processCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.759, 37.381%; route: 0.000, 0.000%; tC2Q: 1.271, 62.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1061_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.274</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" font-weight:bold;">n1061_s0/I1</td>
</tr>
<tr>
<td>1.830</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" background: #97FFFF;">n1061_s0/F</td>
</tr>
<tr>
<td>2.067</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">recieveADC_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>recieveADC_9_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_9_s0</td>
</tr>
<tr>
<td>2.624</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>recieveADC_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 26.897%; route: 0.237, 11.455%; tC2Q: 1.274, 61.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.604</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.635</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>2.061</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n67_s/SUM</td>
</tr>
<tr>
<td>2.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">processCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>processCounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_6_s0</td>
</tr>
<tr>
<td>2.609</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>processCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.790, 38.323%; route: 0.000, 0.000%; tC2Q: 1.271, 61.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>n457_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td style=" font-weight:bold;">n457_s1/I2</td>
</tr>
<tr>
<td>1.829</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">n457_s1/F</td>
</tr>
<tr>
<td>2.074</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">accel_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.567</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>accel_8_s0/CLK</td>
</tr>
<tr>
<td>2.597</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_8_s0</td>
</tr>
<tr>
<td>2.612</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>accel_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 26.813%; route: 0.245, 11.802%; tC2Q: 1.273, 61.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.567, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>n457_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td style=" font-weight:bold;">n457_s1/I2</td>
</tr>
<tr>
<td>1.829</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">n457_s1/F</td>
</tr>
<tr>
<td>2.074</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">accel_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.567</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>accel_9_s0/CLK</td>
</tr>
<tr>
<td>2.597</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_9_s0</td>
</tr>
<tr>
<td>2.612</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>accel_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 26.813%; route: 0.245, 11.802%; tC2Q: 1.273, 61.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.567, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.604</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.635</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.666</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>2.092</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">n66_s/SUM</td>
</tr>
<tr>
<td>2.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" font-weight:bold;">processCounter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td>2.609</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>processCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.821, 39.237%; route: 0.000, 0.000%; tC2Q: 1.271, 60.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.604</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.635</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.666</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>1.697</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">n66_s/COUT</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>n65_s/CIN</td>
</tr>
<tr>
<td>2.123</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">n65_s/SUM</td>
</tr>
<tr>
<td>2.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">processCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>processCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_8_s0</td>
</tr>
<tr>
<td>2.609</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>processCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 40.124%; route: 0.000, 0.000%; tC2Q: 1.271, 59.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.604</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.635</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.666</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>1.697</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">n66_s/COUT</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>n65_s/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>2.154</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">n64_s/SUM</td>
</tr>
<tr>
<td>2.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">processCounter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td>2.609</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>processCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.883, 40.986%; route: 0.000, 0.000%; tC2Q: 1.271, 59.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.604</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.635</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.666</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>1.697</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">n66_s/COUT</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>n65_s/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>2.185</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">n63_s/SUM</td>
</tr>
<tr>
<td>2.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">processCounter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>processCounter_10_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_10_s0</td>
</tr>
<tr>
<td>2.609</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>processCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.914, 41.823%; route: 0.000, 0.000%; tC2Q: 1.271, 58.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.604</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.635</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.666</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>1.697</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">n66_s/COUT</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>n65_s/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>1.790</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">n63_s/COUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>n62_s/CIN</td>
</tr>
<tr>
<td>2.216</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">n62_s/SUM</td>
</tr>
<tr>
<td>2.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td>2.609</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>processCounter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.945, 42.636%; route: 0.000, 0.000%; tC2Q: 1.271, 57.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1077_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.274</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">n1077_s1/I1</td>
</tr>
<tr>
<td>2.000</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">n1077_s1/F</td>
</tr>
<tr>
<td>2.237</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" font-weight:bold;">recieveADC_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>recieveADC_1_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_1_s0</td>
</tr>
<tr>
<td>2.624</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>recieveADC_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 32.452%; route: 0.237, 10.585%; tC2Q: 1.274, 56.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1069_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.274</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">n1069_s1/I2</td>
</tr>
<tr>
<td>2.000</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">n1069_s1/F</td>
</tr>
<tr>
<td>2.237</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">recieveADC_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>recieveADC_5_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_5_s0</td>
</tr>
<tr>
<td>2.624</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>recieveADC_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 32.452%; route: 0.237, 10.585%; tC2Q: 1.274, 56.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1079_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">n1079_s0/I0</td>
</tr>
<tr>
<td>1.995</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" background: #97FFFF;">n1079_s0/F</td>
</tr>
<tr>
<td>2.232</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">recieveADC_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.567</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>recieveADC_0_s0/CLK</td>
</tr>
<tr>
<td>2.597</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_0_s0</td>
</tr>
<tr>
<td>2.612</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>recieveADC_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 32.434%; route: 0.237, 10.608%; tC2Q: 1.271, 56.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.567, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.604</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.635</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.666</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>1.697</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">n66_s/COUT</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>n65_s/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>1.790</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">n63_s/COUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>n62_s/CIN</td>
</tr>
<tr>
<td>1.821</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">n62_s/COUT</td>
</tr>
<tr>
<td>1.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>n61_s/CIN</td>
</tr>
<tr>
<td>2.247</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">n61_s/SUM</td>
</tr>
<tr>
<td>2.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">processCounter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>processCounter_12_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_12_s0</td>
</tr>
<tr>
<td>2.609</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>processCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.976, 43.428%; route: 0.000, 0.000%; tC2Q: 1.271, 56.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.604</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.635</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.666</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>1.697</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">n66_s/COUT</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>n65_s/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>1.790</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">n63_s/COUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>n62_s/CIN</td>
</tr>
<tr>
<td>1.821</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">n62_s/COUT</td>
</tr>
<tr>
<td>1.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>n61_s/CIN</td>
</tr>
<tr>
<td>1.852</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">n61_s/COUT</td>
</tr>
<tr>
<td>1.852</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>n60_s/CIN</td>
</tr>
<tr>
<td>2.278</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">n60_s/SUM</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">processCounter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>processCounter_13_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_13_s0</td>
</tr>
<tr>
<td>2.609</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>processCounter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.007, 44.197%; route: 0.000, 0.000%; tC2Q: 1.271, 55.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.604</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.635</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.666</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>1.697</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">n66_s/COUT</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>n65_s/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>1.790</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">n63_s/COUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>n62_s/CIN</td>
</tr>
<tr>
<td>1.821</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">n62_s/COUT</td>
</tr>
<tr>
<td>1.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>n61_s/CIN</td>
</tr>
<tr>
<td>1.852</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">n61_s/COUT</td>
</tr>
<tr>
<td>1.852</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>n60_s/CIN</td>
</tr>
<tr>
<td>1.883</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">n60_s/COUT</td>
</tr>
<tr>
<td>1.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>n59_s/CIN</td>
</tr>
<tr>
<td>2.309</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">n59_s/SUM</td>
</tr>
<tr>
<td>2.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">processCounter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>processCounter_14_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_14_s0</td>
</tr>
<tr>
<td>2.609</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>processCounter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.038, 44.946%; route: 0.000, 0.000%; tC2Q: 1.271, 55.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>n457_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td style=" font-weight:bold;">n457_s1/I2</td>
</tr>
<tr>
<td>1.829</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">n457_s1/F</td>
</tr>
<tr>
<td>2.337</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">accel_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>accel_1_s0/CLK</td>
</tr>
<tr>
<td>2.609</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_1_s0</td>
</tr>
<tr>
<td>2.624</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>accel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.788%; route: 0.508, 21.754%; tC2Q: 1.273, 54.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.579, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1063_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td style=" font-weight:bold;">n1063_s0/I0</td>
</tr>
<tr>
<td>1.829</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">n1063_s0/F</td>
</tr>
<tr>
<td>2.329</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">recieveADC_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.567</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>recieveADC_8_s0/CLK</td>
</tr>
<tr>
<td>2.597</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_8_s0</td>
</tr>
<tr>
<td>2.612</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>recieveADC_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.869%; route: 0.501, 21.488%; tC2Q: 1.273, 54.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.567, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>n457_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td style=" font-weight:bold;">n457_s1/I2</td>
</tr>
<tr>
<td>1.829</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">n457_s1/F</td>
</tr>
<tr>
<td>2.344</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">accel_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.573</td>
<td>2.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>accel_2_s0/CLK</td>
</tr>
<tr>
<td>2.603</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_2_s0</td>
</tr>
<tr>
<td>2.618</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>accel_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.725%; route: 0.515, 21.962%; tC2Q: 1.273, 54.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.573, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>n457_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td style=" font-weight:bold;">n457_s1/I2</td>
</tr>
<tr>
<td>1.829</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">n457_s1/F</td>
</tr>
<tr>
<td>2.344</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">accel_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.573</td>
<td>2.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>accel_4_s0/CLK</td>
</tr>
<tr>
<td>2.603</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_4_s0</td>
</tr>
<tr>
<td>2.618</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>accel_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.725%; route: 0.515, 21.962%; tC2Q: 1.273, 54.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.573, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>n457_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td style=" font-weight:bold;">n457_s1/I2</td>
</tr>
<tr>
<td>1.829</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">n457_s1/F</td>
</tr>
<tr>
<td>2.344</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">accel_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.573</td>
<td>2.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>accel_5_s0/CLK</td>
</tr>
<tr>
<td>2.603</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_5_s0</td>
</tr>
<tr>
<td>2.618</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>accel_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.725%; route: 0.515, 21.962%; tC2Q: 1.273, 54.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.573, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>n457_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td style=" font-weight:bold;">n457_s1/I2</td>
</tr>
<tr>
<td>1.829</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">n457_s1/F</td>
</tr>
<tr>
<td>2.344</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">accel_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.573</td>
<td>2.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>accel_6_s0/CLK</td>
</tr>
<tr>
<td>2.603</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_6_s0</td>
</tr>
<tr>
<td>2.618</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>accel_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.725%; route: 0.515, 21.962%; tC2Q: 1.273, 54.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.573, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>n457_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>R14C29[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td style=" font-weight:bold;">n457_s1/I2</td>
</tr>
<tr>
<td>1.829</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">n457_s1/F</td>
</tr>
<tr>
<td>2.344</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">accel_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R15C13[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.573</td>
<td>2.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>accel_7_s0/CLK</td>
</tr>
<tr>
<td>2.603</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_7_s0</td>
</tr>
<tr>
<td>2.618</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>accel_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.725%; route: 0.515, 21.962%; tC2Q: 1.273, 54.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.573, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.979</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>forcedRotationCounter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>14.600</td>
<td>4.600</td>
<td>tNET</td>
<td>FF</td>
<td>forcedRotationCounter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>forcedRotationCounter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.979</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>forcedRotationCounter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>14.600</td>
<td>4.600</td>
<td>tNET</td>
<td>FF</td>
<td>forcedRotationCounter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>forcedRotationCounter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.979</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>14.600</td>
<td>4.600</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.979</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>14.600</td>
<td>4.600</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.979</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>14.600</td>
<td>4.600</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.979</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>14.600</td>
<td>4.600</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.979</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>recieveADC_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>14.600</td>
<td>4.600</td>
<td>tNET</td>
<td>FF</td>
<td>recieveADC_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>recieveADC_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.979</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>14.600</td>
<td>4.600</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_11_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.979</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>14.600</td>
<td>4.600</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.979</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>14.600</td>
<td>4.600</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.579</td>
<td>2.579</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>64</td>
<td>AD_CLK_d</td>
<td>1.639</td>
<td>4.600</td>
</tr>
<tr>
<td>44</td>
<td>disp_digit[1]</td>
<td>-2.107</td>
<td>2.495</td>
</tr>
<tr>
<td>42</td>
<td>disp_digit[0]</td>
<td>-2.477</td>
<td>3.130</td>
</tr>
<tr>
<td>40</td>
<td>processCounter[3]</td>
<td>-3.219</td>
<td>2.063</td>
</tr>
<tr>
<td>16</td>
<td>processCounter[4]</td>
<td>10.968</td>
<td>1.495</td>
</tr>
<tr>
<td>14</td>
<td>processCounter[0]</td>
<td>13.044</td>
<td>1.647</td>
</tr>
<tr>
<td>13</td>
<td>display7seg[4]</td>
<td>-3.219</td>
<td>1.486</td>
</tr>
<tr>
<td>13</td>
<td>display7seg[9]</td>
<td>-2.976</td>
<td>1.796</td>
</tr>
<tr>
<td>13</td>
<td>clk_d</td>
<td>14.395</td>
<td>0.262</td>
</tr>
<tr>
<td>13</td>
<td>isRotate</td>
<td>16.005</td>
<td>1.320</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C30</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C29</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C15</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C32</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C22</td>
<td>73.61%</td>
</tr>
<tr>
<td>R15C23</td>
<td>70.83%</td>
</tr>
<tr>
<td>R14C31</td>
<td>69.44%</td>
</tr>
<tr>
<td>R14C23</td>
<td>66.67%</td>
</tr>
<tr>
<td>R15C14</td>
<td>66.67%</td>
</tr>
<tr>
<td>R14C22</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
