$date
	Wed Sep 24 16:00:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! b [3:0] $end
$var reg 4 " g [3:0] $end
$scope module dut $end
$var wire 4 # g [3:0] $end
$var reg 4 $ b [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#1
b11 !
b11 $
b10 "
b10 #
#2
b1100 !
b1100 $
b1010 "
b1010 #
#3
b101 !
b101 $
b111 "
b111 #
#4
b111 !
b111 $
b100 "
b100 #
#14
