# UT_CompArch_MIPS
My Verilog codes for MIPS single-cycle, multi-cycle, and pipelined architectures.
# Why?
I prepared these files as my assignments during the Computer Architecture course at School of Electrical and Computer Engineering, University College of Engineering, University of Tehran. I took this course during my fifth B.Sc. semester (Fall 2021).
# By who?
Done by Mohammad Mahdi Moeini Manesh and me.
