Analysis & Synthesis report for DE2_70_TOP
Mon Mar 07 17:20:24 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 11. State Machine - |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 12. State Machine - |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_next
 13. State Machine - |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_state
 14. State Machine - |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_next
 15. State Machine - |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_state
 16. State Machine - |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|DRsize
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for NiosSoc:u0|NiosSoc_syspll:syspll
 24. Source assignments for NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3
 25. Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ogg1:auto_generated
 26. Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_pgg1:auto_generated
 27. Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_st71:auto_generated
 29. Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 31. Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 32. Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 33. Source assignments for NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl
 34. Source assignments for NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 35. Source assignments for NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 36. Source assignments for NiosSoc:u0|NiosSoc_uart0:uart0
 37. Source assignments for NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 38. Source assignments for NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_fbq1:auto_generated
 39. Source assignments for NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Source assignments for NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for NiosSoc:u0|NiosSoc_cmd_xbar_demux:cmd_xbar_demux
 43. Source assignments for NiosSoc:u0|NiosSoc_cmd_xbar_demux_001:cmd_xbar_demux_001
 44. Source assignments for NiosSoc:u0|NiosSoc_cmd_xbar_demux_002:cmd_xbar_demux_002
 45. Source assignments for NiosSoc:u0|NiosSoc_cmd_xbar_demux_003:cmd_xbar_demux_003
 46. Source assignments for NiosSoc:u0|NiosSoc_cmd_xbar_demux_003:rsp_xbar_demux
 47. Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_001:rsp_xbar_demux_001
 48. Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_001:rsp_xbar_demux_002
 49. Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_003:rsp_xbar_demux_003
 50. Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_003:rsp_xbar_demux_004
 51. Source assignments for NiosSoc:u0|NiosSoc_cmd_xbar_demux_004:cmd_xbar_demux_004
 52. Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_005
 53. Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_006
 54. Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_007
 55. Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_008
 56. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 57. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 58. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 59. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 60. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 61. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 62. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 63. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 64. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 65. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 66. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 67. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 68. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 69. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 70. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 71. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 72. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 73. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 74. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 75. Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 76. Source assignments for NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 77. Source assignments for NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 78. Source assignments for NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 79. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_syspll:syspll|altpll:sd1
 80. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a
 81. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a|altsyncram:the_altsyncram
 82. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b
 83. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b|altsyncram:the_altsyncram
 84. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 85. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram
 86. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram
 87. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 88. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 89. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 90. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 91. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy
 92. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_mm_bridge:apb
 93. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo
 94. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo
 95. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 96. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component
 97. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator
 98. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_translator:nios2cpu_data_master_translator
 99. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_translator:dma_read_master_translator
100. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator
101. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator
102. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:sdram_ctrl_s1_translator
103. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:apb_s0_translator
104. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator
105. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:dma_control_port_slave_translator
106. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_translator:apb_m0_translator
107. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
108. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:timer_s1_translator
109. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator
110. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator
111. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent
112. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent
113. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent
114. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent
115. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
116. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent
119. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
122. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent
123. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent
126. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
129. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent
130. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent
133. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
134. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
137. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent
138. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
141. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent
142. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
145. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent
146. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
149. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_addr_router:addr_router|NiosSoc_addr_router_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_addr_router_001:addr_router_001|NiosSoc_addr_router_001_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_addr_router_002:addr_router_002|NiosSoc_addr_router_002_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_addr_router_002:addr_router_003|NiosSoc_addr_router_002_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router:id_router|NiosSoc_id_router_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_001:id_router_001|NiosSoc_id_router_001_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_002:id_router_002|NiosSoc_id_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_003:id_router_003|NiosSoc_id_router_003_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_003:id_router_004|NiosSoc_id_router_003_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_addr_router_004:addr_router_004|NiosSoc_addr_router_004_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_005:id_router_005|NiosSoc_id_router_005_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_005:id_router_006|NiosSoc_id_router_005_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_005:id_router_007|NiosSoc_id_router_005_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_005:id_router_008|NiosSoc_id_router_005_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_traffic_limiter:limiter
164. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001
165. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter
166. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
167. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
168. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
169. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
170. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
171. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
172. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
173. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
174. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
175. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
176. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
177. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
178. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
179. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
180. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
181. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
182. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001
183. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
184. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
185. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
186. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
187. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
188. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
189. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
190. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
191. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
192. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
193. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
194. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
195. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
196. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
197. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
198. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
199. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_reset_controller:rst_controller
200. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
201. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_reset_controller:rst_controller_001
202. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
203. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_reset_controller:rst_controller_002
204. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
205. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
206. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
207. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
208. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
209. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
210. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
211. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
212. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
213. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
214. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
215. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
216. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
217. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_003|altera_merlin_arbitrator:arb
218. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
219. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb
220. Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
221. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_width_adapter:width_adapter
222. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001
223. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
224. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser
225. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
226. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
227. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
228. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001
229. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
230. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
231. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
232. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002
233. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
234. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
235. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
236. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003
237. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
238. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
239. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
240. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004
241. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
242. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
243. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
244. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005
245. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
246. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
247. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
248. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006
249. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
250. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
251. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
252. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007
253. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
254. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
255. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
256. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008
257. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
258. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
259. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
260. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009
261. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
262. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
263. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
264. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer
265. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
266. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_001
267. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
268. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_002
269. Parameter Settings for User Entity Instance: NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
270. altpll Parameter Settings by Entity Instance
271. altsyncram Parameter Settings by Entity Instance
272. scfifo Parameter Settings by Entity Instance
273. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009"
274. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008"
275. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007"
276. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006"
277. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005"
278. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004"
279. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003"
280. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002"
281. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001"
282. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser"
283. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
284. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001"
285. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_width_adapter:width_adapter"
286. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
287. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
288. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
289. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
290. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
291. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
292. Port Connectivity Checks: "NiosSoc:u0|altera_reset_controller:rst_controller_002"
293. Port Connectivity Checks: "NiosSoc:u0|altera_reset_controller:rst_controller_001"
294. Port Connectivity Checks: "NiosSoc:u0|altera_reset_controller:rst_controller"
295. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
296. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
297. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
298. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
299. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
300. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
301. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
302. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
303. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
304. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
305. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
306. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_id_router_005:id_router_005|NiosSoc_id_router_005_default_decode:the_default_decode"
307. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_addr_router_004:addr_router_004|NiosSoc_addr_router_004_default_decode:the_default_decode"
308. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_id_router_003:id_router_003|NiosSoc_id_router_003_default_decode:the_default_decode"
309. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_id_router_002:id_router_002|NiosSoc_id_router_002_default_decode:the_default_decode"
310. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_id_router_001:id_router_001|NiosSoc_id_router_001_default_decode:the_default_decode"
311. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_id_router:id_router|NiosSoc_id_router_default_decode:the_default_decode"
312. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_addr_router_002:addr_router_002|NiosSoc_addr_router_002_default_decode:the_default_decode"
313. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_addr_router_001:addr_router_001|NiosSoc_addr_router_001_default_decode:the_default_decode"
314. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_addr_router:addr_router|NiosSoc_addr_router_default_decode:the_default_decode"
315. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
316. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
317. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent"
318. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
319. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
320. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent"
321. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
322. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
323. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent"
324. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
325. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
326. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
327. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent"
328. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
329. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent"
330. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
331. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
332. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent"
333. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
334. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent"
335. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
336. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
337. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent"
338. Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
339. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
340. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent"
341. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent"
342. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent"
343. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent"
344. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator"
345. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator"
346. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:timer_s1_translator"
347. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
348. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_translator:apb_m0_translator"
349. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:dma_control_port_slave_translator"
350. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator"
351. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:apb_s0_translator"
352. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:sdram_ctrl_s1_translator"
353. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator"
354. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator"
355. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_translator:dma_read_master_translator"
356. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_translator:nios2cpu_data_master_translator"
357. Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator"
358. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram"
359. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_read_data_mux:the_NiosSoc_dma_read_data_mux"
360. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_uart0:uart0"
361. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic"
362. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart"
363. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module"
364. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy"
365. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
366. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
367. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_pib:the_NiosSoc_nios2cpu_nios2_oci_pib"
368. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo|NiosSoc_nios2cpu_nios2_oci_fifowp_inc:NiosSoc_nios2cpu_nios2_oci_fifowp_inc_fifowp"
369. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_dtrace:the_NiosSoc_nios2cpu_nios2_oci_dtrace|NiosSoc_nios2cpu_nios2_oci_td_mode:NiosSoc_nios2cpu_nios2_oci_trc_ctrl_td_mode"
370. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_itrace:the_NiosSoc_nios2cpu_nios2_oci_itrace"
371. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_dbrk:the_NiosSoc_nios2cpu_nios2_oci_dbrk"
372. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_xbrk:the_NiosSoc_nios2cpu_nios2_oci_xbrk"
373. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug"
374. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci"
375. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_test_bench:the_NiosSoc_nios2cpu_test_bench"
376. Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu"
377. Port Connectivity Checks: "NiosSoc:u0"
378. Elapsed Time Per Partition
379. Analysis & Synthesis Messages
380. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 07 17:20:24 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE2_70_TOP                                      ;
; Top-level Entity Name              ; DE2_70_TOP                                      ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 5,036                                           ;
;     Total combinational functions  ; 3,970                                           ;
;     Dedicated logic registers      ; 2,991                                           ;
; Total registers                    ; 2991                                            ;
; Total pins                         ; 530                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 15,360                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; DE2_70_TOP         ; DE2_70_TOP         ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                     ; Library ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; Qsys/NiosSoc/synthesis/NiosSoc.v                                               ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/NiosSoc.v                                               ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_irq_clock_crosser.sv                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_irq_clock_crosser.sv                  ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_irq_mapper.sv                        ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_irq_mapper.sv                        ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v   ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v   ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_avalon_st_clock_crosser.v             ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_avalon_st_clock_crosser.v             ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_merlin_width_adapter.sv               ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_width_adapter.sv               ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_merlin_address_alignment.sv           ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_address_alignment.sv           ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv          ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv          ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_merlin_arbitrator.sv                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_arbitrator.sv                  ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_mux_004.sv                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_mux_004.sv                  ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_demux_005.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_demux_005.sv                ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_demux_004.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_demux_004.sv                ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_mux_002.sv                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_mux_002.sv                  ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_mux_001.sv                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_mux_001.sv                  ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_mux.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_mux.sv                      ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_demux_003.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_demux_003.sv                ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_demux_001.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_rsp_xbar_demux_001.sv                ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_mux_001.sv                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_mux_001.sv                  ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_mux.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_mux.sv                      ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_demux_003.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_demux_003.sv                ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_demux_002.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_demux_002.sv                ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_demux_001.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_demux_001.sv                ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_demux.sv                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_cmd_xbar_demux.sv                    ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_reset_controller.v                    ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_reset_controller.v                    ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_reset_synchronizer.v                  ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_reset_synchronizer.v                  ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_merlin_burst_adapter.sv               ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_burst_adapter.sv               ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_merlin_traffic_limiter.sv             ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_traffic_limiter.sv             ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_id_router_005.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_id_router_005.sv                     ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_addr_router_004.sv                   ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_addr_router_004.sv                   ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_id_router_003.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_id_router_003.sv                     ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_id_router_002.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_id_router_002.sv                     ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_id_router_001.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_id_router_001.sv                     ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_id_router.sv                         ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_id_router.sv                         ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_addr_router_002.sv                   ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_addr_router_002.sv                   ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_addr_router_001.sv                   ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_addr_router_001.sv                   ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_addr_router.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_addr_router.sv                       ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_avalon_sc_fifo.v                      ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_avalon_sc_fifo.v                      ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_merlin_slave_agent.sv                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_slave_agent.sv                 ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_merlin_master_agent.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_master_agent.sv                ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_merlin_slave_translator.sv            ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_slave_translator.sv            ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_merlin_master_translator.sv           ; yes             ; User SystemVerilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_master_translator.sv           ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_dma.v                                ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_dma.v                                ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_led.v                                ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_led.v                                ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_uart0.v                              ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_uart0.v                              ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_timer.v                              ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_timer.v                              ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_jtag_uart.v                          ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_jtag_uart.v                          ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/altera_avalon_mm_bridge.v                    ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_avalon_mm_bridge.v                    ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_sdram_ctrl.v                         ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_sdram_ctrl.v                         ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu.v                           ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu.v                           ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_jtag_debug_module_sysclk.v  ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_jtag_debug_module_tck.v     ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_jtag_debug_module_wrapper.v ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_ociram_default_contents.mif ; yes             ; User Memory Initialization File  ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_ociram_default_contents.mif ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_oci_test_bench.v            ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_oci_test_bench.v            ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_rf_ram_a.mif                ; yes             ; User Memory Initialization File  ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_rf_ram_a.mif                ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_rf_ram_b.mif                ; yes             ; User Memory Initialization File  ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_rf_ram_b.mif                ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_test_bench.v                ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_nios2cpu_test_bench.v                ; NiosSoc ;
; Qsys/NiosSoc/synthesis/submodules/NiosSoc_syspll.v                             ; yes             ; User Verilog HDL File            ; C:/Users/ycpss/Desktop/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/NiosSoc_syspll.v                             ; NiosSoc ;
; de2_70_top.v                                                                   ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/ycpss/Desktop/DE2_70_TOP/de2_70_top.v                                                                   ;         ;
; altpll.tdf                                                                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                     ;         ;
; aglobal130.inc                                                                 ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                 ;         ;
; stratix_pll.inc                                                                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                ;         ;
; stratixii_pll.inc                                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                              ;         ;
; cycloneii_pll.inc                                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                              ;         ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;         ;
; stratix_ram_block.inc                                                          ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;         ;
; lpm_mux.inc                                                                    ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;         ;
; lpm_decode.inc                                                                 ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;         ;
; a_rdenreg.inc                                                                  ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;         ;
; altrom.inc                                                                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                     ;         ;
; altram.inc                                                                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                     ;         ;
; altdpram.inc                                                                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                   ;         ;
; db/altsyncram_ogg1.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/ycpss/Desktop/DE2_70_TOP/db/altsyncram_ogg1.tdf                                                         ;         ;
; db/altsyncram_pgg1.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/ycpss/Desktop/DE2_70_TOP/db/altsyncram_pgg1.tdf                                                         ;         ;
; altera_std_synchronizer.v                                                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                      ;         ;
; db/altsyncram_st71.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/ycpss/Desktop/DE2_70_TOP/db/altsyncram_st71.tdf                                                         ;         ;
; sld_virtual_jtag_basic.v                                                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                       ;         ;
; scfifo.tdf                                                                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                     ;         ;
; a_regfifo.inc                                                                  ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                  ;         ;
; a_dpfifo.inc                                                                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                   ;         ;
; a_i2fifo.inc                                                                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                   ;         ;
; a_fffifo.inc                                                                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                   ;         ;
; a_f2fifo.inc                                                                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                   ;         ;
; db/scfifo_1n21.tdf                                                             ; yes             ; Auto-Generated Megafunction      ; C:/Users/ycpss/Desktop/DE2_70_TOP/db/scfifo_1n21.tdf                                                             ;         ;
; db/a_dpfifo_8t21.tdf                                                           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ycpss/Desktop/DE2_70_TOP/db/a_dpfifo_8t21.tdf                                                           ;         ;
; db/a_fefifo_7cf.tdf                                                            ; yes             ; Auto-Generated Megafunction      ; C:/Users/ycpss/Desktop/DE2_70_TOP/db/a_fefifo_7cf.tdf                                                            ;         ;
; db/cntr_rj7.tdf                                                                ; yes             ; Auto-Generated Megafunction      ; C:/Users/ycpss/Desktop/DE2_70_TOP/db/cntr_rj7.tdf                                                                ;         ;
; db/dpram_5h21.tdf                                                              ; yes             ; Auto-Generated Megafunction      ; C:/Users/ycpss/Desktop/DE2_70_TOP/db/dpram_5h21.tdf                                                              ;         ;
; db/altsyncram_9tl1.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/ycpss/Desktop/DE2_70_TOP/db/altsyncram_9tl1.tdf                                                         ;         ;
; db/cntr_fjb.tdf                                                                ; yes             ; Auto-Generated Megafunction      ; C:/Users/ycpss/Desktop/DE2_70_TOP/db/cntr_fjb.tdf                                                                ;         ;
; alt_jtag_atlantic.v                                                            ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                            ;         ;
; lpm_ram_dp.tdf                                                                 ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dp.tdf                                                 ;         ;
; altdpram.tdf                                                                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                                                   ;         ;
; memmodes.inc                                                                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                                                 ;         ;
; a_hdffe.inc                                                                    ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                                                    ;         ;
; alt_le_rden_reg.inc                                                            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                            ;         ;
; altsyncram.inc                                                                 ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                                                 ;         ;
; db/altsyncram_fbq1.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/ycpss/Desktop/DE2_70_TOP/db/altsyncram_fbq1.tdf                                                         ;         ;
; altera_std_synchronizer_bundle.v                                               ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                               ;         ;
; sld_hub.vhd                                                                    ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                    ;         ;
; sld_jtag_hub.vhd                                                               ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                               ;         ;
; sld_rom_sr.vhd                                                                 ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                 ;         ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                     ;
+---------------------------------------------+---------------------------------------------------+
; Resource                                    ; Usage                                             ;
+---------------------------------------------+---------------------------------------------------+
; Estimated Total logic elements              ; 5,036                                             ;
;                                             ;                                                   ;
; Total combinational functions               ; 3970                                              ;
; Logic element usage by number of LUT inputs ;                                                   ;
;     -- 4 input functions                    ; 2120                                              ;
;     -- 3 input functions                    ; 1188                                              ;
;     -- <=2 input functions                  ; 662                                               ;
;                                             ;                                                   ;
; Logic elements by mode                      ;                                                   ;
;     -- normal mode                          ; 3563                                              ;
;     -- arithmetic mode                      ; 407                                               ;
;                                             ;                                                   ;
; Total registers                             ; 2991                                              ;
;     -- Dedicated logic registers            ; 2991                                              ;
;     -- I/O registers                        ; 0                                                 ;
;                                             ;                                                   ;
; I/O pins                                    ; 530                                               ;
; Total memory bits                           ; 15360                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                 ;
; Total PLLs                                  ; 1                                                 ;
;     -- PLLs                                 ; 1                                                 ;
;                                             ;                                                   ;
; Maximum fan-out node                        ; NiosSoc:u0|NiosSoc_syspll:syspll|altpll:sd1|_clk0 ;
; Maximum fan-out                             ; 2917                                              ;
; Total fan-out                               ; 26308                                             ;
; Average fan-out                             ; 3.44                                              ;
+---------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_70_TOP                                                                                                    ; 3970 (1)          ; 2991 (0)     ; 15360       ; 0            ; 0       ; 0         ; 530  ; 0            ; |DE2_70_TOP                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |NiosSoc:u0|                                                                                                ; 3807 (0)          ; 2894 (0)     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0                                                                                                                                                                                                                                                                                                                            ; NiosSoc      ;
;       |NiosSoc_addr_router:addr_router|                                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router:addr_router                                                                                                                                                                                                                                                                                            ; NiosSoc      ;
;       |NiosSoc_addr_router_001:addr_router_001|                                                                ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                    ; NiosSoc      ;
;       |NiosSoc_addr_router_002:addr_router_002|                                                                ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_002:addr_router_002                                                                                                                                                                                                                                                                                    ; NiosSoc      ;
;       |NiosSoc_addr_router_002:addr_router_003|                                                                ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_002:addr_router_003                                                                                                                                                                                                                                                                                    ; NiosSoc      ;
;       |NiosSoc_addr_router_004:addr_router_004|                                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_004:addr_router_004                                                                                                                                                                                                                                                                                    ; NiosSoc      ;
;       |NiosSoc_cmd_xbar_demux:cmd_xbar_demux|                                                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                      ; NiosSoc      ;
;       |NiosSoc_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                              ; NiosSoc      ;
;       |NiosSoc_cmd_xbar_demux_002:cmd_xbar_demux_002|                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_demux_002:cmd_xbar_demux_002                                                                                                                                                                                                                                                                              ; NiosSoc      ;
;       |NiosSoc_cmd_xbar_demux_003:cmd_xbar_demux_003|                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_demux_003:cmd_xbar_demux_003                                                                                                                                                                                                                                                                              ; NiosSoc      ;
;       |NiosSoc_cmd_xbar_demux_003:rsp_xbar_demux|                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_demux_003:rsp_xbar_demux                                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;       |NiosSoc_cmd_xbar_demux_004:cmd_xbar_demux_004|                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_demux_004:cmd_xbar_demux_004                                                                                                                                                                                                                                                                              ; NiosSoc      ;
;       |NiosSoc_cmd_xbar_mux:cmd_xbar_mux|                                                                      ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                          ; NiosSoc      ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                             ; NiosSoc      ;
;       |NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|                                                              ; 199 (181)         ; 9 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 18 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; NiosSoc      ;
;             |altera_merlin_arb_adder:adder|                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                       ; NiosSoc      ;
;       |NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002|                                                              ; 49 (35)           ; 9 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002                                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 14 (9)            ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; NiosSoc      ;
;             |altera_merlin_arb_adder:adder|                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                       ; NiosSoc      ;
;       |NiosSoc_dma:dma|                                                                                        ; 299 (176)         ; 207 (147)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma                                                                                                                                                                                                                                                                                                            ; NiosSoc      ;
;          |NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|                                                 ; 69 (69)           ; 56 (56)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module                                                                                                                                                                                                                                                        ; NiosSoc      ;
;             |NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|                         ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram                                                                                                                                                                               ; NiosSoc      ;
;                |lpm_ram_dp:lpm_ram_dp_component|                                                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component                                                                                                                                               ; work         ;
;                   |altdpram:sram|                                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram                                                                                                                                 ; work         ;
;                      |altsyncram:ram_block|                                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block                                                                                                            ; work         ;
;                         |altsyncram_fbq1:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_fbq1:auto_generated                                                                             ; work         ;
;          |NiosSoc_dma_mem_read:the_NiosSoc_dma_mem_read|                                                       ; 6 (6)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_mem_read:the_NiosSoc_dma_mem_read                                                                                                                                                                                                                                                              ; NiosSoc      ;
;          |NiosSoc_dma_mem_write:the_NiosSoc_dma_mem_write|                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_mem_write:the_NiosSoc_dma_mem_write                                                                                                                                                                                                                                                            ; NiosSoc      ;
;          |NiosSoc_dma_read_data_mux:the_NiosSoc_dma_read_data_mux|                                             ; 47 (47)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_read_data_mux:the_NiosSoc_dma_read_data_mux                                                                                                                                                                                                                                                    ; NiosSoc      ;
;       |NiosSoc_id_router_001:id_router_001|                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_001:id_router_001                                                                                                                                                                                                                                                                                        ; NiosSoc      ;
;       |NiosSoc_jtag_uart:jtag_uart|                                                                            ; 140 (37)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                ; NiosSoc      ;
;          |NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r                                                                                                                                                                                                                                      ; NiosSoc      ;
;             |scfifo:rfifo|                                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                         ; work         ;
;                |scfifo_1n21:auto_generated|                                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                 ; work         ;
;                         |cntr_rj7:count_usedw|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                            ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                   ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                         ; work         ;
;                      |dpram_5h21:FIFOram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                      ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                          ; work         ;
;          |NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w                                                                                                                                                                                                                                      ; NiosSoc      ;
;             |scfifo:wfifo|                                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                         ; work         ;
;                |scfifo_1n21:auto_generated|                                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                 ; work         ;
;                         |cntr_rj7:count_usedw|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                            ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                   ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                         ; work         ;
;                      |dpram_5h21:FIFOram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                      ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                          ; work         ;
;          |alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|                                               ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                          ; work         ;
;       |NiosSoc_led:led|                                                                                        ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_led:led                                                                                                                                                                                                                                                                                                            ; NiosSoc      ;
;       |NiosSoc_nios2cpu:nios2cpu|                                                                              ; 991 (692)         ; 595 (322)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu                                                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;          |NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|                                           ; 299 (41)          ; 272 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci                                                                                                                                                                                                                                        ; NiosSoc      ;
;             |NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|        ; 93 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper                                                                                                                                              ; NiosSoc      ;
;                |NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|       ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk                                                      ; NiosSoc      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|             ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck                                                            ; NiosSoc      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy|                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy                                                                                ; work         ;
;             |NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|                          ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg                                                                                                                                                                ; NiosSoc      ;
;             |NiosSoc_nios2cpu_nios2_oci_break:the_NiosSoc_nios2cpu_nios2_oci_break|                            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_break:the_NiosSoc_nios2cpu_nios2_oci_break                                                                                                                                                                  ; NiosSoc      ;
;             |NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|                            ; 10 (9)            ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug                                                                                                                                                                  ; NiosSoc      ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; work         ;
;             |NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|                                  ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem                                                                                                                                                                        ; NiosSoc      ;
;                |NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram                                                                                                   ; NiosSoc      ;
;                   |altsyncram:the_altsyncram|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_st71:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_st71:auto_generated                                          ; work         ;
;          |NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a                                                                                                                                                                                                                         ; NiosSoc      ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_ogg1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ogg1:auto_generated                                                                                                                                                                ; work         ;
;          |NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b                                                                                                                                                                                                                         ; NiosSoc      ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_pgg1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_pgg1:auto_generated                                                                                                                                                                ; work         ;
;          |NiosSoc_nios2cpu_test_bench:the_NiosSoc_nios2cpu_test_bench|                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_test_bench:the_NiosSoc_nios2cpu_test_bench                                                                                                                                                                                                                                      ; NiosSoc      ;
;       |NiosSoc_rsp_xbar_demux_001:rsp_xbar_demux_002|                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_demux_001:rsp_xbar_demux_002                                                                                                                                                                                                                                                                              ; NiosSoc      ;
;       |NiosSoc_rsp_xbar_mux:rsp_xbar_mux|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                          ; NiosSoc      ;
;       |NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                              ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;       |NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_002|                                                              ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_002                                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;       |NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004|                                                              ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004                                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;       |NiosSoc_sdram_ctrl:sdram_ctrl|                                                                          ; 272 (222)         ; 248 (158)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl                                                                                                                                                                                                                                                                                              ; NiosSoc      ;
;          |NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module|                     ; 50 (50)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module                                                                                                                                                                                                              ; NiosSoc      ;
;       |NiosSoc_syspll:syspll|                                                                                  ; 7 (7)             ; 5 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_syspll:syspll                                                                                                                                                                                                                                                                                                      ; NiosSoc      ;
;          |NiosSoc_syspll_stdsync_sv6:stdsync2|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;             |NiosSoc_syspll_dffpipe_l2c:dffpipe3|                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                              ; NiosSoc      ;
;          |altpll:sd1|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_syspll:syspll|altpll:sd1                                                                                                                                                                                                                                                                                           ; work         ;
;       |NiosSoc_timer:timer|                                                                                    ; 117 (117)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_timer:timer                                                                                                                                                                                                                                                                                                        ; NiosSoc      ;
;       |NiosSoc_uart0:uart0|                                                                                    ; 111 (0)           ; 88 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_uart0:uart0                                                                                                                                                                                                                                                                                                        ; NiosSoc      ;
;          |NiosSoc_uart0_regs:the_NiosSoc_uart0_regs|                                                           ; 36 (36)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_regs:the_NiosSoc_uart0_regs                                                                                                                                                                                                                                                              ; NiosSoc      ;
;          |NiosSoc_uart0_rx:the_NiosSoc_uart0_rx|                                                               ; 40 (40)           ; 35 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                              ; work         ;
;          |NiosSoc_uart0_tx:the_NiosSoc_uart0_tx|                                                               ; 35 (35)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_tx:the_NiosSoc_uart0_tx                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;       |altera_avalon_mm_bridge:apb|                                                                            ; 27 (27)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_mm_bridge:apb                                                                                                                                                                                                                                                                                                ; NiosSoc      ;
;       |altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 67 (67)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                            ; NiosSoc      ;
;       |altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                            ; NiosSoc      ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo| ; 47 (47)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                     ; NiosSoc      ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                       ; NiosSoc      ;
;       |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                      ; 21 (21)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                          ; NiosSoc      ;
;       |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                            ; NiosSoc      ;
;       |altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|    ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                        ; NiosSoc      ;
;       |altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|               ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                   ; NiosSoc      ;
;       |altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 159 (159)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                     ; NiosSoc      ;
;       |altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|            ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                ; NiosSoc      ;
;       |altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|              ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                  ; NiosSoc      ;
;       |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                    ; 35 (35)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                        ; NiosSoc      ;
;       |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                          ; NiosSoc      ;
;       |altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                    ; 23 (23)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                        ; NiosSoc      ;
;       |altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                          ; NiosSoc      ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                   ; 3 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                       ; NiosSoc      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 12 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; NiosSoc      ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                   ; 3 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                       ; NiosSoc      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 32 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; NiosSoc      ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                   ; 4 (0)             ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                       ; NiosSoc      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 50 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; NiosSoc      ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                   ; 3 (0)             ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                       ; NiosSoc      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 38 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; NiosSoc      ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                   ; 3 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                       ; NiosSoc      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; NiosSoc      ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                   ; 3 (0)             ; 54 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                       ; NiosSoc      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 54 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; NiosSoc      ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                   ; 3 (0)             ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                       ; NiosSoc      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 42 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; NiosSoc      ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                   ; 2 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                       ; NiosSoc      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 2 (2)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; NiosSoc      ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                   ; 2 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                       ; NiosSoc      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 2 (2)             ; 28 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; NiosSoc      ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                       ; 5 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                           ; NiosSoc      ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 5 (5)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                  ; NiosSoc      ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                   ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                   ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                              ; NiosSoc      ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                        ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                              ; NiosSoc      ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                        ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                              ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                            ; work         ;
;       |altera_merlin_burst_adapter:burst_adapter_001|                                                          ; 132 (0)           ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001                                                                                                                                                                                                                                                                              ; NiosSoc      ;
;          |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                            ; 132 (132)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                                     ; NiosSoc      ;
;       |altera_merlin_burst_adapter:burst_adapter|                                                              ; 212 (0)           ; 106 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;          |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                            ; 212 (212)         ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                                         ; NiosSoc      ;
;       |altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent|                           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                               ; NiosSoc      ;
;       |altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent|                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                      ; NiosSoc      ;
;       |altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                     ; NiosSoc      ;
;       |altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                 ; NiosSoc      ;
;       |altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                          ; NiosSoc      ;
;       |altera_merlin_master_translator:dma_read_master_translator|                                             ; 78 (78)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_translator:dma_read_master_translator                                                                                                                                                                                                                                                                 ; NiosSoc      ;
;       |altera_merlin_master_translator:dma_write_master_translator|                                            ; 103 (103)         ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator                                                                                                                                                                                                                                                                ; NiosSoc      ;
;       |altera_merlin_master_translator:nios2cpu_data_master_translator|                                        ; 12 (12)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_translator:nios2cpu_data_master_translator                                                                                                                                                                                                                                                            ; NiosSoc      ;
;       |altera_merlin_master_translator:nios2cpu_instruction_master_translator|                                 ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator                                                                                                                                                                                                                                                     ; NiosSoc      ;
;       |altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|                             ; 38 (2)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                 ; NiosSoc      ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 36 (36)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                   ; NiosSoc      ;
;       |altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|                             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                 ; NiosSoc      ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                   ; NiosSoc      ;
;       |altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                             ; NiosSoc      ;
;       |altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|                      ; 55 (5)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                          ; NiosSoc      ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 50 (50)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                            ; NiosSoc      ;
;       |altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|                           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                               ; NiosSoc      ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; NiosSoc      ;
;       |altera_merlin_slave_translator:dma_control_port_slave_translator|                                       ; 7 (7)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:dma_control_port_slave_translator                                                                                                                                                                                                                                                           ; NiosSoc      ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                  ; 11 (11)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                      ; NiosSoc      ;
;       |altera_merlin_slave_translator:led_s1_translator|                                                       ; 6 (6)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                           ; NiosSoc      ;
;       |altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator|                                   ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator                                                                                                                                                                                                                                                       ; NiosSoc      ;
;       |altera_merlin_slave_translator:syspll_pll_slave_translator|                                             ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator                                                                                                                                                                                                                                                                 ; NiosSoc      ;
;       |altera_merlin_slave_translator:timer_s1_translator|                                                     ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                         ; NiosSoc      ;
;       |altera_merlin_slave_translator:uart0_s1_translator|                                                     ; 6 (6)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator                                                                                                                                                                                                                                                                         ; NiosSoc      ;
;       |altera_merlin_traffic_limiter:limiter_001|                                                              ; 14 (14)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;       |altera_merlin_traffic_limiter:limiter|                                                                  ; 13 (13)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                      ; NiosSoc      ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                          ; 32 (32)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                              ; NiosSoc      ;
;       |altera_merlin_width_adapter:width_adapter|                                                              ; 33 (33)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                  ; NiosSoc      ;
;       |altera_reset_controller:rst_controller_001|                                                             ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                 ; NiosSoc      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                      ; NiosSoc      ;
;       |altera_reset_controller:rst_controller_002|                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                 ; NiosSoc      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                      ; NiosSoc      ;
;       |altera_reset_controller:rst_controller|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                     ; NiosSoc      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; NiosSoc      ;
;    |sld_hub:auto_hub|                                                                                          ; 162 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                           ; 161 (120)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                             ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_fbq1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None                                         ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                         ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                         ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_st71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; NiosSoc_nios2cpu_ociram_default_contents.mif ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ogg1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; NiosSoc_nios2cpu_rf_ram_a.mif                ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_pgg1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; NiosSoc_nios2cpu_rf_ram_b.mif                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------+-------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+
; Vendor ; IP Core Name                             ; Version     ; Release Date ; License Type ; Entity Instance                                                                                                                                                      ; IP Include File                           ;
+--------+------------------------------------------+-------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+
; Altera ; Qsys                                     ; 13.0sp1     ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0                                                                                                                                               ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router:addr_router                                                                                                               ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router:addr_router|NiosSoc_addr_router_default_decode:the_default_decode                                                         ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_001:addr_router_001                                                                                                       ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_001:addr_router_001|NiosSoc_addr_router_001_default_decode:the_default_decode                                             ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_002:addr_router_002                                                                                                       ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_002:addr_router_002|NiosSoc_addr_router_002_default_decode:the_default_decode                                             ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_002:addr_router_003                                                                                                       ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_002:addr_router_003|NiosSoc_addr_router_002_default_decode:the_default_decode                                             ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_004:addr_router_004                                                                                                       ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_004:addr_router_004|NiosSoc_addr_router_004_default_decode:the_default_decode                                             ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_mm_bridge                  ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_mm_bridge:apb                                                                                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_master_translator          ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_translator:apb_m0_translator                                                                                             ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_master_agent               ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent                                                                  ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:apb_s0_translator                                                                                              ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent                                                                    ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                      ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                               ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter                                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                            ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                        ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_demux:cmd_xbar_demux                                                                                                         ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_demux_002:cmd_xbar_demux_002                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_demux_003:cmd_xbar_demux_003                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_demux_004:cmd_xbar_demux_004                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux                                                                                                             ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001                                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                        ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002                                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                        ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                              ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                          ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                          ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                          ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                          ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                          ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                          ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                          ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                          ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                          ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_dma                        ; 13.0.1.99.2 ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma                                                                                                                               ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_byteenables:the_NiosSoc_dma_byteenables                                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module                                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_mem_read:the_NiosSoc_dma_mem_read                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_mem_write:the_NiosSoc_dma_mem_write                                                                               ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_read_data_mux:the_NiosSoc_dma_read_data_mux                                                                       ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:dma_control_port_slave_translator                                                                              ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent                                                    ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor      ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                               ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_master_translator          ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_translator:dma_read_master_translator                                                                                    ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_master_agent               ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent                                                         ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_master_translator          ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator                                                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_master_agent               ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent                                                        ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router:id_router                                                                                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router:id_router|NiosSoc_id_router_default_decode:the_default_decode                                                               ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_001:id_router_001                                                                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_001:id_router_001|NiosSoc_id_router_001_default_decode:the_default_decode                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_002:id_router_002                                                                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_002:id_router_002|NiosSoc_id_router_002_default_decode:the_default_decode                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_003:id_router_003                                                                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_003:id_router_003|NiosSoc_id_router_003_default_decode:the_default_decode                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_003:id_router_004                                                                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_003:id_router_004|NiosSoc_id_router_003_default_decode:the_default_decode                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_005:id_router_005                                                                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_005:id_router_005|NiosSoc_id_router_005_default_decode:the_default_decode                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_005:id_router_006                                                                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_005:id_router_006|NiosSoc_id_router_005_default_decode:the_default_decode                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_005:id_router_007                                                                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_005:id_router_007|NiosSoc_id_router_005_default_decode:the_default_decode                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_005:id_router_008                                                                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_id_router_005:id_router_008|NiosSoc_id_router_005_default_decode:the_default_decode                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_irq_mapper                        ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_irq_mapper:irq_mapper                                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 13.0.1.99.2 ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart                                                                                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r                                                         ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w                                                         ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                         ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                               ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                        ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_pio                        ; 13.0.1.99.2 ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_led:led                                                                                                                               ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator                                                                                              ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent                                                                    ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                      ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                             ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                               ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_traffic_limiter:limiter                                                                                                         ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001                                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu                                                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a                                            ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b                                            ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_test_bench:the_NiosSoc_nios2cpu_test_bench                                                         ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_master_translator          ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_translator:nios2cpu_data_master_translator                                                                               ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_master_agent               ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent                                                    ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_master_translator          ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator                                                                        ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_master_agent               ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent                                             ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator                                                                          ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor  ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_cmd_xbar_demux_003:rsp_xbar_demux                                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_demux_001:rsp_xbar_demux_001                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_demux_001:rsp_xbar_demux_002                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_demux_003:rsp_xbar_demux_003                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_demux_003:rsp_xbar_demux_004                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_005                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_006                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_007                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_008                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux:rsp_xbar_mux                                                                                                             ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb                                                                                ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb                                                                        ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_002                                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb                                                                        ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_003                                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_003|altera_merlin_arbitrator:arb                                                                        ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004                                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb                                                                        ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_reset_controller                  ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_reset_controller:rst_controller                                                                                                        ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                             ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_reset_controller                  ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_reset_controller:rst_controller_001                                                                                                    ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                         ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_reset_controller                  ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_reset_controller:rst_controller_002                                                                                                    ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                         ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 13.0.1.99.2 ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl                                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:sdram_ctrl_s1_translator                                                                                       ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent                                                             ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor               ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                      ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                        ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_syspll:syspll                                                                                                                         ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator                                                                                    ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent                                                          ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor            ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_timer                      ; 13.0.1.99.2 ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_timer:timer                                                                                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:timer_s1_translator                                                                                            ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent                                                                  ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                    ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                             ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_uart                       ; 13.0.1.99.2 ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_uart0:uart0                                                                                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_regs:the_NiosSoc_uart0_regs                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_tx:the_NiosSoc_uart0_tx                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator                                                                                            ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent                                                                  ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                    ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                           ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                             ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_width_adapter:width_adapter                                                                                                     ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001                                                                                                 ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A          ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor                                                   ; Qsys/NiosSoc/synthesis/../../NiosSoc.qsys ;
+--------+------------------------------------------+-------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                               ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                               ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                               ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                           ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                           ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                           ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_next                  ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_state                                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_next ;
+------------+------------+------------+------------+-------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000              ;
+------------+------------+------------+------------+-------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                       ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                       ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                       ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                       ;
+------------+------------+------------+------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_state                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65,66]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65,66]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65,66]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65,66]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65,66]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65,66]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65,66]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65,66]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,72..78,91,93]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,72..78,91,93]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002|locked[0..3]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[0..3]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[93]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[0,2]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[75]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[1,2]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[9..31]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|av_chipselect_pre                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_slave_translator:dma_control_port_slave_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[2..31]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_dma:dma|d1_enabled_write_endofpacket                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_regs:the_NiosSoc_uart0_regs|readdata[10..15]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_addr[4,5]                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[4..31]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ipending_reg[4..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|R_ctrl_custom                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_im:the_NiosSoc_nios2cpu_nios2_oci_im|trc_im_addr[0..6]       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_im:the_NiosSoc_nios2cpu_nios2_oci_im|trc_wrap                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_dbrk:the_NiosSoc_nios2cpu_nios2_oci_dbrk|dbrk_goto1          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_dbrk:the_NiosSoc_nios2cpu_nios2_oci_dbrk|dbrk_break_pulse    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_dbrk:the_NiosSoc_nios2cpu_nios2_oci_dbrk|dbrk_goto0          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_xbrk:the_NiosSoc_nios2cpu_nios2_oci_xbrk|xbrk_break          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[66]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|av_readdata_pre[10..15]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[4..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..9]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,2..9]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                               ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[1]                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..9]                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[29]                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0..3]                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_narrow_reg                                        ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                             ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                             ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                             ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                             ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                  ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                  ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                  ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                  ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                  ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                  ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                        ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                        ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                        ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                        ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                        ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                        ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|read_accepted                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; NiosSoc:u0|altera_merlin_master_translator:dma_read_master_translator|end_beginbursttransfer                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NiosSoc:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                             ; Merged with NiosSoc:u0|altera_merlin_slave_translator:dma_control_port_slave_translator|waitrequest_reset_override                                                                                 ;
; NiosSoc:u0|altera_merlin_slave_translator:dma_control_port_slave_translator|waitrequest_reset_override                                                                                 ; Merged with NiosSoc:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                          ;
; NiosSoc:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                          ; Merged with NiosSoc:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                 ;
; NiosSoc:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                 ; Merged with NiosSoc:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                      ;
; NiosSoc:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                      ; Merged with NiosSoc:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                     ;
; NiosSoc:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                     ; Merged with NiosSoc:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                               ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                      ; Merged with NiosSoc:u0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                               ;
; NiosSoc:u0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                               ; Merged with NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                            ;
; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                            ; Merged with NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|waitrequest_reset_override                                                                                               ;
; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|waitrequest_reset_override                                                                                               ; Merged with NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                 ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[15] ; Merged with NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[16] ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[16] ; Merged with NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[17] ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[17] ; Merged with NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[18] ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[18] ; Merged with NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[19] ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[19] ; Merged with NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[20] ;
; Total Number of Removed Registers = 1437                                                                                                                                               ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                      ; Lost Fanouts                   ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]                                                                                                                                                                          ;
; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                 ; Stuck at GND                   ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket,                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[9],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[6],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[5],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[4],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[3],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[1],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[29],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[2],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[1],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][66],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][66],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][66],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][66],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][66],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|burstcount_register[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|burstcount_register[0],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][65],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][65],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][65],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][65],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][51],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][51],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][51],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][51],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002|share_count_zero_flag,                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count_zero_flag,                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][63],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][63],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][63],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][63],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][63],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                                                                                                                          ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26]                                                                                                                          ; Lost Fanouts                   ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7]                                                                                                                                 ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[2]                                                                                                                                    ; Stuck at GND                   ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[9],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[8],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[7],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][69],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][70],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][69],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21]                                                                                                                                ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[2]                                                                                                                                        ; Stuck at GND                   ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[9],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[8],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[7],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter|address_reg[26],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter|address_reg[25]                                                                                                                                                                                                                  ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                             ;
; NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                           ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                             ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                             ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                             ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                             ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                              ;
; NiosSoc:u0|NiosSoc_dma:dma|d1_enabled_write_endofpacket                                                                                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[66],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[65],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_narrow_reg,                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002|share_count[0],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                   ;
; NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                  ;
; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                        ; Stuck at GND                   ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                               ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[93]                                                                                                                                   ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][93],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][93],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][93],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                 ;
; NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                     ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_mm_bridge:apb|rsp_readdata[23]                                                                                                                                                                                                                               ;
; NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_regs:the_NiosSoc_uart0_regs|readdata[10]                                                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                          ;
; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][107]                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][107],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][107],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ;
; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                                                                ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                          ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                           ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                          ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                             ;
; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                           ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                          ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26]                                                                                                                              ; Lost Fanouts                   ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ;                                ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25]                                                                                                                                    ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                               ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                 ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                               ;
; NiosSoc:u0|altera_merlin_slave_translator:dma_control_port_slave_translator|av_chipselect_pre                                                                                                                                                                                       ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_dma:dma|reop, NiosSoc:u0|NiosSoc_dma:dma|weop                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                            ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_dbrk:the_NiosSoc_nios2cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_dbrk:the_NiosSoc_nios2cpu_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_break:the_NiosSoc_nios2cpu_nios2_oci_break|trigbrktype                                                                                                      ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[93]                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002|locked[3]                                                                                                                                                                                                                      ; Stuck at GND                   ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|read_accepted                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[75]                                                                                                                                       ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][75]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                     ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                                                                                ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                           ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_regs:the_NiosSoc_uart0_regs|readdata[15]                                                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_regs:the_NiosSoc_uart0_regs|readdata[14]                                                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_regs:the_NiosSoc_uart0_regs|readdata[12]                                                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_regs:the_NiosSoc_uart0_regs|readdata[11]                                                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[31]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[31]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[30]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[30]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[29]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[29]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[28]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[28]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[27]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[27]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[26]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[26]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[25]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[25]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[24]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[24]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[23]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[23]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[22]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[22]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[21]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[21]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[20]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[20]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[19]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[19]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[18]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[18]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[17]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[17]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[16]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[16]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[15]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[15]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[14]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[14]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[13]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[13]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[12]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[12]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[10]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[10]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[9]                                                                                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[9]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[8]                                                                                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[8]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[7]                                                                                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[7]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[6]                                                                                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[6]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[5]                                                                                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[5]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[4]                                                                                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[4]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_dbrk:the_NiosSoc_nios2cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_break:the_NiosSoc_nios2cpu_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_regs:the_NiosSoc_uart0_regs|readdata[13]                                                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                                                                                                                          ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                               ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                                                                                                                                    ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                          ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                             ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|DRsize.101 ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                                                         ; Stuck at GND                   ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_ienable_reg[11]                                                                                                                                                                                                                              ; Stuck at GND                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[11]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2991  ;
; Number of registers using Synchronous Clear  ; 123   ;
; Number of registers using Synchronous Load   ; 336   ;
; Number of registers using Asynchronous Clear ; 2396  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1811  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|estimated_wraddress[0]                                                                                 ; 2       ;
; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|estimated_wraddress[1]                                                                                 ; 2       ;
; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|estimated_wraddress[2]                                                                                 ; 2       ;
; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|estimated_wraddress[3]                                                                                 ; 2       ;
; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|estimated_wraddress[4]                                                                                 ; 2       ;
; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|estimated_wraddress[5]                                                                                 ; 2       ;
; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|estimated_wraddress[6]                                                                                 ; 2       ;
; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[0]                                                                                                                                    ; 3       ;
; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[3]                                                                                                                                    ; 3       ;
; NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_tx:the_NiosSoc_uart0_tx|txd                                                                                                              ; 1       ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_cmd[0]                                                                                                                                     ; 2       ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_cmd[1]                                                                                                                                     ; 2       ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_cmd[2]                                                                                                                                     ; 2       ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_cmd[3]                                                                                                                                     ; 1       ;
; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                              ; 659     ;
; NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_tx:the_NiosSoc_uart0_tx|pre_txd                                                                                                          ; 2       ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_addr[12]                                                                                                                                   ; 11      ;
; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                              ; 1413    ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_cmd[0]                                                                                                                                     ; 2       ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_cmd[1]                                                                                                                                     ; 2       ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_cmd[2]                                                                                                                                     ; 2       ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_cmd[3]                                                                                                                                     ; 2       ;
; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                               ; 1       ;
; NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                ; 9       ;
; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                               ; 1       ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|refresh_counter[14]                                                                                                                          ; 2       ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|refresh_counter[11]                                                                                                                          ; 2       ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|refresh_counter[10]                                                                                                                          ; 2       ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|refresh_counter[9]                                                                                                                           ; 2       ;
; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|refresh_counter[5]                                                                                                                           ; 2       ;
; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                  ; 34      ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                 ; 11      ;
; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                               ; 1       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|F_pc[23]                                                                                                                                         ; 4       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|i_read                                                                                                                                           ; 8       ;
; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                             ; 19      ;
; NiosSoc:u0|NiosSoc_dma:dma|control[2]                                                                                                                                                 ; 33      ;
; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                               ; 1       ;
; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|waitrequest_reset_override                                                                                      ; 3       ;
; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                   ; 1       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|hbreak_enabled                                                                                                                                   ; 9       ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|t_dav                                                                                                                                          ; 2       ;
; NiosSoc:u0|altera_avalon_mm_bridge:apb|use_reg                                                                                                                                        ; 24      ;
; NiosSoc:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                              ; 17      ;
; NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_tx:the_NiosSoc_uart0_tx|tx_ready                                                                                                         ; 6       ;
; NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ; 2       ;
; NiosSoc:u0|NiosSoc_dma:dma|burstcount[0]                                                                                                                                              ; 9       ;
; NiosSoc:u0|altera_avalon_mm_bridge:apb|wr_reg_waitrequest                                                                                                                             ; 6       ;
; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_mem_read:the_NiosSoc_dma_mem_read|NiosSoc_dma_mem_read_idle                                                                                    ; 3       ;
; NiosSoc:u0|NiosSoc_dma:dma|writelength_eq_0                                                                                                                                           ; 3       ;
; NiosSoc:u0|NiosSoc_dma:dma|length_eq_0                                                                                                                                                ; 2       ;
; NiosSoc:u0|NiosSoc_dma:dma|control[7]                                                                                                                                                 ; 3       ;
; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                   ; 1       ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rst2                                                                                     ; 3       ;
; NiosSoc:u0|NiosSoc_dma:dma|burstcount_update[0]                                                                                                                                       ; 1       ;
; NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                         ; 2       ;
; NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ; 3       ;
; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                             ; 2       ;
; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                 ; 3       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; NiosSoc:u0|NiosSoc_syspll:syspll|pfdena_reg                                                                                                                                           ; 2       ;
; NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_tx:the_NiosSoc_uart0_tx|tx_shift_empty                                                                                                   ; 2       ;
; NiosSoc:u0|NiosSoc_timer:timer|period_l_register[3]                                                                                                                                   ; 2       ;
; NiosSoc:u0|NiosSoc_timer:timer|period_l_register[0]                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; 3       ;
; Total number of inverted registers = 70                                                                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[1]                                                                                                                                                                                                              ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[8]                                                                                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|wraddress[2]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_byte1_data[3]                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|E_src2[15]                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|E_src1[28]                                                                                                                                                                                                                                   ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|E_src1[4]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|E_shift_rot_result[12]                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|d_byteenable[0]                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|D_iw[9]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                                                       ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|writelength[15]                                                                                                                                                                                                                                        ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_alu_result[1]                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|E_src2[28]                                                                                                                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_control_rd_data[1]                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_tx:the_NiosSoc_uart0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                               ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|MonDReg[17]                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|MonDReg[1]                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|readdata[0]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|d_writedata[25]                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|sr[6]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|sr[29] ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|F_pc[16]                                                                                                                                                                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_alu_result[28]                                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|MonAReg[4]                                                                                                         ;
; 5:1                ; 33 bits   ; 99 LEs        ; 33 LEs               ; 66 LEs                 ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_translator:dma_read_master_translator|address_register[9]                                                                                                                                                                                         ;
; 5:1                ; 33 bits   ; 99 LEs        ; 33 LEs               ; 66 LEs                 ; Yes        ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[8]                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_bank[0]                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|d_byteenable[2]                                                                                                                                                                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_break:the_NiosSoc_nios2cpu_nios2_oci_break|break_readreg[0]                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[10]                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[4]                                                                                                                                                                                                                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[2]                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                          ;
; 12:1               ; 43 bits   ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|active_addr[14]                                                                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|estimated_wraddress[5]                                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[12]                                                                                                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[72]                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[57]                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[3]                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[9]                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|E_logic_result[2]                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_004:addr_router_004|src_channel[1]                                                                                                                                                                                                                 ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE2_70_TOP|NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|d0_int_nxt_addr[4]                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress[2]                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_addr_router_001:addr_router_001|src_channel[2]                                                                                                                                                                                                                 ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_rf_wr_data[4]                                                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|W_rf_wr_data[1]                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|D_dst_regnum[0]                                                                                                                                                                                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|Selector35                                                                                                                                                                                                                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE2_70_TOP|NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|Selector27                                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                  ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_syspll:syspll ;
+----------------+-------+------+-------------------------+
; Assignment     ; Value ; From ; To                      ;
+----------------+-------+------+-------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg              ;
+----------------+-------+------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ogg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_pgg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_st71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl ;
+-----------------------------+-------+------+--------------------+
; Assignment                  ; Value ; From ; To                 ;
+-----------------------------+-------+------+--------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0    ;
+-----------------------------+-------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_uart0:uart0 ;
+-----------------------------+-------+------+----------+
; Assignment                  ; Value ; From ; To       ;
+-----------------------------+-------+------+----------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -        ;
+-----------------------------+-------+------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_fbq1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+----------------------------------------+
; Assignment      ; Value ; From ; To                                     ;
+-----------------+-------+------+----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                  ;
+-----------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_cmd_xbar_demux_002:cmd_xbar_demux_002 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_cmd_xbar_demux_003:cmd_xbar_demux_003 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_cmd_xbar_demux_003:rsp_xbar_demux ;
+-----------------+-------+------+--------------------------------------------+
; Assignment      ; Value ; From ; To                                         ;
+-----------------+-------+------+--------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                      ;
+-----------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_001:rsp_xbar_demux_001 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_001:rsp_xbar_demux_002 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_003:rsp_xbar_demux_003 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_003:rsp_xbar_demux_004 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_cmd_xbar_demux_004:cmd_xbar_demux_004 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_005 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_006 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_007 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_008 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_syspll:syspll|altpll:sd1 ;
+-------------------------------+-------------------+--------------------------------------+
; Parameter Name                ; Value             ; Type                                 ;
+-------------------------------+-------------------+--------------------------------------+
; OPERATION_MODE                ; normal            ; Untyped                              ;
; PLL_TYPE                      ; AUTO              ; Untyped                              ;
; LPM_HINT                      ; UNUSED            ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                              ;
; SCAN_CHAIN                    ; LONG              ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                              ;
; LOCK_HIGH                     ; 1                 ; Untyped                              ;
; LOCK_LOW                      ; 1                 ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                              ;
; SKIP_VCO                      ; OFF               ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                              ;
; BANDWIDTH                     ; 0                 ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                              ;
; DOWN_SPREAD                   ; 0                 ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                       ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                       ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 5                 ; Signed Integer                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                       ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; -2500             ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                              ;
; DPA_DIVIDER                   ; 0                 ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                              ;
; VCO_MIN                       ; 0                 ; Untyped                              ;
; VCO_MAX                       ; 0                 ; Untyped                              ;
; VCO_CENTER                    ; 0                 ; Untyped                              ;
; PFD_MIN                       ; 0                 ; Untyped                              ;
; PFD_MAX                       ; 0                 ; Untyped                              ;
; M_INITIAL                     ; 0                 ; Untyped                              ;
; M                             ; 0                 ; Untyped                              ;
; N                             ; 1                 ; Untyped                              ;
; M2                            ; 1                 ; Untyped                              ;
; N2                            ; 1                 ; Untyped                              ;
; SS                            ; 1                 ; Untyped                              ;
; C0_HIGH                       ; 0                 ; Untyped                              ;
; C1_HIGH                       ; 0                 ; Untyped                              ;
; C2_HIGH                       ; 0                 ; Untyped                              ;
; C3_HIGH                       ; 0                 ; Untyped                              ;
; C4_HIGH                       ; 0                 ; Untyped                              ;
; C5_HIGH                       ; 0                 ; Untyped                              ;
; C6_HIGH                       ; 0                 ; Untyped                              ;
; C7_HIGH                       ; 0                 ; Untyped                              ;
; C8_HIGH                       ; 0                 ; Untyped                              ;
; C9_HIGH                       ; 0                 ; Untyped                              ;
; C0_LOW                        ; 0                 ; Untyped                              ;
; C1_LOW                        ; 0                 ; Untyped                              ;
; C2_LOW                        ; 0                 ; Untyped                              ;
; C3_LOW                        ; 0                 ; Untyped                              ;
; C4_LOW                        ; 0                 ; Untyped                              ;
; C5_LOW                        ; 0                 ; Untyped                              ;
; C6_LOW                        ; 0                 ; Untyped                              ;
; C7_LOW                        ; 0                 ; Untyped                              ;
; C8_LOW                        ; 0                 ; Untyped                              ;
; C9_LOW                        ; 0                 ; Untyped                              ;
; C0_INITIAL                    ; 0                 ; Untyped                              ;
; C1_INITIAL                    ; 0                 ; Untyped                              ;
; C2_INITIAL                    ; 0                 ; Untyped                              ;
; C3_INITIAL                    ; 0                 ; Untyped                              ;
; C4_INITIAL                    ; 0                 ; Untyped                              ;
; C5_INITIAL                    ; 0                 ; Untyped                              ;
; C6_INITIAL                    ; 0                 ; Untyped                              ;
; C7_INITIAL                    ; 0                 ; Untyped                              ;
; C8_INITIAL                    ; 0                 ; Untyped                              ;
; C9_INITIAL                    ; 0                 ; Untyped                              ;
; C0_MODE                       ; BYPASS            ; Untyped                              ;
; C1_MODE                       ; BYPASS            ; Untyped                              ;
; C2_MODE                       ; BYPASS            ; Untyped                              ;
; C3_MODE                       ; BYPASS            ; Untyped                              ;
; C4_MODE                       ; BYPASS            ; Untyped                              ;
; C5_MODE                       ; BYPASS            ; Untyped                              ;
; C6_MODE                       ; BYPASS            ; Untyped                              ;
; C7_MODE                       ; BYPASS            ; Untyped                              ;
; C8_MODE                       ; BYPASS            ; Untyped                              ;
; C9_MODE                       ; BYPASS            ; Untyped                              ;
; C0_PH                         ; 0                 ; Untyped                              ;
; C1_PH                         ; 0                 ; Untyped                              ;
; C2_PH                         ; 0                 ; Untyped                              ;
; C3_PH                         ; 0                 ; Untyped                              ;
; C4_PH                         ; 0                 ; Untyped                              ;
; C5_PH                         ; 0                 ; Untyped                              ;
; C6_PH                         ; 0                 ; Untyped                              ;
; C7_PH                         ; 0                 ; Untyped                              ;
; C8_PH                         ; 0                 ; Untyped                              ;
; C9_PH                         ; 0                 ; Untyped                              ;
; L0_HIGH                       ; 1                 ; Untyped                              ;
; L1_HIGH                       ; 1                 ; Untyped                              ;
; G0_HIGH                       ; 1                 ; Untyped                              ;
; G1_HIGH                       ; 1                 ; Untyped                              ;
; G2_HIGH                       ; 1                 ; Untyped                              ;
; G3_HIGH                       ; 1                 ; Untyped                              ;
; E0_HIGH                       ; 1                 ; Untyped                              ;
; E1_HIGH                       ; 1                 ; Untyped                              ;
; E2_HIGH                       ; 1                 ; Untyped                              ;
; E3_HIGH                       ; 1                 ; Untyped                              ;
; L0_LOW                        ; 1                 ; Untyped                              ;
; L1_LOW                        ; 1                 ; Untyped                              ;
; G0_LOW                        ; 1                 ; Untyped                              ;
; G1_LOW                        ; 1                 ; Untyped                              ;
; G2_LOW                        ; 1                 ; Untyped                              ;
; G3_LOW                        ; 1                 ; Untyped                              ;
; E0_LOW                        ; 1                 ; Untyped                              ;
; E1_LOW                        ; 1                 ; Untyped                              ;
; E2_LOW                        ; 1                 ; Untyped                              ;
; E3_LOW                        ; 1                 ; Untyped                              ;
; L0_INITIAL                    ; 1                 ; Untyped                              ;
; L1_INITIAL                    ; 1                 ; Untyped                              ;
; G0_INITIAL                    ; 1                 ; Untyped                              ;
; G1_INITIAL                    ; 1                 ; Untyped                              ;
; G2_INITIAL                    ; 1                 ; Untyped                              ;
; G3_INITIAL                    ; 1                 ; Untyped                              ;
; E0_INITIAL                    ; 1                 ; Untyped                              ;
; E1_INITIAL                    ; 1                 ; Untyped                              ;
; E2_INITIAL                    ; 1                 ; Untyped                              ;
; E3_INITIAL                    ; 1                 ; Untyped                              ;
; L0_MODE                       ; BYPASS            ; Untyped                              ;
; L1_MODE                       ; BYPASS            ; Untyped                              ;
; G0_MODE                       ; BYPASS            ; Untyped                              ;
; G1_MODE                       ; BYPASS            ; Untyped                              ;
; G2_MODE                       ; BYPASS            ; Untyped                              ;
; G3_MODE                       ; BYPASS            ; Untyped                              ;
; E0_MODE                       ; BYPASS            ; Untyped                              ;
; E1_MODE                       ; BYPASS            ; Untyped                              ;
; E2_MODE                       ; BYPASS            ; Untyped                              ;
; E3_MODE                       ; BYPASS            ; Untyped                              ;
; L0_PH                         ; 0                 ; Untyped                              ;
; L1_PH                         ; 0                 ; Untyped                              ;
; G0_PH                         ; 0                 ; Untyped                              ;
; G1_PH                         ; 0                 ; Untyped                              ;
; G2_PH                         ; 0                 ; Untyped                              ;
; G3_PH                         ; 0                 ; Untyped                              ;
; E0_PH                         ; 0                 ; Untyped                              ;
; E1_PH                         ; 0                 ; Untyped                              ;
; E2_PH                         ; 0                 ; Untyped                              ;
; E3_PH                         ; 0                 ; Untyped                              ;
; M_PH                          ; 0                 ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                              ;
; CLK0_COUNTER                  ; G0                ; Untyped                              ;
; CLK1_COUNTER                  ; G0                ; Untyped                              ;
; CLK2_COUNTER                  ; G0                ; Untyped                              ;
; CLK3_COUNTER                  ; G0                ; Untyped                              ;
; CLK4_COUNTER                  ; G0                ; Untyped                              ;
; CLK5_COUNTER                  ; G0                ; Untyped                              ;
; CLK6_COUNTER                  ; E0                ; Untyped                              ;
; CLK7_COUNTER                  ; E1                ; Untyped                              ;
; CLK8_COUNTER                  ; E2                ; Untyped                              ;
; CLK9_COUNTER                  ; E3                ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                              ;
; M_TIME_DELAY                  ; 0                 ; Untyped                              ;
; N_TIME_DELAY                  ; 0                 ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                              ;
; VCO_POST_SCALE                ; 0                 ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                              ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                              ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                              ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                              ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                       ;
+-------------------------------+-------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a ;
+----------------+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                                                                      ;
+----------------+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; lpm_file       ; NiosSoc_nios2cpu_rf_ram_a.mif ; String                                                                                                    ;
+----------------+-------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                            ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                                                                                                         ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                         ;
; WIDTH_B                            ; 32                            ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 5                             ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 32                            ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                         ;
; INIT_FILE                          ; NiosSoc_nios2cpu_rf_ram_a.mif ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II                    ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ogg1               ; Untyped                                                                                                         ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b ;
+----------------+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                                                                      ;
+----------------+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; lpm_file       ; NiosSoc_nios2cpu_rf_ram_b.mif ; String                                                                                                    ;
+----------------+-------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                            ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                                                                                                         ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                         ;
; WIDTH_B                            ; 32                            ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 5                             ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 32                            ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                         ;
; INIT_FILE                          ; NiosSoc_nios2cpu_rf_ram_b.mif ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II                    ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_pgg1               ; Untyped                                                                                                         ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram ;
+----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                        ; Type                                                                                                                                                                                                             ;
+----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; NiosSoc_nios2cpu_ociram_default_contents.mif ; String                                                                                                                                                                                                           ;
+----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                                                                                                                                   ;
+------------------------------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                                                                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped                                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                                           ; Signed Integer                                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 8                                            ; Signed Integer                                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 256                                          ; Signed Integer                                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                                                                                                                                                ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                                                                                                                                                                                ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 4                                            ; Signed Integer                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                                                                                                ;
; INIT_FILE                          ; NiosSoc_nios2cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                            ; Signed Integer                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped                                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_st71                              ; Untyped                                                                                                                                                                                                                ;
+------------------------------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                             ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                           ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                           ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                   ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                           ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                           ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_mm_bridge:apb ;
+-------------------+-------+---------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                    ;
+-------------------+-------+---------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                          ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                          ;
; ADDRESS_WIDTH     ; 10    ; Signed Integer                                          ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                          ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                          ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                          ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                          ;
+-------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                                                                                                                      ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                                                                                                                                               ;
; LPM_WIDTHAD            ; 7            ; Signed Integer                                                                                                                                                                               ;
; LPM_NUMWORDS           ; 128          ; Untyped                                                                                                                                                                                      ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                                                                                                                                                      ;
; LPM_RDADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                      ;
; LPM_WRADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                      ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                                                                                                                                                      ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                                                                                                                      ;
; USE_EAB                ; ON           ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                               ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                           ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_translator:nios2cpu_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                    ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_translator:dma_read_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                               ;
; AV_BURSTCOUNT_W             ; 8     ; Signed Integer                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                               ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                               ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                               ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                               ;
; UAV_BURSTCOUNT_W            ; 10    ; Signed Integer                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                ;
; AV_BURSTCOUNT_W             ; 8     ; Signed Integer                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                ;
; USE_READ                    ; 0     ; Signed Integer                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                ;
; UAV_BURSTCOUNT_W            ; 10    ; Signed Integer                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                      ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:sdram_ctrl_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                         ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                         ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                         ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                         ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                         ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                         ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                         ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:apb_s0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                  ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                            ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:dma_control_port_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                  ;
; AV_DATA_W                      ; 27    ; Signed Integer                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_translator:apb_m0_translator ;
+-----------------------------+-------+---------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------+
; AV_ADDRESS_W                ; 10    ; Signed Integer                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                      ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                      ;
; UAV_ADDRESS_W               ; 10    ; Signed Integer                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                       ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                    ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                    ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                  ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 90    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 90    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 88    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 88    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 87    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 87    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                        ;
; ID                        ; 3     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 90    ; Signed Integer                                                                                                 ;
; PKT_QOS_L                 ; 90    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 88    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 88    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 87    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 87    ; Signed Integer                                                                                                 ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                 ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                 ;
; ID                        ; 2     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 90    ; Signed Integer                                                                                            ;
; PKT_QOS_L                 ; 90    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 88    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 88    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 87    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 87    ; Signed Integer                                                                                            ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                            ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W           ; 10    ; Signed Integer                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 90    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 90    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 88    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 88    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 87    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 87    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 10    ; Signed Integer                                                                                             ;
; ID                        ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 90    ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                 ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 5     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                           ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 64    ; Signed Integer                                                                                   ;
; PKT_QOS_L                 ; 64    ; Signed Integer                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 62    ; Signed Integer                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 62    ; Signed Integer                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 61    ; Signed Integer                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 61    ; Signed Integer                                                                                   ;
; PKT_CACHE_H               ; 76    ; Signed Integer                                                                                   ;
; PKT_CACHE_L               ; 73    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_H           ; 69    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_L           ; 69    ; Signed Integer                                                                                   ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 72    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 70    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                   ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_ADDR_W                ; 10    ; Signed Integer                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                   ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                   ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 72    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 70    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 80    ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 80    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 80    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 72    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 70    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 80    ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 80    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 80    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 72    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 70    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 80    ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 80    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 80    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 72    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 70    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                 ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 80    ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 80    ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 80    ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_addr_router:addr_router|NiosSoc_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_addr_router_001:addr_router_001|NiosSoc_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_addr_router_002:addr_router_002|NiosSoc_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_addr_router_002:addr_router_003|NiosSoc_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router:id_router|NiosSoc_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                             ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_001:id_router_001|NiosSoc_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_002:id_router_002|NiosSoc_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_003:id_router_003|NiosSoc_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_003:id_router_004|NiosSoc_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_addr_router_004:addr_router_004|NiosSoc_addr_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_005:id_router_005|NiosSoc_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_005:id_router_006|NiosSoc_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_005:id_router_007|NiosSoc_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_id_router_005:id_router_008|NiosSoc_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-----------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                      ;
+---------------------------+-------+-----------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                            ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                            ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                            ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                            ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                            ;
; VALID_WIDTH               ; 5     ; Signed Integer                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                            ;
+---------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+---------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                          ;
+---------------------------+-------+---------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                ;
+---------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                          ;
+---------------------------+-------+---------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                ;
; OUT_BURSTWRAP_H           ; 63    ; Signed Integer                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                ;
+---------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 27    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                       ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                       ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                       ;
; IN_DATA_W         ; 30    ; Signed Integer                                                                                                                                                                                       ;
; OUT_DATA_W        ; 28    ; Signed Integer                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001 ;
+---------------------------+-------+-------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                              ;
+---------------------------+-------+-------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                    ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                    ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                    ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                    ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                    ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                    ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                    ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                    ;
; PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                    ;
; PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                    ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                    ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                    ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                    ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                    ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                    ;
; OUT_BURSTWRAP_H           ; 81    ; Signed Integer                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                    ;
+---------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 27    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                           ;
; IN_DATA_W         ; 30    ; Signed Integer                                                                                                                                                                                           ;
; OUT_DATA_W        ; 29    ; Signed Integer                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_reset_controller:rst_controller ;
+-------------------------+----------+-----------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                      ;
+-------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                    ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                            ;
+-------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+---------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                          ;
+-------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                        ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                ;
+-------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_reset_controller:rst_controller_002 ;
+-------------------------+----------+---------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                          ;
+-------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                        ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                ;
+-------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                          ;
; SCHEME         ; round-robin ; String                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                               ;
; SCHEME         ; no-arb ; String                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                      ;
+-------------------------------+-------+-----------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                            ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                            ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                            ;
; IN_PKT_BYTE_CNT_H             ; 78    ; Signed Integer                                            ;
; IN_PKT_BURSTWRAP_L            ; 79    ; Signed Integer                                            ;
; IN_PKT_BURSTWRAP_H            ; 81    ; Signed Integer                                            ;
; IN_PKT_BURST_SIZE_L           ; 82    ; Signed Integer                                            ;
; IN_PKT_BURST_SIZE_H           ; 84    ; Signed Integer                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 105   ; Signed Integer                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 106   ; Signed Integer                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                            ;
; IN_PKT_BURST_TYPE_L           ; 85    ; Signed Integer                                            ;
; IN_PKT_BURST_TYPE_H           ; 86    ; Signed Integer                                            ;
; IN_ST_DATA_W                  ; 107   ; Signed Integer                                            ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                            ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                            ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                            ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                            ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                            ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                            ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                            ;
; OUT_PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                            ;
; OUT_PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                            ;
; OUT_PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                            ;
; OUT_PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                            ;
; OUT_ST_DATA_W                 ; 89    ; Signed Integer                                            ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                            ;
; PACKING                       ; 1     ; Signed Integer                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                            ;
+-------------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+---------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                          ;
+-------------------------------+-------+---------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                ;
; IN_PKT_BURSTWRAP_H            ; 63    ; Signed Integer                                                ;
; IN_PKT_BURST_SIZE_L           ; 64    ; Signed Integer                                                ;
; IN_PKT_BURST_SIZE_H           ; 66    ; Signed Integer                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 87    ; Signed Integer                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 88    ; Signed Integer                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                ;
; IN_PKT_BURST_TYPE_L           ; 67    ; Signed Integer                                                ;
; IN_PKT_BURST_TYPE_H           ; 68    ; Signed Integer                                                ;
; IN_ST_DATA_W                  ; 89    ; Signed Integer                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                ;
; OUT_PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                ;
; OUT_PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                ;
; OUT_PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                ;
; OUT_PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                ;
; OUT_PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                ;
; OUT_ST_DATA_W                 ; 107   ; Signed Integer                                                ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                ;
; PACKING                       ; 1     ; Signed Integer                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                ;
+-------------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                             ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                             ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                             ;
+---------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 79    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 79    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 79    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 79    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 79    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 79    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 79    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 79    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 79    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 79    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 79    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 79    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 79    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 79    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 79    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 79    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+----------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                 ;
+--------------------+-------+----------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                       ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                       ;
+--------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+--------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                           ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                           ;
+--------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_002 ;
+--------------------+-------+--------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                           ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                           ;
+--------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; NiosSoc:u0|NiosSoc_syspll:syspll|altpll:sd1 ;
;     -- OPERATION_MODE         ; normal                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                             ;
; Entity Instance            ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
; Entity Instance            ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                 ;
+-----------+--------+----------+---------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                  ;
+-----------+--------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                 ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                            ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                            ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                  ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+--------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                    ;
+----------------------+-------+----------+--------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                               ;
+----------------------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                ;
+----------------------+-------+----------+----------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                           ;
+----------------------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_reset_controller:rst_controller_002" ;
+------------+--------+----------+--------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                          ;
+------------+--------+----------+--------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                           ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+------------+--------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_reset_controller:rst_controller_001" ;
+------------+--------+----------+--------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                          ;
+------------+--------+----------+--------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                           ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+------------+--------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_reset_controller:rst_controller" ;
+------------+--------+----------+----------------------------------------------+
; Port       ; Type   ; Severity ; Details                                      ;
+------------+--------+----------+----------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                       ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+------------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[9..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                             ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                             ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; out_data[28..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                     ;
; b[10..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                     ;
; diff     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; b[10..3]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; b[10..3]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[9..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                         ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                         ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; out_data[27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_id_router_005:id_router_005|NiosSoc_id_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_addr_router_004:addr_router_004|NiosSoc_addr_router_004_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_id_router_003:id_router_003|NiosSoc_id_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_id_router_002:id_router_002|NiosSoc_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_id_router_001:id_router_001|NiosSoc_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_id_router:id_router|NiosSoc_id_router_default_decode:the_default_decode"           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_addr_router_002:addr_router_002|NiosSoc_addr_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_addr_router_001:addr_router_001|NiosSoc_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_addr_router:addr_router|NiosSoc_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                  ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                          ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                    ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                  ;
+--------------------------+--------+----------+------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                             ;
+--------------------------+--------+----------+------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                    ;
+--------------------------+--------+----------+--------------------------------------------+
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                               ;
+--------------------------+--------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:timer_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                    ;
+--------------------------+--------+----------+--------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                               ;
+--------------------------+--------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                       ;
+--------------------------+--------+----------+---------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                  ;
+--------------------------+--------+----------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_translator:apb_m0_translator" ;
+--------------------------+--------+----------+-------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                   ;
+--------------------------+--------+----------+-------------------------------------------+
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                              ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                              ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                              ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                              ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                    ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                              ;
; uav_response             ; Input  ; Info     ; Stuck at GND                              ;
; av_response              ; Output ; Info     ; Explicitly unconnected                    ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                    ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                              ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                              ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                    ;
+--------------------------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:dma_control_port_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                  ;
+--------------------------+--------+----------+----------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                             ;
+--------------------------+--------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                            ;
+--------------------------+--------+----------+----------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                             ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                       ;
+--------------------------+--------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:apb_s0_translator" ;
+--------------------------+--------+----------+------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                  ;
+--------------------------+--------+----------+------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                             ;
+--------------------------+--------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:sdram_ctrl_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                         ;
+--------------------------+--------+----------+-------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                    ;
+--------------------------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                       ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                             ;
+--------------------------+--------+----------+-----------------------------------------------------+
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                        ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                        ;
; av_read                  ; Input  ; Info     ; Stuck at GND                                        ;
; av_readdata              ; Output ; Info     ; Explicitly unconnected                              ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                              ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                        ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                        ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                              ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                        ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                        ;
; av_response              ; Output ; Info     ; Explicitly unconnected                              ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                              ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                        ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                        ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                              ;
+--------------------------+--------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_translator:dma_read_master_translator" ;
+--------------------------+--------+----------+----------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                            ;
+--------------------------+--------+----------+----------------------------------------------------+
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                       ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                       ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                       ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                       ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                       ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                       ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                       ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                             ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                       ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                       ;
; av_response              ; Output ; Info     ; Explicitly unconnected                             ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                             ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                       ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                       ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                             ;
+--------------------------+--------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_translator:nios2cpu_data_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                            ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                            ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                            ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                            ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                            ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                            ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                            ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                            ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                            ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                  ;
+--------------------------+--------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                   ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                   ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                   ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                   ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                   ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                         ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                   ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                   ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                   ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                   ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                         ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                   ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                   ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                   ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                   ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                         ;
+--------------------------+--------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdclken ; Input ; Info     ; Stuck at VCC                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_read_data_mux:the_NiosSoc_dma_read_data_mux" ;
+-----------------+-------+----------+---------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                   ;
+-----------------+-------+----------+---------------------------------------------------------------------------+
; readaddress_inc ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------+-------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_uart0:uart0" ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic"                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart"                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_pib:the_NiosSoc_nios2cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo|NiosSoc_nios2cpu_nios2_oci_fifowp_inc:NiosSoc_nios2cpu_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_dtrace:the_NiosSoc_nios2cpu_nios2_oci_dtrace|NiosSoc_nios2cpu_nios2_oci_td_mode:NiosSoc_nios2cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_itrace:the_NiosSoc_nios2cpu_nios2_oci_itrace"            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_dbrk:the_NiosSoc_nios2cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_xbrk:the_NiosSoc_nios2cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci"   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_test_bench:the_NiosSoc_nios2cpu_test_bench" ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                 ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                            ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu" ;
+--------------+--------+----------+-------------------------------+
; Port         ; Type   ; Severity ; Details                       ;
+--------------+--------+----------+-------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected        ;
+--------------+--------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "NiosSoc:u0"                        ;
+------------------+--------+----------+------------------------+
; Port             ; Type   ; Severity ; Details                ;
+------------------+--------+----------+------------------------+
; areset_export    ; Input  ; Info     ; Stuck at GND           ;
; locked_export    ; Output ; Info     ; Explicitly unconnected ;
; phasedone_export ; Output ; Info     ; Explicitly unconnected ;
+------------------+--------+----------+------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:13     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 07 17:19:56 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_TOP -c DE2_70_TOP
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/niossoc.v
    Info (12023): Found entity 1: NiosSoc
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_irq_mapper.sv
    Info (12023): Found entity 1: NiosSoc_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file qsys/niossoc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux_004.sv
    Info (12023): Found entity 1: NiosSoc_rsp_xbar_mux_004
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_005.sv
    Info (12023): Found entity 1: NiosSoc_rsp_xbar_demux_005
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux_004.sv
    Info (12023): Found entity 1: NiosSoc_cmd_xbar_demux_004
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux_002.sv
    Info (12023): Found entity 1: NiosSoc_rsp_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: NiosSoc_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_mux.sv
    Info (12023): Found entity 1: NiosSoc_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: NiosSoc_rsp_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_rsp_xbar_demux_001.sv
    Info (12023): Found entity 1: NiosSoc_rsp_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux_001.sv
    Info (12023): Found entity 1: NiosSoc_cmd_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_mux.sv
    Info (12023): Found entity 1: NiosSoc_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux_003.sv
    Info (12023): Found entity 1: NiosSoc_cmd_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: NiosSoc_cmd_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: NiosSoc_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_cmd_xbar_demux.sv
    Info (12023): Found entity 1: NiosSoc_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file qsys/niossoc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_id_router_005.sv
    Info (12023): Found entity 1: NiosSoc_id_router_005_default_decode
    Info (12023): Found entity 2: NiosSoc_id_router_005
Info (12021): Found 2 design units, including 2 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_addr_router_004.sv
    Info (12023): Found entity 1: NiosSoc_addr_router_004_default_decode
    Info (12023): Found entity 2: NiosSoc_addr_router_004
Info (12021): Found 2 design units, including 2 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_id_router_003.sv
    Info (12023): Found entity 1: NiosSoc_id_router_003_default_decode
    Info (12023): Found entity 2: NiosSoc_id_router_003
Info (12021): Found 2 design units, including 2 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_id_router_002.sv
    Info (12023): Found entity 1: NiosSoc_id_router_002_default_decode
    Info (12023): Found entity 2: NiosSoc_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_id_router_001.sv
    Info (12023): Found entity 1: NiosSoc_id_router_001_default_decode
    Info (12023): Found entity 2: NiosSoc_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_id_router.sv
    Info (12023): Found entity 1: NiosSoc_id_router_default_decode
    Info (12023): Found entity 2: NiosSoc_id_router
Info (12021): Found 2 design units, including 2 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_addr_router_002.sv
    Info (12023): Found entity 1: NiosSoc_addr_router_002_default_decode
    Info (12023): Found entity 2: NiosSoc_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_addr_router_001.sv
    Info (12023): Found entity 1: NiosSoc_addr_router_001_default_decode
    Info (12023): Found entity 2: NiosSoc_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_addr_router.sv
    Info (12023): Found entity 1: NiosSoc_addr_router_default_decode
    Info (12023): Found entity 2: NiosSoc_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 7 design units, including 7 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_dma.v
    Info (12023): Found entity 1: NiosSoc_dma_read_data_mux
    Info (12023): Found entity 2: NiosSoc_dma_byteenables
    Info (12023): Found entity 3: NiosSoc_dma_fifo_module_fifo_ram_module
    Info (12023): Found entity 4: NiosSoc_dma_fifo_module
    Info (12023): Found entity 5: NiosSoc_dma_mem_read
    Info (12023): Found entity 6: NiosSoc_dma_mem_write
    Info (12023): Found entity 7: NiosSoc_dma
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_led.v
    Info (12023): Found entity 1: NiosSoc_led
Info (12021): Found 5 design units, including 5 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_uart0.v
    Info (12023): Found entity 1: NiosSoc_uart0_tx
    Info (12023): Found entity 2: NiosSoc_uart0_rx_stimulus_source
    Info (12023): Found entity 3: NiosSoc_uart0_rx
    Info (12023): Found entity 4: NiosSoc_uart0_regs
    Info (12023): Found entity 5: NiosSoc_uart0
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_timer.v
    Info (12023): Found entity 1: NiosSoc_timer
Info (12021): Found 5 design units, including 5 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_jtag_uart.v
    Info (12023): Found entity 1: NiosSoc_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: NiosSoc_jtag_uart_scfifo_w
    Info (12023): Found entity 3: NiosSoc_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: NiosSoc_jtag_uart_scfifo_r
    Info (12023): Found entity 5: NiosSoc_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge
Info (12021): Found 2 design units, including 2 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_sdram_ctrl.v
    Info (12023): Found entity 1: NiosSoc_sdram_ctrl_input_efifo_module
    Info (12023): Found entity 2: NiosSoc_sdram_ctrl
Info (12021): Found 21 design units, including 21 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_nios2cpu.v
    Info (12023): Found entity 1: NiosSoc_nios2cpu_register_bank_a_module
    Info (12023): Found entity 2: NiosSoc_nios2cpu_register_bank_b_module
    Info (12023): Found entity 3: NiosSoc_nios2cpu_nios2_oci_debug
    Info (12023): Found entity 4: NiosSoc_nios2cpu_ociram_sp_ram_module
    Info (12023): Found entity 5: NiosSoc_nios2cpu_nios2_ocimem
    Info (12023): Found entity 6: NiosSoc_nios2cpu_nios2_avalon_reg
    Info (12023): Found entity 7: NiosSoc_nios2cpu_nios2_oci_break
    Info (12023): Found entity 8: NiosSoc_nios2cpu_nios2_oci_xbrk
    Info (12023): Found entity 9: NiosSoc_nios2cpu_nios2_oci_dbrk
    Info (12023): Found entity 10: NiosSoc_nios2cpu_nios2_oci_itrace
    Info (12023): Found entity 11: NiosSoc_nios2cpu_nios2_oci_td_mode
    Info (12023): Found entity 12: NiosSoc_nios2cpu_nios2_oci_dtrace
    Info (12023): Found entity 13: NiosSoc_nios2cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: NiosSoc_nios2cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: NiosSoc_nios2cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: NiosSoc_nios2cpu_nios2_oci_fifo
    Info (12023): Found entity 17: NiosSoc_nios2cpu_nios2_oci_pib
    Info (12023): Found entity 18: NiosSoc_nios2cpu_nios2_oci_im
    Info (12023): Found entity 19: NiosSoc_nios2cpu_nios2_performance_monitors
    Info (12023): Found entity 20: NiosSoc_nios2cpu_nios2_oci
    Info (12023): Found entity 21: NiosSoc_nios2cpu
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: NiosSoc_nios2cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: NiosSoc_nios2cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: NiosSoc_nios2cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_oci_test_bench.v
    Info (12023): Found entity 1: NiosSoc_nios2cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_nios2cpu_test_bench.v
    Info (12023): Found entity 1: NiosSoc_nios2cpu_test_bench
Info (12021): Found 3 design units, including 3 entities, in source file qsys/niossoc/synthesis/submodules/niossoc_syspll.v
    Info (12023): Found entity 1: NiosSoc_syspll_dffpipe_l2c
    Info (12023): Found entity 2: NiosSoc_syspll_stdsync_sv6
    Info (12023): Found entity 3: NiosSoc_syspll
Warning (10037): Verilog HDL or VHDL warning at NiosSoc_nios2cpu.v(1567): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at NiosSoc_nios2cpu.v(1569): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at NiosSoc_nios2cpu.v(1725): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at NiosSoc_nios2cpu.v(2553): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at NiosSoc_sdram_ctrl.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at NiosSoc_sdram_ctrl.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at NiosSoc_sdram_ctrl.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at NiosSoc_sdram_ctrl.v(680): conditional expression evaluates to a constant
Warning (12125): Using design file de2_70_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_70_TOP
Info (12127): Elaborating entity "DE2_70_TOP" for the top level hierarchy
Warning (10034): Output port "oHEX0_D" at de2_70_top.v(249) has no driver
Warning (10034): Output port "oHEX1_D" at de2_70_top.v(251) has no driver
Warning (10034): Output port "oHEX2_D" at de2_70_top.v(253) has no driver
Warning (10034): Output port "oHEX3_D" at de2_70_top.v(255) has no driver
Warning (10034): Output port "oHEX4_D" at de2_70_top.v(257) has no driver
Warning (10034): Output port "oHEX5_D" at de2_70_top.v(259) has no driver
Warning (10034): Output port "oHEX6_D" at de2_70_top.v(261) has no driver
Warning (10034): Output port "oHEX7_D" at de2_70_top.v(263) has no driver
Warning (10034): Output port "oLEDR" at de2_70_top.v(267) has no driver
Warning (10034): Output port "oDRAM1_A" at de2_70_top.v(279) has no driver
Warning (10034): Output port "oDRAM1_BA" at de2_70_top.v(293) has no driver
Warning (10034): Output port "oFLASH_A" at de2_70_top.v(301) has no driver
Warning (10034): Output port "oSRAM_A" at de2_70_top.v(312) has no driver
Warning (10034): Output port "oSRAM_BE_N" at de2_70_top.v(316) has no driver
Warning (10034): Output port "oOTG_A" at de2_70_top.v(326) has no driver
Warning (10034): Output port "oVGA_R" at de2_70_top.v(365) has no driver
Warning (10034): Output port "oVGA_G" at de2_70_top.v(366) has no driver
Warning (10034): Output port "oVGA_B" at de2_70_top.v(367) has no driver
Warning (10034): Output port "oHEX0_DP" at de2_70_top.v(250) has no driver
Warning (10034): Output port "oHEX1_DP" at de2_70_top.v(252) has no driver
Warning (10034): Output port "oHEX2_DP" at de2_70_top.v(254) has no driver
Warning (10034): Output port "oHEX3_DP" at de2_70_top.v(256) has no driver
Warning (10034): Output port "oHEX4_DP" at de2_70_top.v(258) has no driver
Warning (10034): Output port "oHEX5_DP" at de2_70_top.v(260) has no driver
Warning (10034): Output port "oHEX6_DP" at de2_70_top.v(262) has no driver
Warning (10034): Output port "oHEX7_DP" at de2_70_top.v(264) has no driver
Warning (10034): Output port "oUART_CTS" at de2_70_top.v(271) has no driver
Warning (10034): Output port "oIRDA_TXD" at de2_70_top.v(274) has no driver
Warning (10034): Output port "oDRAM1_LDQM0" at de2_70_top.v(281) has no driver
Warning (10034): Output port "oDRAM1_UDQM1" at de2_70_top.v(283) has no driver
Warning (10034): Output port "oDRAM1_WE_N" at de2_70_top.v(285) has no driver
Warning (10034): Output port "oDRAM1_CAS_N" at de2_70_top.v(287) has no driver
Warning (10034): Output port "oDRAM1_RAS_N" at de2_70_top.v(289) has no driver
Warning (10034): Output port "oDRAM1_CS_N" at de2_70_top.v(291) has no driver
Warning (10034): Output port "oDRAM1_CLK" at de2_70_top.v(295) has no driver
Warning (10034): Output port "oDRAM1_CKE" at de2_70_top.v(297) has no driver
Warning (10034): Output port "oFLASH_WE_N" at de2_70_top.v(302) has no driver
Warning (10034): Output port "oFLASH_RST_N" at de2_70_top.v(303) has no driver
Warning (10034): Output port "oFLASH_WP_N" at de2_70_top.v(304) has no driver
Warning (10034): Output port "oFLASH_BYTE_N" at de2_70_top.v(306) has no driver
Warning (10034): Output port "oFLASH_OE_N" at de2_70_top.v(307) has no driver
Warning (10034): Output port "oFLASH_CE_N" at de2_70_top.v(308) has no driver
Warning (10034): Output port "oSRAM_ADSC_N" at de2_70_top.v(313) has no driver
Warning (10034): Output port "oSRAM_ADSP_N" at de2_70_top.v(314) has no driver
Warning (10034): Output port "oSRAM_ADV_N" at de2_70_top.v(315) has no driver
Warning (10034): Output port "oSRAM_CE1_N" at de2_70_top.v(317) has no driver
Warning (10034): Output port "oSRAM_CE2" at de2_70_top.v(318) has no driver
Warning (10034): Output port "oSRAM_CE3_N" at de2_70_top.v(319) has no driver
Warning (10034): Output port "oSRAM_CLK" at de2_70_top.v(320) has no driver
Warning (10034): Output port "oSRAM_GW_N" at de2_70_top.v(321) has no driver
Warning (10034): Output port "oSRAM_OE_N" at de2_70_top.v(322) has no driver
Warning (10034): Output port "oSRAM_WE_N" at de2_70_top.v(323) has no driver
Warning (10034): Output port "oOTG_CS_N" at de2_70_top.v(327) has no driver
Warning (10034): Output port "oOTG_OE_N" at de2_70_top.v(328) has no driver
Warning (10034): Output port "oOTG_WE_N" at de2_70_top.v(329) has no driver
Warning (10034): Output port "oOTG_RESET_N" at de2_70_top.v(330) has no driver
Warning (10034): Output port "oOTG_DACK0_N" at de2_70_top.v(337) has no driver
Warning (10034): Output port "oOTG_DACK1_N" at de2_70_top.v(338) has no driver
Warning (10034): Output port "oLCD_ON" at de2_70_top.v(341) has no driver
Warning (10034): Output port "oLCD_BLON" at de2_70_top.v(342) has no driver
Warning (10034): Output port "oLCD_RW" at de2_70_top.v(343) has no driver
Warning (10034): Output port "oLCD_EN" at de2_70_top.v(344) has no driver
Warning (10034): Output port "oLCD_RS" at de2_70_top.v(345) has no driver
Warning (10034): Output port "oSD_CLK" at de2_70_top.v(350) has no driver
Warning (10034): Output port "oI2C_SCLK" at de2_70_top.v(353) has no driver
Warning (10034): Output port "oVGA_CLOCK" at de2_70_top.v(360) has no driver
Warning (10034): Output port "oVGA_HS" at de2_70_top.v(361) has no driver
Warning (10034): Output port "oVGA_VS" at de2_70_top.v(362) has no driver
Warning (10034): Output port "oVGA_BLANK_N" at de2_70_top.v(363) has no driver
Warning (10034): Output port "oVGA_SYNC_N" at de2_70_top.v(364) has no driver
Warning (10034): Output port "oENET_CMD" at de2_70_top.v(370) has no driver
Warning (10034): Output port "oENET_CS_N" at de2_70_top.v(371) has no driver
Warning (10034): Output port "oENET_IOW_N" at de2_70_top.v(372) has no driver
Warning (10034): Output port "oENET_IOR_N" at de2_70_top.v(373) has no driver
Warning (10034): Output port "oENET_RESET_N" at de2_70_top.v(374) has no driver
Warning (10034): Output port "oENET_CLK" at de2_70_top.v(376) has no driver
Warning (10034): Output port "oAUD_DACDAT" at de2_70_top.v(381) has no driver
Warning (10034): Output port "oAUD_XCK" at de2_70_top.v(383) has no driver
Warning (10034): Output port "oTD1_RESET_N" at de2_70_top.v(389) has no driver
Warning (10034): Output port "oTD2_RESET_N" at de2_70_top.v(394) has no driver
Info (12128): Elaborating entity "NiosSoc" for hierarchy "NiosSoc:u0"
Info (12128): Elaborating entity "NiosSoc_syspll" for hierarchy "NiosSoc:u0|NiosSoc_syspll:syspll"
Info (12128): Elaborating entity "NiosSoc_syspll_stdsync_sv6" for hierarchy "NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "NiosSoc_syspll_dffpipe_l2c" for hierarchy "NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "altpll" for hierarchy "NiosSoc:u0|NiosSoc_syspll:syspll|altpll:sd1"
Info (12130): Elaborated megafunction instantiation "NiosSoc:u0|NiosSoc_syspll:syspll|altpll:sd1"
Info (12133): Instantiated megafunction "NiosSoc:u0|NiosSoc_syspll:syspll|altpll:sd1" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
Info (12128): Elaborating entity "NiosSoc_nios2cpu" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_test_bench" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_test_bench:the_NiosSoc_nios2cpu_test_bench"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_register_bank_a_module" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "NiosSoc_nios2cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ogg1.tdf
    Info (12023): Found entity 1: altsyncram_ogg1
Info (12128): Elaborating entity "altsyncram_ogg1" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_a_module:NiosSoc_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ogg1:auto_generated"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_register_bank_b_module" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "NiosSoc_nios2cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgg1.tdf
    Info (12023): Found entity 1: altsyncram_pgg1
Info (12128): Elaborating entity "altsyncram_pgg1" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_register_bank_b_module:NiosSoc_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_pgg1:auto_generated"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci_debug" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_ocimem" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_ociram_sp_ram_module" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "NiosSoc_nios2cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_st71.tdf
    Info (12023): Found entity 1: altsyncram_st71
Info (12128): Elaborating entity "altsyncram_st71" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|NiosSoc_nios2cpu_ociram_sp_ram_module:NiosSoc_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_st71:auto_generated"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_avalon_reg" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci_break" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_break:the_NiosSoc_nios2cpu_nios2_oci_break"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci_xbrk" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_xbrk:the_NiosSoc_nios2cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci_dbrk" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_dbrk:the_NiosSoc_nios2cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci_itrace" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_itrace:the_NiosSoc_nios2cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci_dtrace" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_dtrace:the_NiosSoc_nios2cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci_td_mode" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_dtrace:the_NiosSoc_nios2cpu_nios2_oci_dtrace|NiosSoc_nios2cpu_nios2_oci_td_mode:NiosSoc_nios2cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci_fifo" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci_compute_tm_count" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo|NiosSoc_nios2cpu_nios2_oci_compute_tm_count:NiosSoc_nios2cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci_fifowp_inc" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo|NiosSoc_nios2cpu_nios2_oci_fifowp_inc:NiosSoc_nios2cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci_fifocount_inc" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo|NiosSoc_nios2cpu_nios2_oci_fifocount_inc:NiosSoc_nios2cpu_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_oci_test_bench" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_fifo:the_NiosSoc_nios2cpu_nios2_oci_fifo|NiosSoc_nios2cpu_oci_test_bench:the_NiosSoc_nios2cpu_oci_test_bench"
Warning (12158): Entity "NiosSoc_nios2cpu_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci_pib" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_pib:the_NiosSoc_nios2cpu_nios2_oci_pib"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_nios2_oci_im" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_im:the_NiosSoc_nios2cpu_nios2_oci_im"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_jtag_debug_module_wrapper" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_jtag_debug_module_tck" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_tck:the_NiosSoc_nios2cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "NiosSoc_nios2cpu_jtag_debug_module_sysclk" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|NiosSoc_nios2cpu_jtag_debug_module_sysclk:the_NiosSoc_nios2cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_jtag_debug_module_wrapper:the_NiosSoc_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NiosSoc_nios2cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "NiosSoc_sdram_ctrl" for hierarchy "NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl"
Info (12128): Elaborating entity "NiosSoc_sdram_ctrl_input_efifo_module" for hierarchy "NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module"
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "NiosSoc:u0|altera_avalon_mm_bridge:apb"
Info (12128): Elaborating entity "NiosSoc_jtag_uart" for hierarchy "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "NiosSoc_jtag_uart_scfifo_w" for hierarchy "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "NiosSoc_jtag_uart_scfifo_r" for hierarchy "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "NiosSoc_timer" for hierarchy "NiosSoc:u0|NiosSoc_timer:timer"
Info (12128): Elaborating entity "NiosSoc_uart0" for hierarchy "NiosSoc:u0|NiosSoc_uart0:uart0"
Info (12128): Elaborating entity "NiosSoc_uart0_tx" for hierarchy "NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_tx:the_NiosSoc_uart0_tx"
Info (12128): Elaborating entity "NiosSoc_uart0_rx" for hierarchy "NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx"
Info (12128): Elaborating entity "NiosSoc_uart0_rx_stimulus_source" for hierarchy "NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_rx:the_NiosSoc_uart0_rx|NiosSoc_uart0_rx_stimulus_source:the_NiosSoc_uart0_rx_stimulus_source"
Info (12128): Elaborating entity "NiosSoc_uart0_regs" for hierarchy "NiosSoc:u0|NiosSoc_uart0:uart0|NiosSoc_uart0_regs:the_NiosSoc_uart0_regs"
Info (12128): Elaborating entity "NiosSoc_led" for hierarchy "NiosSoc:u0|NiosSoc_led:led"
Info (12128): Elaborating entity "NiosSoc_dma" for hierarchy "NiosSoc:u0|NiosSoc_dma:dma"
Info (12128): Elaborating entity "NiosSoc_dma_read_data_mux" for hierarchy "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_read_data_mux:the_NiosSoc_dma_read_data_mux"
Info (12128): Elaborating entity "NiosSoc_dma_byteenables" for hierarchy "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_byteenables:the_NiosSoc_dma_byteenables"
Info (12128): Elaborating entity "NiosSoc_dma_fifo_module" for hierarchy "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module"
Info (12128): Elaborating entity "NiosSoc_dma_fifo_module_fifo_ram_module" for hierarchy "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram"
Info (12128): Elaborating entity "lpm_ram_dp" for hierarchy "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12130): Elaborated megafunction instantiation "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12133): Instantiated megafunction "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" with the following parameter:
    Info (12134): Parameter "lpm_file" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "USE_EAB=ON"
    Info (12134): Parameter "lpm_indata" = "REGISTERED"
    Info (12134): Parameter "lpm_outdata" = "UNREGISTERED"
    Info (12134): Parameter "lpm_rdaddress_control" = "REGISTERED"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthad" = "7"
    Info (12134): Parameter "lpm_wraddress_control" = "REGISTERED"
    Info (12134): Parameter "suppress_memory_conversion_warnings" = "ON"
Info (12128): Elaborating entity "altdpram" for hierarchy "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram"
Info (12131): Elaborated megafunction instantiation "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram", which is child of megafunction instantiation "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block"
Info (12131): Elaborated megafunction instantiation "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block", which is child of megafunction instantiation "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fbq1.tdf
    Info (12023): Found entity 1: altsyncram_fbq1
Info (12128): Elaborating entity "altsyncram_fbq1" for hierarchy "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_fbq1:auto_generated"
Info (12128): Elaborating entity "NiosSoc_dma_mem_read" for hierarchy "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_mem_read:the_NiosSoc_dma_mem_read"
Info (12128): Elaborating entity "NiosSoc_dma_mem_write" for hierarchy "NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_mem_write:the_NiosSoc_dma_mem_write"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NiosSoc:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NiosSoc:u0|altera_merlin_master_translator:nios2cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NiosSoc:u0|altera_merlin_master_translator:dma_read_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NiosSoc:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NiosSoc:u0|altera_merlin_slave_translator:sdram_ctrl_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NiosSoc:u0|altera_merlin_slave_translator:apb_s0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NiosSoc:u0|altera_merlin_slave_translator:dma_control_port_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NiosSoc:u0|altera_merlin_master_translator:apb_m0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NiosSoc:u0|altera_merlin_slave_translator:timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NiosSoc:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NiosSoc:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NiosSoc:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NiosSoc:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NiosSoc:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NiosSoc:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NiosSoc:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NiosSoc:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NiosSoc:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "NiosSoc_addr_router" for hierarchy "NiosSoc:u0|NiosSoc_addr_router:addr_router"
Info (12128): Elaborating entity "NiosSoc_addr_router_default_decode" for hierarchy "NiosSoc:u0|NiosSoc_addr_router:addr_router|NiosSoc_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "NiosSoc_addr_router_001" for hierarchy "NiosSoc:u0|NiosSoc_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "NiosSoc_addr_router_001_default_decode" for hierarchy "NiosSoc:u0|NiosSoc_addr_router_001:addr_router_001|NiosSoc_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "NiosSoc_addr_router_002" for hierarchy "NiosSoc:u0|NiosSoc_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "NiosSoc_addr_router_002_default_decode" for hierarchy "NiosSoc:u0|NiosSoc_addr_router_002:addr_router_002|NiosSoc_addr_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "NiosSoc_id_router" for hierarchy "NiosSoc:u0|NiosSoc_id_router:id_router"
Info (12128): Elaborating entity "NiosSoc_id_router_default_decode" for hierarchy "NiosSoc:u0|NiosSoc_id_router:id_router|NiosSoc_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "NiosSoc_id_router_001" for hierarchy "NiosSoc:u0|NiosSoc_id_router_001:id_router_001"
Info (12128): Elaborating entity "NiosSoc_id_router_001_default_decode" for hierarchy "NiosSoc:u0|NiosSoc_id_router_001:id_router_001|NiosSoc_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "NiosSoc_id_router_002" for hierarchy "NiosSoc:u0|NiosSoc_id_router_002:id_router_002"
Info (12128): Elaborating entity "NiosSoc_id_router_002_default_decode" for hierarchy "NiosSoc:u0|NiosSoc_id_router_002:id_router_002|NiosSoc_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "NiosSoc_id_router_003" for hierarchy "NiosSoc:u0|NiosSoc_id_router_003:id_router_003"
Info (12128): Elaborating entity "NiosSoc_id_router_003_default_decode" for hierarchy "NiosSoc:u0|NiosSoc_id_router_003:id_router_003|NiosSoc_id_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "NiosSoc_addr_router_004" for hierarchy "NiosSoc:u0|NiosSoc_addr_router_004:addr_router_004"
Info (12128): Elaborating entity "NiosSoc_addr_router_004_default_decode" for hierarchy "NiosSoc:u0|NiosSoc_addr_router_004:addr_router_004|NiosSoc_addr_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "NiosSoc_id_router_005" for hierarchy "NiosSoc:u0|NiosSoc_id_router_005:id_router_005"
Info (12128): Elaborating entity "NiosSoc_id_router_005_default_decode" for hierarchy "NiosSoc:u0|NiosSoc_id_router_005:id_router_005|NiosSoc_id_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "NiosSoc:u0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 10 to match size of target (3)
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 10 to match size of target (3)
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NiosSoc:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NiosSoc:u0|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "NiosSoc_cmd_xbar_demux" for hierarchy "NiosSoc:u0|NiosSoc_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "NiosSoc_cmd_xbar_demux_001" for hierarchy "NiosSoc:u0|NiosSoc_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "NiosSoc_cmd_xbar_demux_002" for hierarchy "NiosSoc:u0|NiosSoc_cmd_xbar_demux_002:cmd_xbar_demux_002"
Info (12128): Elaborating entity "NiosSoc_cmd_xbar_demux_003" for hierarchy "NiosSoc:u0|NiosSoc_cmd_xbar_demux_003:cmd_xbar_demux_003"
Info (12128): Elaborating entity "NiosSoc_cmd_xbar_mux" for hierarchy "NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NiosSoc:u0|NiosSoc_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "NiosSoc_cmd_xbar_mux_001" for hierarchy "NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NiosSoc:u0|NiosSoc_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "NiosSoc_rsp_xbar_demux_001" for hierarchy "NiosSoc:u0|NiosSoc_rsp_xbar_demux_001:rsp_xbar_demux_001"
Info (12128): Elaborating entity "NiosSoc_rsp_xbar_demux_003" for hierarchy "NiosSoc:u0|NiosSoc_rsp_xbar_demux_003:rsp_xbar_demux_003"
Info (12128): Elaborating entity "NiosSoc_rsp_xbar_mux" for hierarchy "NiosSoc:u0|NiosSoc_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NiosSoc:u0|NiosSoc_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NiosSoc:u0|NiosSoc_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "NiosSoc_rsp_xbar_mux_001" for hierarchy "NiosSoc:u0|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NiosSoc:u0|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NiosSoc:u0|NiosSoc_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "NiosSoc_rsp_xbar_mux_002" for hierarchy "NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NiosSoc:u0|NiosSoc_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "NiosSoc_cmd_xbar_demux_004" for hierarchy "NiosSoc:u0|NiosSoc_cmd_xbar_demux_004:cmd_xbar_demux_004"
Info (12128): Elaborating entity "NiosSoc_rsp_xbar_demux_005" for hierarchy "NiosSoc:u0|NiosSoc_rsp_xbar_demux_005:rsp_xbar_demux_005"
Info (12128): Elaborating entity "NiosSoc_rsp_xbar_mux_004" for hierarchy "NiosSoc:u0|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NiosSoc:u0|NiosSoc_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "NiosSoc:u0|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001"
Warning (10858): Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object "aligned_byte_cnt" assigned a value but never read
Warning (10030): Net "in_burstwrap_field" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "NiosSoc_irq_mapper" for hierarchy "NiosSoc:u0|NiosSoc_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12130): Elaborated megafunction instantiation "NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12133): Instantiated megafunction "NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter:
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "NiosSoc:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
    Warning (13040): Bidir "FLASH_DQ[0]" has no driver
    Warning (13040): Bidir "FLASH_DQ[1]" has no driver
    Warning (13040): Bidir "FLASH_DQ[2]" has no driver
    Warning (13040): Bidir "FLASH_DQ[3]" has no driver
    Warning (13040): Bidir "FLASH_DQ[4]" has no driver
    Warning (13040): Bidir "FLASH_DQ[5]" has no driver
    Warning (13040): Bidir "FLASH_DQ[6]" has no driver
    Warning (13040): Bidir "FLASH_DQ[7]" has no driver
    Warning (13040): Bidir "FLASH_DQ[8]" has no driver
    Warning (13040): Bidir "FLASH_DQ[9]" has no driver
    Warning (13040): Bidir "FLASH_DQ[10]" has no driver
    Warning (13040): Bidir "FLASH_DQ[11]" has no driver
    Warning (13040): Bidir "FLASH_DQ[12]" has no driver
    Warning (13040): Bidir "FLASH_DQ[13]" has no driver
    Warning (13040): Bidir "FLASH_DQ[14]" has no driver
    Warning (13040): Bidir "FLASH_DQ15_AM1" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "SRAM_DQ[16]" has no driver
    Warning (13040): Bidir "SRAM_DQ[17]" has no driver
    Warning (13040): Bidir "SRAM_DQ[18]" has no driver
    Warning (13040): Bidir "SRAM_DQ[19]" has no driver
    Warning (13040): Bidir "SRAM_DQ[20]" has no driver
    Warning (13040): Bidir "SRAM_DQ[21]" has no driver
    Warning (13040): Bidir "SRAM_DQ[22]" has no driver
    Warning (13040): Bidir "SRAM_DQ[23]" has no driver
    Warning (13040): Bidir "SRAM_DQ[24]" has no driver
    Warning (13040): Bidir "SRAM_DQ[25]" has no driver
    Warning (13040): Bidir "SRAM_DQ[26]" has no driver
    Warning (13040): Bidir "SRAM_DQ[27]" has no driver
    Warning (13040): Bidir "SRAM_DQ[28]" has no driver
    Warning (13040): Bidir "SRAM_DQ[29]" has no driver
    Warning (13040): Bidir "SRAM_DQ[30]" has no driver
    Warning (13040): Bidir "SRAM_DQ[31]" has no driver
    Warning (13040): Bidir "SRAM_DPA[0]" has no driver
    Warning (13040): Bidir "SRAM_DPA[1]" has no driver
    Warning (13040): Bidir "SRAM_DPA[2]" has no driver
    Warning (13040): Bidir "SRAM_DPA[3]" has no driver
    Warning (13040): Bidir "OTG_D[0]" has no driver
    Warning (13040): Bidir "OTG_D[1]" has no driver
    Warning (13040): Bidir "OTG_D[2]" has no driver
    Warning (13040): Bidir "OTG_D[3]" has no driver
    Warning (13040): Bidir "OTG_D[4]" has no driver
    Warning (13040): Bidir "OTG_D[5]" has no driver
    Warning (13040): Bidir "OTG_D[6]" has no driver
    Warning (13040): Bidir "OTG_D[7]" has no driver
    Warning (13040): Bidir "OTG_D[8]" has no driver
    Warning (13040): Bidir "OTG_D[9]" has no driver
    Warning (13040): Bidir "OTG_D[10]" has no driver
    Warning (13040): Bidir "OTG_D[11]" has no driver
    Warning (13040): Bidir "OTG_D[12]" has no driver
    Warning (13040): Bidir "OTG_D[13]" has no driver
    Warning (13040): Bidir "OTG_D[14]" has no driver
    Warning (13040): Bidir "OTG_D[15]" has no driver
    Warning (13040): Bidir "OTG_FSPEED" has no driver
    Warning (13040): Bidir "OTG_LSPEED" has no driver
    Warning (13040): Bidir "LCD_D[0]" has no driver
    Warning (13040): Bidir "LCD_D[1]" has no driver
    Warning (13040): Bidir "LCD_D[2]" has no driver
    Warning (13040): Bidir "LCD_D[3]" has no driver
    Warning (13040): Bidir "LCD_D[4]" has no driver
    Warning (13040): Bidir "LCD_D[5]" has no driver
    Warning (13040): Bidir "LCD_D[6]" has no driver
    Warning (13040): Bidir "LCD_D[7]" has no driver
    Warning (13040): Bidir "SD_DAT" has no driver
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "PS2_KBDAT" has no driver
    Warning (13040): Bidir "PS2_KBCLK" has no driver
    Warning (13040): Bidir "PS2_MSDAT" has no driver
    Warning (13040): Bidir "PS2_MSCLK" has no driver
    Warning (13040): Bidir "ENET_D[0]" has no driver
    Warning (13040): Bidir "ENET_D[1]" has no driver
    Warning (13040): Bidir "ENET_D[2]" has no driver
    Warning (13040): Bidir "ENET_D[3]" has no driver
    Warning (13040): Bidir "ENET_D[4]" has no driver
    Warning (13040): Bidir "ENET_D[5]" has no driver
    Warning (13040): Bidir "ENET_D[6]" has no driver
    Warning (13040): Bidir "ENET_D[7]" has no driver
    Warning (13040): Bidir "ENET_D[8]" has no driver
    Warning (13040): Bidir "ENET_D[9]" has no driver
    Warning (13040): Bidir "ENET_D[10]" has no driver
    Warning (13040): Bidir "ENET_D[11]" has no driver
    Warning (13040): Bidir "ENET_D[12]" has no driver
    Warning (13040): Bidir "ENET_D[13]" has no driver
    Warning (13040): Bidir "ENET_D[14]" has no driver
    Warning (13040): Bidir "ENET_D[15]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_CLKOUT_N0" has no driver
    Warning (13040): Bidir "GPIO_CLKOUT_P0" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[16]" has no driver
    Warning (13040): Bidir "GPIO_1[17]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[19]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
    Warning (13040): Bidir "GPIO_1[23]" has no driver
    Warning (13040): Bidir "GPIO_1[24]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
    Warning (13040): Bidir "GPIO_CLKOUT_N1" has no driver
    Warning (13040): Bidir "GPIO_CLKOUT_P1" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oHEX0_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX0_DP" is stuck at GND
    Warning (13410): Pin "oHEX1_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX1_DP" is stuck at GND
    Warning (13410): Pin "oHEX2_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX2_DP" is stuck at GND
    Warning (13410): Pin "oHEX3_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX3_DP" is stuck at GND
    Warning (13410): Pin "oHEX4_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX4_DP" is stuck at GND
    Warning (13410): Pin "oHEX5_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX5_DP" is stuck at GND
    Warning (13410): Pin "oHEX6_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX6_DP" is stuck at GND
    Warning (13410): Pin "oHEX7_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX7_DP" is stuck at GND
    Warning (13410): Pin "oLEDR[0]" is stuck at GND
    Warning (13410): Pin "oLEDR[1]" is stuck at GND
    Warning (13410): Pin "oLEDR[2]" is stuck at GND
    Warning (13410): Pin "oLEDR[3]" is stuck at GND
    Warning (13410): Pin "oLEDR[4]" is stuck at GND
    Warning (13410): Pin "oLEDR[5]" is stuck at GND
    Warning (13410): Pin "oLEDR[6]" is stuck at GND
    Warning (13410): Pin "oLEDR[7]" is stuck at GND
    Warning (13410): Pin "oLEDR[8]" is stuck at GND
    Warning (13410): Pin "oLEDR[9]" is stuck at GND
    Warning (13410): Pin "oLEDR[10]" is stuck at GND
    Warning (13410): Pin "oLEDR[11]" is stuck at GND
    Warning (13410): Pin "oLEDR[12]" is stuck at GND
    Warning (13410): Pin "oLEDR[13]" is stuck at GND
    Warning (13410): Pin "oLEDR[14]" is stuck at GND
    Warning (13410): Pin "oLEDR[15]" is stuck at GND
    Warning (13410): Pin "oLEDR[16]" is stuck at GND
    Warning (13410): Pin "oLEDR[17]" is stuck at GND
    Warning (13410): Pin "oUART_CTS" is stuck at GND
    Warning (13410): Pin "oIRDA_TXD" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[0]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[1]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[2]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[3]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[4]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[5]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[6]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[7]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[8]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[9]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[10]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[11]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[12]" is stuck at GND
    Warning (13410): Pin "oDRAM1_LDQM0" is stuck at GND
    Warning (13410): Pin "oDRAM1_UDQM1" is stuck at GND
    Warning (13410): Pin "oDRAM1_WE_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_CAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_RAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_CS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_BA[0]" is stuck at GND
    Warning (13410): Pin "oDRAM1_BA[1]" is stuck at GND
    Warning (13410): Pin "oDRAM1_CLK" is stuck at GND
    Warning (13410): Pin "oDRAM0_CKE" is stuck at VCC
    Warning (13410): Pin "oDRAM1_CKE" is stuck at GND
    Warning (13410): Pin "oFLASH_A[0]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[1]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[2]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[3]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[4]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[5]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[6]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[7]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[8]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[9]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[10]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[11]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[12]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[13]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[14]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[15]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[16]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[17]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[18]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[19]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[20]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[21]" is stuck at GND
    Warning (13410): Pin "oFLASH_WE_N" is stuck at GND
    Warning (13410): Pin "oFLASH_RST_N" is stuck at GND
    Warning (13410): Pin "oFLASH_WP_N" is stuck at GND
    Warning (13410): Pin "oFLASH_BYTE_N" is stuck at GND
    Warning (13410): Pin "oFLASH_OE_N" is stuck at GND
    Warning (13410): Pin "oFLASH_CE_N" is stuck at GND
    Warning (13410): Pin "oSRAM_A[0]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[1]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[2]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[3]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[4]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[5]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[6]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[7]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[8]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[9]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[10]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[11]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[12]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[13]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[14]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[15]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[16]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[17]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[18]" is stuck at GND
    Warning (13410): Pin "oSRAM_ADSC_N" is stuck at GND
    Warning (13410): Pin "oSRAM_ADSP_N" is stuck at GND
    Warning (13410): Pin "oSRAM_ADV_N" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[0]" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[1]" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[2]" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[3]" is stuck at GND
    Warning (13410): Pin "oSRAM_CE1_N" is stuck at GND
    Warning (13410): Pin "oSRAM_CE2" is stuck at GND
    Warning (13410): Pin "oSRAM_CE3_N" is stuck at GND
    Warning (13410): Pin "oSRAM_CLK" is stuck at GND
    Warning (13410): Pin "oSRAM_GW_N" is stuck at GND
    Warning (13410): Pin "oSRAM_OE_N" is stuck at GND
    Warning (13410): Pin "oSRAM_WE_N" is stuck at GND
    Warning (13410): Pin "oOTG_A[0]" is stuck at GND
    Warning (13410): Pin "oOTG_A[1]" is stuck at GND
    Warning (13410): Pin "oOTG_CS_N" is stuck at GND
    Warning (13410): Pin "oOTG_OE_N" is stuck at GND
    Warning (13410): Pin "oOTG_WE_N" is stuck at GND
    Warning (13410): Pin "oOTG_RESET_N" is stuck at GND
    Warning (13410): Pin "oOTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "oOTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "oLCD_ON" is stuck at GND
    Warning (13410): Pin "oLCD_BLON" is stuck at GND
    Warning (13410): Pin "oLCD_RW" is stuck at GND
    Warning (13410): Pin "oLCD_EN" is stuck at GND
    Warning (13410): Pin "oLCD_RS" is stuck at GND
    Warning (13410): Pin "oSD_CLK" is stuck at GND
    Warning (13410): Pin "oI2C_SCLK" is stuck at GND
    Warning (13410): Pin "oVGA_CLOCK" is stuck at GND
    Warning (13410): Pin "oVGA_HS" is stuck at GND
    Warning (13410): Pin "oVGA_VS" is stuck at GND
    Warning (13410): Pin "oVGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "oVGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "oVGA_R[0]" is stuck at GND
    Warning (13410): Pin "oVGA_R[1]" is stuck at GND
    Warning (13410): Pin "oVGA_R[2]" is stuck at GND
    Warning (13410): Pin "oVGA_R[3]" is stuck at GND
    Warning (13410): Pin "oVGA_R[4]" is stuck at GND
    Warning (13410): Pin "oVGA_R[5]" is stuck at GND
    Warning (13410): Pin "oVGA_R[6]" is stuck at GND
    Warning (13410): Pin "oVGA_R[7]" is stuck at GND
    Warning (13410): Pin "oVGA_R[8]" is stuck at GND
    Warning (13410): Pin "oVGA_R[9]" is stuck at GND
    Warning (13410): Pin "oVGA_G[0]" is stuck at GND
    Warning (13410): Pin "oVGA_G[1]" is stuck at GND
    Warning (13410): Pin "oVGA_G[2]" is stuck at GND
    Warning (13410): Pin "oVGA_G[3]" is stuck at GND
    Warning (13410): Pin "oVGA_G[4]" is stuck at GND
    Warning (13410): Pin "oVGA_G[5]" is stuck at GND
    Warning (13410): Pin "oVGA_G[6]" is stuck at GND
    Warning (13410): Pin "oVGA_G[7]" is stuck at GND
    Warning (13410): Pin "oVGA_G[8]" is stuck at GND
    Warning (13410): Pin "oVGA_G[9]" is stuck at GND
    Warning (13410): Pin "oVGA_B[0]" is stuck at GND
    Warning (13410): Pin "oVGA_B[1]" is stuck at GND
    Warning (13410): Pin "oVGA_B[2]" is stuck at GND
    Warning (13410): Pin "oVGA_B[3]" is stuck at GND
    Warning (13410): Pin "oVGA_B[4]" is stuck at GND
    Warning (13410): Pin "oVGA_B[5]" is stuck at GND
    Warning (13410): Pin "oVGA_B[6]" is stuck at GND
    Warning (13410): Pin "oVGA_B[7]" is stuck at GND
    Warning (13410): Pin "oVGA_B[8]" is stuck at GND
    Warning (13410): Pin "oVGA_B[9]" is stuck at GND
    Warning (13410): Pin "oENET_CMD" is stuck at GND
    Warning (13410): Pin "oENET_CS_N" is stuck at GND
    Warning (13410): Pin "oENET_IOW_N" is stuck at GND
    Warning (13410): Pin "oENET_IOR_N" is stuck at GND
    Warning (13410): Pin "oENET_RESET_N" is stuck at GND
    Warning (13410): Pin "oENET_CLK" is stuck at GND
    Warning (13410): Pin "oAUD_DACDAT" is stuck at GND
    Warning (13410): Pin "oAUD_XCK" is stuck at GND
    Warning (13410): Pin "oTD1_RESET_N" is stuck at GND
    Warning (13410): Pin "oTD2_RESET_N" is stuck at GND
Info (17049): 365 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/ycpss/Desktop/DE2_70_TOP/DE2_70_TOP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 61 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iCLK_28"
    Warning (15610): No output dependent on input pin "iCLK_50_2"
    Warning (15610): No output dependent on input pin "iCLK_50_3"
    Warning (15610): No output dependent on input pin "iCLK_50_4"
    Warning (15610): No output dependent on input pin "iEXT_CLOCK"
    Warning (15610): No output dependent on input pin "iKEY[1]"
    Warning (15610): No output dependent on input pin "iKEY[2]"
    Warning (15610): No output dependent on input pin "iKEY[3]"
    Warning (15610): No output dependent on input pin "iSW[0]"
    Warning (15610): No output dependent on input pin "iSW[1]"
    Warning (15610): No output dependent on input pin "iSW[2]"
    Warning (15610): No output dependent on input pin "iSW[3]"
    Warning (15610): No output dependent on input pin "iSW[4]"
    Warning (15610): No output dependent on input pin "iSW[5]"
    Warning (15610): No output dependent on input pin "iSW[6]"
    Warning (15610): No output dependent on input pin "iSW[7]"
    Warning (15610): No output dependent on input pin "iSW[8]"
    Warning (15610): No output dependent on input pin "iSW[9]"
    Warning (15610): No output dependent on input pin "iSW[10]"
    Warning (15610): No output dependent on input pin "iSW[11]"
    Warning (15610): No output dependent on input pin "iSW[12]"
    Warning (15610): No output dependent on input pin "iSW[13]"
    Warning (15610): No output dependent on input pin "iSW[14]"
    Warning (15610): No output dependent on input pin "iSW[15]"
    Warning (15610): No output dependent on input pin "iSW[16]"
    Warning (15610): No output dependent on input pin "iSW[17]"
    Warning (15610): No output dependent on input pin "iUART_RTS"
    Warning (15610): No output dependent on input pin "iIRDA_RXD"
    Warning (15610): No output dependent on input pin "iFLASH_RY_N"
    Warning (15610): No output dependent on input pin "iOTG_INT0"
    Warning (15610): No output dependent on input pin "iOTG_INT1"
    Warning (15610): No output dependent on input pin "iOTG_DREQ0"
    Warning (15610): No output dependent on input pin "iOTG_DREQ1"
    Warning (15610): No output dependent on input pin "iENET_INT"
    Warning (15610): No output dependent on input pin "iAUD_ADCDAT"
    Warning (15610): No output dependent on input pin "iTD1_CLK27"
    Warning (15610): No output dependent on input pin "iTD1_D[0]"
    Warning (15610): No output dependent on input pin "iTD1_D[1]"
    Warning (15610): No output dependent on input pin "iTD1_D[2]"
    Warning (15610): No output dependent on input pin "iTD1_D[3]"
    Warning (15610): No output dependent on input pin "iTD1_D[4]"
    Warning (15610): No output dependent on input pin "iTD1_D[5]"
    Warning (15610): No output dependent on input pin "iTD1_D[6]"
    Warning (15610): No output dependent on input pin "iTD1_D[7]"
    Warning (15610): No output dependent on input pin "iTD1_HS"
    Warning (15610): No output dependent on input pin "iTD1_VS"
    Warning (15610): No output dependent on input pin "iTD2_CLK27"
    Warning (15610): No output dependent on input pin "iTD2_D[0]"
    Warning (15610): No output dependent on input pin "iTD2_D[1]"
    Warning (15610): No output dependent on input pin "iTD2_D[2]"
    Warning (15610): No output dependent on input pin "iTD2_D[3]"
    Warning (15610): No output dependent on input pin "iTD2_D[4]"
    Warning (15610): No output dependent on input pin "iTD2_D[5]"
    Warning (15610): No output dependent on input pin "iTD2_D[6]"
    Warning (15610): No output dependent on input pin "iTD2_D[7]"
    Warning (15610): No output dependent on input pin "iTD2_HS"
    Warning (15610): No output dependent on input pin "iTD2_VS"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_N0"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_P0"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_N1"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_P1"
Info (21057): Implemented 6094 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 262 output pins
    Info (21060): Implemented 205 bidirectional pins
    Info (21061): Implemented 5414 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 581 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Mon Mar 07 17:20:24 2022
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ycpss/Desktop/DE2_70_TOP/DE2_70_TOP.map.smsg.


