{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644528249656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644528249656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 10 16:24:09 2022 " "Processing started: Thu Feb 10 16:24:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644528249656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644528249656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off senderProj -c senderProj " "Command: quartus_map --read_settings_files=on --write_settings_files=off senderProj -c senderProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644528249656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644528249948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644528249949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communicationreceiver.sv 3 3 " "Found 3 design units, including 3 entities, in source file communicationreceiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CommunicationReceiver " "Found entity 1: CommunicationReceiver" {  } { { "CommunicationReceiver.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/CommunicationReceiver.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256808 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataSorter " "Found entity 2: DataSorter" {  } { { "CommunicationReceiver.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/CommunicationReceiver.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256808 ""} { "Info" "ISGN_ENTITY_NAME" "3 cr_fsm " "Found entity 3: cr_fsm" {  } { { "CommunicationReceiver.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/CommunicationReceiver.sv" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644528256808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neopixelcontrolleroneshot.sv 5 4 " "Found 5 design units, including 4 entities, in source file neopixelcontrolleroneshot.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_pkg (SystemVerilog) " "Found design unit 1: timer_pkg (SystemVerilog)" {  } { { "NeopixelControllerOneShot.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/NeopixelControllerOneShot.sv" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256809 ""} { "Info" "ISGN_ENTITY_NAME" "1 NeopixelControllerOneShot " "Found entity 1: NeopixelControllerOneShot" {  } { { "NeopixelControllerOneShot.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/NeopixelControllerOneShot.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256809 ""} { "Info" "ISGN_ENTITY_NAME" "2 fsm_hl " "Found entity 2: fsm_hl" {  } { { "NeopixelControllerOneShot.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/NeopixelControllerOneShot.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256809 ""} { "Info" "ISGN_ENTITY_NAME" "3 NeopixelController_low_level " "Found entity 3: NeopixelController_low_level" {  } { { "NeopixelControllerOneShot.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/NeopixelControllerOneShot.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256809 ""} { "Info" "ISGN_ENTITY_NAME" "4 fsm_ll " "Found entity 4: fsm_ll" {  } { { "NeopixelControllerOneShot.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/NeopixelControllerOneShot.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644528256809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WIDTH width Library.sv(193) " "Verilog HDL Declaration information at Library.sv(193): object \"WIDTH\" differs only in case from object \"width\" in the same scope" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644528256810 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Library.sv " "Entity \"mux\" obtained from \"Library.sv\" instead of from Quartus Prime megafunction library" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 24 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1644528256811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 36 36 " "Found 36 design units, including 36 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux " "Found entity 3: mux" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2to1 " "Found entity 4: mux2to1" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder " "Found entity 5: decoder" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "6 priority_encoder " "Found entity 6: priority_encoder" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "7 register " "Found entity 7: register" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter " "Found entity 8: counter" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "9 count_by_2 " "Found entity 9: count_by_2" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "10 simple_counter " "Found entity 10: simple_counter" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "11 shift_register " "Found entity 11: shift_register" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "12 range_check " "Found entity 12: range_check" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "13 range_check2D " "Found entity 13: range_check2D" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "14 offset_check " "Found entity 14: offset_check" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "15 offset_check2D " "Found entity 15: offset_check2D" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "16 game_clock_generator " "Found entity 16: game_clock_generator" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "17 shift_register_pipo " "Found entity 17: shift_register_pipo" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "18 Comparator " "Found entity 18: Comparator" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "19 MagComp " "Found entity 19: MagComp" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "20 Adder " "Found entity 20: Adder" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "21 Multiplexer " "Found entity 21: Multiplexer" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "22 Mux2to1 " "Found entity 22: Mux2to1" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "23 Mux4to1 " "Found entity 23: Mux4to1" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "24 Mux8to1 " "Found entity 24: Mux8to1" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "25 Decoder " "Found entity 25: Decoder" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "26 Register " "Found entity 26: Register" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "27 Counter " "Found entity 27: Counter" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "28 ShiftRegister " "Found entity 28: ShiftRegister" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "29 ShiftRegister_PI " "Found entity 29: ShiftRegister_PI" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "30 ShiftRegister_SI " "Found entity 30: ShiftRegister_SI" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "31 BarrelShiftRegister " "Found entity 31: BarrelShiftRegister" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "32 Memory " "Found entity 32: Memory" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "33 CountDownToZero " "Found entity 33: CountDownToZero" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "34 DFlipFlop " "Found entity 34: DFlipFlop" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 527 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "35 Synchronizer " "Found entity 35: Synchronizer" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""} { "Info" "ISGN_ENTITY_NAME" "36 Debouncer " "Found entity 36: Debouncer" {  } { { "Library.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/Library.sv" 564 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644528256811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communicationsender.sv 1 1 " "Found 1 design units, including 1 entities, in source file communicationsender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CommunicationSender " "Found entity 1: CommunicationSender" {  } { { "CommunicationSender.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/CommunicationSender.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644528256813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipinterfacesendertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file chipinterfacesendertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipInterface " "Found entity 1: ChipInterface" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644528256814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644528256814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644528256841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SW_synced chipInterfaceSenderTest.sv(44) " "Verilog HDL or VHDL warning at chipInterfaceSenderTest.sv(44): object \"SW_synced\" assigned a value but never read" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644528256841 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ball_y_tx 0 chipInterfaceSenderTest.sv(25) " "Net \"ball_y_tx\" at chipInterfaceSenderTest.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "velocity_x_tx 0 chipInterfaceSenderTest.sv(26) " "Net \"velocity_x_tx\" at chipInterfaceSenderTest.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "velocity_y_tx 0 chipInterfaceSenderTest.sv(26) " "Net \"velocity_y_tx\" at chipInterfaceSenderTest.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message_acked 0 chipInterfaceSenderTest.sv(20) " "Net \"message_acked\" at chipInterfaceSenderTest.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ball_message_tx 0 chipInterfaceSenderTest.sv(22) " "Net \"ball_message_tx\" at chipInterfaceSenderTest.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "miss_message_tx 0 chipInterfaceSenderTest.sv(22) " "Net \"miss_message_tx\" at chipInterfaceSenderTest.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "new_game_message_tx 0 chipInterfaceSenderTest.sv(22) " "Net \"new_game_message_tx\" at chipInterfaceSenderTest.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sign_y_tx 0 chipInterfaceSenderTest.sv(27) " "Net \"sign_y_tx\" at chipInterfaceSenderTest.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "I_am_here_tx 0 chipInterfaceSenderTest.sv(33) " "Net \"I_am_here_tx\" at chipInterfaceSenderTest.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "I_lost_tx 0 chipInterfaceSenderTest.sv(34) " "Net \"I_lost_tx\" at chipInterfaceSenderTest.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "are_you_there_tx 0 chipInterfaceSenderTest.sv(35) " "Net \"are_you_there_tx\" at chipInterfaceSenderTest.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clock 0 chipInterfaceSenderTest.sv(40) " "Net \"clock\" at chipInterfaceSenderTest.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 chipInterfaceSenderTest.sv(5) " "Output port \"HEX0\" at chipInterfaceSenderTest.sv(5) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 chipInterfaceSenderTest.sv(5) " "Output port \"HEX1\" at chipInterfaceSenderTest.sv(5) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 chipInterfaceSenderTest.sv(5) " "Output port \"HEX2\" at chipInterfaceSenderTest.sv(5) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 chipInterfaceSenderTest.sv(5) " "Output port \"HEX3\" at chipInterfaceSenderTest.sv(5) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 chipInterfaceSenderTest.sv(6) " "Output port \"HEX4\" at chipInterfaceSenderTest.sv(6) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 chipInterfaceSenderTest.sv(6) " "Output port \"HEX5\" at chipInterfaceSenderTest.sv(6) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 chipInterfaceSenderTest.sv(6) " "Output port \"HEX6\" at chipInterfaceSenderTest.sv(6) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 chipInterfaceSenderTest.sv(6) " "Output port \"HEX7\" at chipInterfaceSenderTest.sv(6) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R chipInterfaceSenderTest.sv(7) " "Output port \"VGA_R\" at chipInterfaceSenderTest.sv(7) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G chipInterfaceSenderTest.sv(7) " "Output port \"VGA_G\" at chipInterfaceSenderTest.sv(7) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B chipInterfaceSenderTest.sv(7) " "Output port \"VGA_B\" at chipInterfaceSenderTest.sv(7) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] chipInterfaceSenderTest.sv(8) " "Output port \"LEDR\[17..16\]\" at chipInterfaceSenderTest.sv(8) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N chipInterfaceSenderTest.sv(10) " "Output port \"VGA_BLANK_N\" at chipInterfaceSenderTest.sv(10) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256843 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK chipInterfaceSenderTest.sv(10) " "Output port \"VGA_CLK\" at chipInterfaceSenderTest.sv(10) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256844 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N chipInterfaceSenderTest.sv(10) " "Output port \"VGA_SYNC_N\" at chipInterfaceSenderTest.sv(10) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256844 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS chipInterfaceSenderTest.sv(11) " "Output port \"VGA_VS\" at chipInterfaceSenderTest.sv(11) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256844 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS chipInterfaceSenderTest.sv(11) " "Output port \"VGA_HS\" at chipInterfaceSenderTest.sv(11) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256844 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD chipInterfaceSenderTest.sv(14) " "Output port \"UART_TXD\" at chipInterfaceSenderTest.sv(14) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256844 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS chipInterfaceSenderTest.sv(14) " "Output port \"UART_CTS\" at chipInterfaceSenderTest.sv(14) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256844 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ARCADE_LED chipInterfaceSenderTest.sv(17) " "Output port \"ARCADE_LED\" at chipInterfaceSenderTest.sv(17) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256844 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NEO_OUT chipInterfaceSenderTest.sv(17) " "Output port \"NEO_OUT\" at chipInterfaceSenderTest.sv(17) has no driver" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644528256844 "|ChipInterface"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[1\] chipInterfaceSenderTest.sv(90) " "Can't resolve multiple constant drivers for net \"LEDR\[1\]\" at chipInterfaceSenderTest.sv(90)" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 90 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644528256844 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "chipInterfaceSenderTest.sv(80) " "Constant driver at chipInterfaceSenderTest.sv(80)" {  } { { "chipInterfaceSenderTest.sv" "" { Text "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/chipInterfaceSenderTest.sv" 80 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644528256844 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644528256845 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/output_files/senderProj.map.smsg " "Generated suppressed messages file C:/Users/SimonYu/Documents/CMU/Build18/sociallyDistancedPong/FPGA/output_files/senderProj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644528256875 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644528256937 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 10 16:24:16 2022 " "Processing ended: Thu Feb 10 16:24:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644528256937 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644528256937 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644528256937 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644528256937 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 36 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 36 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644528257521 ""}
