Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Nov  2 11:44:57 2017
| Host         : Wimucs running 64-bit major release  (build 9200)
| Command      : report_methodology -file DS18B20_design_wrapper_methodology_drc_routed.rpt -rpx DS18B20_design_wrapper_methodology_drc_routed.rpx
| Design       : DS18B20_design_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on jb4_tri_io[0] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LD0 relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on LD1 relative to clock(s) clk_fpga_1 
Related violations: <none>


