Release 14.7 par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

travis-job-0b4abde9-c6b7-4177-8c8f-11af13f40833::  Fri Dec 28 15:11:47 2018

par -ol high -w top_map.ncd top.ncd top.pcf 


Constraints file: top.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,232 out of  11,440   28%
    Number used as Flip Flops:               3,229
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,822 out of   5,720   84%
    Number used as logic:                    4,677 out of   5,720   81%
      Number using O6 output only:           3,709
      Number using O5 output only:             101
      Number using O5 and O6:                  867
      Number used as ROM:                        0
    Number used as Memory:                     120 out of   1,440    8%
      Number used as Dual Port RAM:            112
        Number using O6 output only:             0
        Number using O5 output only:            16
        Number using O5 and O6:                 96
      Number used as Single Port RAM:            0
      Number used as Shift Register:             8
        Number using O6 output only:             6
        Number using O5 output only:             0
        Number using O5 and O6:                  2
    Number used exclusively as route-thrus:     25
      Number with same-slice register load:     20
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,376 out of   1,430   96%
  Number of MUXCYs used:                       812 out of   2,860   28%
  Number of LUT Flip Flop pairs used:        5,020
    Number with an unused Flip Flop:         2,058 out of   5,020   40%
    Number with an unused LUT:                 198 out of   5,020    3%
    Number of fully used LUT-FF pairs:       2,764 out of   5,020   55%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     200   35%
    Number of LOCed IOBs:                       70 out of      70  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of      32   53%
  Number of RAMB8BWERs:                          8 out of      64   12%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     200    8%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                  22 out of     200   11%
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

Starting Router


Phase  1  : 31125 unrouted;      REAL time: 9 secs 

Phase  2  : 27830 unrouted;      REAL time: 10 secs 

Phase  3  : 15954 unrouted;      REAL time: 23 secs 

Phase  4  : 18863 unrouted; (Setup:1848427, Hold:4123, Component Switching Limit:0)     REAL time: 33 secs 

Updating file: top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:2074835, Hold:2367, Component Switching Limit:0)     REAL time: 15 mins 7 secs 

Phase  6  : 0 unrouted; (Setup:2074835, Hold:2367, Component Switching Limit:0)     REAL time: 31 mins 22 secs 

Phase  7  : 0 unrouted; (Setup:2074835, Hold:2367, Component Switching Limit:0)     REAL time: 31 mins 28 secs 

Phase  8  : 0 unrouted; (Setup:2074835, Hold:2367, Component Switching Limit:0)     REAL time: 31 mins 28 secs 

Phase  9  : 0 unrouted; (Setup:2074835, Hold:0, Component Switching Limit:0)     REAL time: 31 mins 29 secs 

Phase 10  : 0 unrouted; (Setup:1496164, Hold:0, Component Switching Limit:0)     REAL time: 31 mins 31 secs 
Total REAL time to Router completion: 31 mins 31 secs 
Total CPU time to Router completion: 31 mins 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   | 1167 |  0.184     |  1.575      |
+---------------------+--------------+------+------+------------+-------------+
|soc_crg_clk_sdram_ha |              |      |      |            |             |
|          lf_shifted | BUFGMUX_X3Y13| No   |    4 |  0.000     |  2.017      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk |  BUFGMUX_X2Y2| No   |   21 |  0.733     |  2.134      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.610      |
+---------------------+--------------+------+------+------------+-------------+
|      soc_dna_cnt<0> |         Local|      |    6 |  0.000     |  1.112      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 1496164 (Setup: 1496164, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_soc_crg_unbuf_sys = PERIOD TIMEGRP "so | SETUP       |    -4.392ns|    16.760ns|     929|     1491930
  c_crg_unbuf_sys" TS_soc_crg_clk100b /     | HOLD        |     0.346ns|            |       0|           0
       0.833333333 HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_soc_crg_unbuf_sdram_half_a = PERIOD TI | SETUP       |    -1.256ns|     7.719ns|       5|        4234
  MEGRP "soc_crg_unbuf_sdram_half_a"        | HOLD        |     0.440ns|            |       0|           0
    TS_soc_crg_clk100b / 1.66666667 PHASE 4 |             |            |            |        |            
  .5 ns HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_soc_crg_clk100b = PERIOD TIMEGRP "soc_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  crg_clk100b" TSclk100 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_soc_crg_unbuf_sdram_half_b = PERIOD TI | MINPERIOD   |     3.334ns|     2.666ns|       0|           0
  MEGRP "soc_crg_unbuf_sdram_half_b"        |             |            |            |        |            
    TS_soc_crg_clk100b / 1.66666667 PHASE 4 |             |            |            |        |            
  .5 ns HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 1 | MINPERIOD   |     8.430ns|     3.570ns|       0|           0
  2 ns HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "PRDclk100" 10  | MINPERIOD   |     8.948ns|     1.052ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_soc_crg_unbuf_sdram_full = PERIOD TIME | N/A         |         N/A|         N/A|     N/A|         N/A
  GRP "soc_crg_unbuf_sdram_full"         TS |             |            |            |        |            
  _soc_crg_clk100b / 3.33333333 HIGH 50%    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      1.052ns|     13.967ns|            0|          934|            0|      1308864|
| TS_soc_crg_clk100b            |     10.000ns|      3.334ns|     13.967ns|            0|          934|            0|      1308864|
|  TS_soc_crg_unbuf_sdram_half_b|      6.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  TS_soc_crg_unbuf_sys         |     12.000ns|     16.760ns|          N/A|          929|            0|      1308614|            0|
|  TS_soc_crg_unbuf_sdram_full  |      3.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_soc_crg_unbuf_sdram_half_a|      6.000ns|      7.719ns|          N/A|            5|            0|          250|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 31 mins 35 secs 
Total CPU time to PAR completion: 31 mins 51 secs 

Peak Memory Usage:  767 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 934 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!
