#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jan 13 11:03:06 2022
# Process ID: 30360
# Current directory: D:/Aprj_Opus1/opus16/gates/Vivado20.1/project_1/project_1.runs/opus16_core_synth_1
# Command line: vivado.exe -log opus16_core.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source opus16_core.tcl
# Log file: D:/Aprj_Opus1/opus16/gates/Vivado20.1/project_1/project_1.runs/opus16_core_synth_1/opus16_core.vds
# Journal file: D:/Aprj_Opus1/opus16/gates/Vivado20.1/project_1/project_1.runs/opus16_core_synth_1\vivado.jou
#-----------------------------------------------------------
source opus16_core.tcl -notrace
Command: synth_design -top opus16_core -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42980
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.383 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'opus16_core' [D:/Aprj_Opus1/opus16/design/rtl/core/opus16_core.v:96]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
	Parameter VECTOR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch' [D:/Aprj_Opus1/opus16/design/rtl/core/fetch.v:75]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
	Parameter VECTOR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Aprj_Opus1/opus16/design/rtl/core/fetch.v:279]
INFO: [Synth 8-226] default block is never used [D:/Aprj_Opus1/opus16/design/rtl/core/fetch.v:293]
INFO: [Synth 8-6157] synthesizing module 'ptrfile' [D:/Aprj_Opus1/opus16/design/rtl/core/ptrfile.v:60]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [D:/Aprj_Opus1/opus16/design/rtl/core/ptrfile.v:183]
INFO: [Synth 8-6155] done synthesizing module 'ptrfile' (1#1) [D:/Aprj_Opus1/opus16/design/rtl/core/ptrfile.v:60]
INFO: [Synth 8-6157] synthesizing module 'ag_adder' [D:/Aprj_Opus1/opus16/design/rtl/core/ag_adder.v:61]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/ag_adder.v:143]
INFO: [Synth 8-6155] done synthesizing module 'ag_adder' (2#1) [D:/Aprj_Opus1/opus16/design/rtl/core/ag_adder.v:61]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (3#1) [D:/Aprj_Opus1/opus16/design/rtl/core/fetch.v:75]
INFO: [Synth 8-6157] synthesizing module 'decode' [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:272]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
	Parameter VECTOR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1032]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1486]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1518]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1548]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1640]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1664]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1690]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1731]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1773]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1806]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1827]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1850]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1887]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1930]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1959]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:1993]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:2044]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:2102]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:2130]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:2161]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:2188]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:2295]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:2329]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:2365]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:2405]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:2413]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:2457]
INFO: [Synth 8-6157] synthesizing module 'mux2bus1' [D:/Aprj_Opus1/opus16/design/rtl/core/mux2bus1.v:69]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'mux2bus1' (4#1) [D:/Aprj_Opus1/opus16/design/rtl/core/mux2bus1.v:69]
INFO: [Synth 8-6155] done synthesizing module 'decode' (5#1) [D:/Aprj_Opus1/opus16/design/rtl/core/decode.v:272]
INFO: [Synth 8-6157] synthesizing module 'execute' [D:/Aprj_Opus1/opus16/design/rtl/core/execute.v:71]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Aprj_Opus1/opus16/design/rtl/core/regfile.v:59]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [D:/Aprj_Opus1/opus16/design/rtl/core/regfile.v:59]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/Aprj_Opus1/opus16/design/rtl/core/shifter.v:92]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/shifter.v:200]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (7#1) [D:/Aprj_Opus1/opus16/design/rtl/core/shifter.v:92]
INFO: [Synth 8-6157] synthesizing module 'alu181x4' [D:/Aprj_Opus1/opus16/design/rtl/core/alu181x4.v:54]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
	Parameter SBUS_WIDTH bound to: 4 - type: integer 
	Parameter IBUS_WIDTH bound to: 16 - type: integer 
	Parameter FBUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu181' [D:/Aprj_Opus1/opus16/design/rtl/core/alu181.v:54]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
	Parameter SBUS_WIDTH bound to: 4 - type: integer 
	Parameter IBUS_WIDTH bound to: 4 - type: integer 
	Parameter FBUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu181' (8#1) [D:/Aprj_Opus1/opus16/design/rtl/core/alu181.v:54]
INFO: [Synth 8-6157] synthesizing module 'lacg182' [D:/Aprj_Opus1/opus16/design/rtl/core/lacg182.v:55]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'lacg182' (9#1) [D:/Aprj_Opus1/opus16/design/rtl/core/lacg182.v:55]
INFO: [Synth 8-6155] done synthesizing module 'alu181x4' (10#1) [D:/Aprj_Opus1/opus16/design/rtl/core/alu181x4.v:54]
INFO: [Synth 8-6157] synthesizing module 'loopcnt' [D:/Aprj_Opus1/opus16/design/rtl/core/loopcnt.v:59]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'loopcnt' (11#1) [D:/Aprj_Opus1/opus16/design/rtl/core/loopcnt.v:59]
INFO: [Synth 8-6157] synthesizing module 'uflags' [D:/Aprj_Opus1/opus16/design/rtl/core/user_blk.v:59]
	Parameter HI bound to: 1'b1 
	Parameter LO bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aprj_Opus1/opus16/design/rtl/core/user_blk.v:170]
INFO: [Synth 8-6155] done synthesizing module 'uflags' (12#1) [D:/Aprj_Opus1/opus16/design/rtl/core/user_blk.v:59]
INFO: [Synth 8-6155] done synthesizing module 'execute' (13#1) [D:/Aprj_Opus1/opus16/design/rtl/core/execute.v:71]
INFO: [Synth 8-6157] synthesizing module 'intctrl' [D:/Aprj_Opus1/opus16/design/rtl/core/intctrl.v:56]
	Parameter VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter LO bound to: 1'b0 
	Parameter HI bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'intctrl' (14#1) [D:/Aprj_Opus1/opus16/design/rtl/core/intctrl.v:56]
INFO: [Synth 8-6155] done synthesizing module 'opus16_core' (15#1) [D:/Aprj_Opus1/opus16/design/rtl/core/opus16_core.v:96]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1146.387 ; gain = 35.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1146.387 ; gain = 35.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1146.387 ; gain = 35.004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1146.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Aprj_Opus1/opus16/gates/Vivado20.1/project_1/project_1.srcs/opus16_core/new/opus16_core_ooc.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Aprj_Opus1/opus16/gates/Vivado20.1/project_1/project_1.srcs/opus16_core/new/opus16_core_ooc.xdc:2]
Finished Parsing XDC File [D:/Aprj_Opus1/opus16/gates/Vivado20.1/project_1/project_1.srcs/opus16_core/new/opus16_core_ooc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1277.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1277.738 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1277.738 ; gain = 166.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1277.738 ; gain = 166.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1277.738 ; gain = 166.355
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pst_state_reg' in module 'decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                             0001 |                             0001
                 iSTATE0 |                             0010 |                             0010
                 iSTATE1 |                             0100 |                             0100
                 iSTATE2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'pst_state_reg' in module 'decode'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1277.738 ; gain = 166.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
	   3 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 92    
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 105   
+---Muxes : 
	   8 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 10    
	   4 Input   16 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 5     
	  75 Input    4 Bit        Muxes := 2     
	  75 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 10    
	   6 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 71    
	   4 Input    2 Bit        Muxes := 8     
	   6 Input    2 Bit        Muxes := 28    
	   7 Input    2 Bit        Muxes := 10    
	   8 Input    2 Bit        Muxes := 6     
	  75 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 189   
	   5 Input    1 Bit        Muxes := 15    
	   8 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 35    
	  75 Input    1 Bit        Muxes := 29    
	   4 Input    1 Bit        Muxes := 21    
	   7 Input    1 Bit        Muxes := 12    
	  16 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1277.738 ; gain = 166.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------------------------+---------------+----------------+
|Module Name | RTL Object                   | Depth x Width | Implemented As | 
+------------+------------------------------+---------------+----------------+
|decode      | pre_opcode_cycle             | 256x2         | LUT            | 
|opus16_core | inst_decode/pre_opcode_cycle | 256x2         | LUT            | 
+------------+------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1277.738 ; gain = 166.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1277.738 ; gain = 166.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1296.078 ; gain = 184.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.574 ; gain = 190.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.574 ; gain = 190.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.574 ; gain = 190.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.574 ; gain = 190.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1301.574 ; gain = 190.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1301.574 ; gain = 190.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     1|
|3     |LUT2   |   144|
|4     |LUT3   |   212|
|5     |LUT4   |   196|
|6     |LUT5   |   174|
|7     |LUT6   |  1053|
|8     |MUXF7  |   262|
|9     |MUXF8  |     6|
|10    |FDCE   |  1630|
|11    |FDPE   |    18|
|12    |FDRE   |     7|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1301.574 ; gain = 190.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1301.574 ; gain = 58.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1301.574 ; gain = 190.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1306.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 292 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1311.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1311.805 ; gain = 200.422
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Aprj_Opus1/opus16/gates/Vivado20.1/project_1/project_1.runs/opus16_core_synth_1/opus16_core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file opus16_core_utilization_synth.rpt -pb opus16_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 11:04:13 2022...
