
*** Running vivado
    with args -log design_1_auto_pc_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_2.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_auto_pc_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.562 ; gain = 77.941 ; free physical = 8759 ; free virtual = 298375
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi3_conv' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b_downsizer' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b_downsizer' (1#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_a_axi3_conv' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen' (20#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo' (21#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_a_axi3_conv' (22#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_w_axi3_conv' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_w_axi3_conv' (23#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi3_conv' (24#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' (25#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (26#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1447.066 ; gain = 200.445 ; free physical = 8196 ; free virtual = 297709
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1447.066 ; gain = 200.445 ; free physical = 8178 ; free virtual = 297692
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1747.395 ; gain = 0.062 ; free physical = 8629 ; free virtual = 298144
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8677 ; free virtual = 298192
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8677 ; free virtual = 298192
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8678 ; free virtual = 298193
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8668 ; free virtual = 298182
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8669 ; free virtual = 298183
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives   | 
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1   | 
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1   | 
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8471 ; free virtual = 297985
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8457 ; free virtual = 297971
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8423 ; free virtual = 297937
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8373 ; free virtual = 297888
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8373 ; free virtual = 297888
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8383 ; free virtual = 297898
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8383 ; free virtual = 297898
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8383 ; free virtual = 297898
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8383 ; free virtual = 297898

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    13|
|3     |LUT2   |    31|
|4     |LUT3   |    32|
|5     |LUT4   |    42|
|6     |LUT5   |    84|
|7     |LUT6   |    52|
|8     |RAM32M |     2|
|9     |FDCE   |    46|
|10    |FDPE   |    42|
|11    |FDRE   |   191|
|12    |FDSE   |     4|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1747.395 ; gain = 500.773 ; free physical = 8383 ; free virtual = 297898
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1747.395 ; gain = 513.414 ; free physical = 8453 ; free virtual = 297968
