# Arithmetic Logic Unit

This project was a part of an assingment during the course of Computers Architecture (at AUEB 2019-2020) [pronunciation](./files/pronuciation.pdf) in **Greek**. A structural implemantation of an simple ALU using VHDL.

**Participants/Conrtibutors:**
* [Vasileios Mormoris](https://github.com/VMormoris)
* [Nikolaos Paterakis](https://github.com/PaterakisNikos)
