{
  "nodes": [
    {
      "id": "node1",
      "caption": "Post-OPC Layout"
    },
    {
      "id": "node2",
      "caption": "Full Chip Static Timing Analysis"
    },
    {
      "id": "node3",
      "caption": "Selective Aerial Image Simulations"
    },
    {
      "id": "node4",
      "caption": "Global Netlist"
    },
    {
      "id": "node5",
      "caption": "Modified Netlist"
    },
    {
      "id": "node6",
      "caption": "Library Timing Re-characterization"
    }
  ],
  "edges": [
    {
      "id": "edge1",
      "from": "node1",
      "to": "node3"
    },
    {
      "id": "edge2",
      "from": "node2",
      "to": "node3"
    },
    {
      "id": "edge3",
      "from": "node4",
      "to": "node3"
    },
    {
      "id": "edge4",
      "from": "node3",
      "to": "node5"
    },
    {
      "id": "edge5",
      "from": "node5",
      "to": "node6"
    },
    {
      "id": "edge6",
      "from": "node6",
      "to": "node2"
    }
  ]
}