Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Oct 05 11:06:02 2015
| Host         : dustin-asus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RegFile_control_sets_placed.rpt
| Design       : RegFile
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    32 |
| Minimum Number of register sites lost to control set restrictions |     0 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1024 |          521 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | reg_file_mem[9][31]_i_1_n_0  | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[8][31]_i_1_n_0  | rst_IBUF         |               14 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[7][31]_i_1_n_0  | rst_IBUF         |               18 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[6][31]_i_1_n_0  | rst_IBUF         |               15 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[5][31]_i_1_n_0  | rst_IBUF         |               14 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[4][31]_i_1_n_0  | rst_IBUF         |               16 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[3][31]_i_1_n_0  | rst_IBUF         |               14 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[31][31]_i_1_n_0 | rst_IBUF         |               19 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[30][31]_i_1_n_0 | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[2][31]_i_1_n_0  | rst_IBUF         |               15 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[29][31]_i_1_n_0 | rst_IBUF         |               16 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[28][31]_i_1_n_0 | rst_IBUF         |               19 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[27][31]_i_1_n_0 | rst_IBUF         |               19 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[26][31]_i_1_n_0 | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[25][31]_i_1_n_0 | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[24][31]_i_1_n_0 | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[23][31]_i_1_n_0 | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[22][31]_i_1_n_0 | rst_IBUF         |               15 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[21][31]_i_1_n_0 | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[20][31]_i_1_n_0 | rst_IBUF         |               15 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[1][31]_i_1_n_0  | rst_IBUF         |               15 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[19][31]_i_1_n_0 | rst_IBUF         |               15 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[18][31]_i_1_n_0 | rst_IBUF         |               16 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[17][31]_i_1_n_0 | rst_IBUF         |               15 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[15][31]_i_1_n_0 | rst_IBUF         |               16 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[14][31]_i_1_n_0 | rst_IBUF         |               16 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[13][31]_i_1_n_0 | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[11][31]_i_1_n_0 | rst_IBUF         |               18 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[10][31]_i_1_n_0 | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[0][31]_i_1_n_0  | rst_IBUF         |               16 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[16][31]_i_1_n_0 | rst_IBUF         |               16 |             32 |
|  clk_IBUF_BUFG | reg_file_mem[12][31]_i_1_n_0 | rst_IBUF         |               16 |             32 |
+----------------+------------------------------+------------------+------------------+----------------+


