<stg><name>hdc_maxi_Pipeline_VITIS_LOOP_40_5</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %valDataCtrl_dest_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="valDataCtrl_dest_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %valDataCtrl_id_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="valDataCtrl_id_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %valDataCtrl_last_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="valDataCtrl_last_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %valDataCtrl_user_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="valDataCtrl_user_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %valDataCtrl_strb_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="valDataCtrl_strb_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %valDataCtrl_keep_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="valDataCtrl_keep_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %test_data_V_dest_V, i1 %test_data_V_id_V, i1 %test_data_V_last_V, i1 %test_data_V_user_V, i4 %test_data_V_strb_V, i4 %test_data_V_keep_V, i32 %test_data_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc49:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc49:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc49:2 %icmp_ln40 = icmp_eq  i9 %i_1, i9 320

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc49:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 320, i64 320, i64 320

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc49:4 %add_ln40 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc49:5 %br_ln40 = br i1 %icmp_ln40, void %for.inc49.split, void %VITIS_LOOP_51_8.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
for.inc49.split:1 %empty_32 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %test_data_V_data_V, i4 %test_data_V_keep_V, i4 %test_data_V_strb_V, i1 %test_data_V_user_V, i1 %test_data_V_last_V, i1 %test_data_V_id_V, i1 %test_data_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="44">
<![CDATA[
for.inc49.split:2 %tmp_data_V = extractvalue i44 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="44">
<![CDATA[
for.inc49.split:3 %tmp_keep_V = extractvalue i44 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="44">
<![CDATA[
for.inc49.split:4 %tmp_strb_V = extractvalue i44 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="44">
<![CDATA[
for.inc49.split:5 %tmp_user_V = extractvalue i44 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="44">
<![CDATA[
for.inc49.split:6 %tmp_last_V = extractvalue i44 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="44">
<![CDATA[
for.inc49.split:7 %tmp_id_V = extractvalue i44 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="44">
<![CDATA[
for.inc49.split:8 %tmp_dest_V = extractvalue i44 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc49.split:10 %shl_ln42 = shl i9 %i_1, i9 5

]]></Node>
<StgValue><ssdm name="shl_ln42"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="512" op_0_bw="9">
<![CDATA[
for.inc49.split:14 %zext_ln42_1 = zext i9 %shl_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="512" op_0_bw="32">
<![CDATA[
for.inc49.split:15 %zext_ln42_2 = zext i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc49.split:16 %shl_ln42_1 = shl i512 %zext_ln42_2, i512 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="shl_ln42_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc49.split:22 %store_ln40 = store i9 %add_ln40, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc49.split:23 %store_ln40 = store i4 %tmp_keep_V, i4 %valDataCtrl_keep_V

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc49.split:24 %store_ln40 = store i4 %tmp_strb_V, i4 %valDataCtrl_strb_V

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49.split:25 %store_ln40 = store i1 %tmp_user_V, i1 %valDataCtrl_user_V

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49.split:26 %store_ln40 = store i1 %tmp_last_V, i1 %valDataCtrl_last_V

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49.split:27 %store_ln40 = store i1 %tmp_id_V, i1 %valDataCtrl_id_V

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49.split:28 %store_ln40 = store i1 %tmp_dest_V, i1 %valDataCtrl_dest_V

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1">
<![CDATA[
VITIS_LOOP_51_8.preheader.exitStub:0 %valDataCtrl_dest_V_load = load i1 %valDataCtrl_dest_V

]]></Node>
<StgValue><ssdm name="valDataCtrl_dest_V_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1">
<![CDATA[
VITIS_LOOP_51_8.preheader.exitStub:1 %valDataCtrl_id_V_load = load i1 %valDataCtrl_id_V

]]></Node>
<StgValue><ssdm name="valDataCtrl_id_V_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1">
<![CDATA[
VITIS_LOOP_51_8.preheader.exitStub:2 %valDataCtrl_last_V_load = load i1 %valDataCtrl_last_V

]]></Node>
<StgValue><ssdm name="valDataCtrl_last_V_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1">
<![CDATA[
VITIS_LOOP_51_8.preheader.exitStub:3 %valDataCtrl_user_V_load = load i1 %valDataCtrl_user_V

]]></Node>
<StgValue><ssdm name="valDataCtrl_user_V_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4">
<![CDATA[
VITIS_LOOP_51_8.preheader.exitStub:4 %valDataCtrl_strb_V_load = load i4 %valDataCtrl_strb_V

]]></Node>
<StgValue><ssdm name="valDataCtrl_strb_V_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4">
<![CDATA[
VITIS_LOOP_51_8.preheader.exitStub:5 %valDataCtrl_keep_V_load = load i4 %valDataCtrl_keep_V

]]></Node>
<StgValue><ssdm name="valDataCtrl_keep_V_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_51_8.preheader.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tmp_keep_V_out, i4 %valDataCtrl_keep_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_51_8.preheader.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tmp_strb_V_out, i4 %valDataCtrl_strb_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_51_8.preheader.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_user_V_out, i1 %valDataCtrl_user_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_51_8.preheader.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_last_V_out, i1 %valDataCtrl_last_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_51_8.preheader.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_id_V_out, i1 %valDataCtrl_id_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_51_8.preheader.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_dest_V_out, i1 %valDataCtrl_dest_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0">
<![CDATA[
VITIS_LOOP_51_8.preheader.exitStub:12 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc49.split:0 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="9">
<![CDATA[
for.inc49.split:9 %trunc_ln42 = trunc i9 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49.split:11 %lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i_1, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="5">
<![CDATA[
for.inc49.split:12 %zext_ln42 = zext i5 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49.split:13 %test_data_d_addr = getelementptr i512 %test_data_d, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="test_data_d_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
for.inc49.split:17 %specbramwithbyteenable_ln42 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i512 %test_data_d

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln42"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc49.split:18 %udiv = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln42, i2 0

]]></Node>
<StgValue><ssdm name="udiv"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="6">
<![CDATA[
for.inc49.split:19 %zext_ln42_3 = zext i6 %udiv

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc49.split:20 %shl_ln42_2 = shl i64 15, i64 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="shl_ln42_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="512" op_3_bw="64">
<![CDATA[
for.inc49.split:21 %store_ln42 = store void @_ssdm_op_Write.bram.i512, i5 %test_data_d_addr, i512 %shl_ln42_1, i64 %shl_ln42_2

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
for.inc49.split:29 %br_ln40 = br void %for.inc49

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="test_data_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="test_data_V_data_V"/></StgValue>
</port>
<port id="74" name="test_data_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="test_data_V_keep_V"/></StgValue>
</port>
<port id="75" name="test_data_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="test_data_V_strb_V"/></StgValue>
</port>
<port id="76" name="test_data_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="test_data_V_user_V"/></StgValue>
</port>
<port id="77" name="test_data_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="test_data_V_last_V"/></StgValue>
</port>
<port id="78" name="test_data_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="test_data_V_id_V"/></StgValue>
</port>
<port id="79" name="test_data_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="test_data_V_dest_V"/></StgValue>
</port>
<port id="80" name="test_data_d" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="test_data_d"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="tmp_keep_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_keep_V_out"/></StgValue>
</port>
<port id="82" name="tmp_strb_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_strb_V_out"/></StgValue>
</port>
<port id="83" name="tmp_user_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_user_V_out"/></StgValue>
</port>
<port id="84" name="tmp_last_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_last_V_out"/></StgValue>
</port>
<port id="85" name="tmp_id_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_id_V_out"/></StgValue>
</port>
<port id="86" name="tmp_dest_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_dest_V_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="StgValue_87" to="valDataCtrl_dest_V" fromId="87" toId="5">
</dataflow>
<dataflow id="89" from="StgValue_87" to="valDataCtrl_id_V" fromId="87" toId="6">
</dataflow>
<dataflow id="90" from="StgValue_87" to="valDataCtrl_last_V" fromId="87" toId="7">
</dataflow>
<dataflow id="91" from="StgValue_87" to="valDataCtrl_user_V" fromId="87" toId="8">
</dataflow>
<dataflow id="92" from="StgValue_87" to="valDataCtrl_strb_V" fromId="87" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_87" to="valDataCtrl_keep_V" fromId="87" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_87" to="i" fromId="87" toId="11">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="97" from="test_data_V_dest_V" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="98" from="test_data_V_id_V" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="99" from="test_data_V_last_V" to="specinterface_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="100" from="test_data_V_user_V" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="101" from="test_data_V_strb_V" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="102" from="test_data_V_keep_V" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="103" from="test_data_V_data_V" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="105" from="empty" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="109" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="114" from="empty_1" to="specinterface_ln0" fromId="113" toId="12">
</dataflow>
<dataflow id="115" from="empty_1" to="specinterface_ln0" fromId="113" toId="12">
</dataflow>
<dataflow id="116" from="empty_1" to="specinterface_ln0" fromId="113" toId="12">
</dataflow>
<dataflow id="117" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="118" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="119" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="121" from="empty_1" to="specinterface_ln0" fromId="113" toId="12">
</dataflow>
<dataflow id="122" from="empty_1" to="specinterface_ln0" fromId="113" toId="12">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="12">
</dataflow>
<dataflow id="125" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="127" from="StgValue_126" to="store_ln0" fromId="126" toId="13">
</dataflow>
<dataflow id="128" from="i" to="store_ln0" fromId="11" toId="13">
</dataflow>
<dataflow id="129" from="i" to="i_1" fromId="11" toId="15">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="130" toId="16">
</dataflow>
<dataflow id="132" from="StgValue_123" to="specpipeline_ln0" fromId="123" toId="16">
</dataflow>
<dataflow id="133" from="StgValue_106" to="specpipeline_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="134" from="StgValue_87" to="specpipeline_ln0" fromId="87" toId="16">
</dataflow>
<dataflow id="135" from="StgValue_106" to="specpipeline_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="137" from="p_str" to="specpipeline_ln0" fromId="136" toId="16">
</dataflow>
<dataflow id="138" from="i_1" to="icmp_ln40" fromId="15" toId="17">
</dataflow>
<dataflow id="140" from="StgValue_139" to="icmp_ln40" fromId="139" toId="17">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="141" toId="18">
</dataflow>
<dataflow id="144" from="StgValue_143" to="empty" fromId="143" toId="18">
</dataflow>
<dataflow id="145" from="StgValue_143" to="empty" fromId="143" toId="18">
</dataflow>
<dataflow id="146" from="StgValue_143" to="empty" fromId="143" toId="18">
</dataflow>
<dataflow id="147" from="i_1" to="add_ln40" fromId="15" toId="19">
</dataflow>
<dataflow id="149" from="StgValue_148" to="add_ln40" fromId="148" toId="19">
</dataflow>
<dataflow id="150" from="icmp_ln40" to="br_ln40" fromId="17" toId="20">
</dataflow>
<dataflow id="152" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="empty_32" fromId="151" toId="21">
</dataflow>
<dataflow id="153" from="test_data_V_data_V" to="empty_32" fromId="73" toId="21">
</dataflow>
<dataflow id="154" from="test_data_V_keep_V" to="empty_32" fromId="74" toId="21">
</dataflow>
<dataflow id="155" from="test_data_V_strb_V" to="empty_32" fromId="75" toId="21">
</dataflow>
<dataflow id="156" from="test_data_V_user_V" to="empty_32" fromId="76" toId="21">
</dataflow>
<dataflow id="157" from="test_data_V_last_V" to="empty_32" fromId="77" toId="21">
</dataflow>
<dataflow id="158" from="test_data_V_id_V" to="empty_32" fromId="78" toId="21">
</dataflow>
<dataflow id="159" from="test_data_V_dest_V" to="empty_32" fromId="79" toId="21">
</dataflow>
<dataflow id="160" from="empty_32" to="tmp_data_V" fromId="21" toId="22">
</dataflow>
<dataflow id="161" from="empty_32" to="tmp_keep_V" fromId="21" toId="23">
</dataflow>
<dataflow id="162" from="empty_32" to="tmp_strb_V" fromId="21" toId="24">
</dataflow>
<dataflow id="163" from="empty_32" to="tmp_user_V" fromId="21" toId="25">
</dataflow>
<dataflow id="164" from="empty_32" to="tmp_last_V" fromId="21" toId="26">
</dataflow>
<dataflow id="165" from="empty_32" to="tmp_id_V" fromId="21" toId="27">
</dataflow>
<dataflow id="166" from="empty_32" to="tmp_dest_V" fromId="21" toId="28">
</dataflow>
<dataflow id="167" from="i_1" to="shl_ln42" fromId="15" toId="29">
</dataflow>
<dataflow id="169" from="StgValue_168" to="shl_ln42" fromId="168" toId="29">
</dataflow>
<dataflow id="170" from="shl_ln42" to="zext_ln42_1" fromId="29" toId="30">
</dataflow>
<dataflow id="171" from="tmp_data_V" to="zext_ln42_2" fromId="22" toId="31">
</dataflow>
<dataflow id="172" from="zext_ln42_2" to="shl_ln42_1" fromId="31" toId="32">
</dataflow>
<dataflow id="173" from="zext_ln42_1" to="shl_ln42_1" fromId="30" toId="32">
</dataflow>
<dataflow id="174" from="add_ln40" to="store_ln40" fromId="19" toId="33">
</dataflow>
<dataflow id="175" from="i" to="store_ln40" fromId="11" toId="33">
</dataflow>
<dataflow id="176" from="tmp_keep_V" to="store_ln40" fromId="23" toId="34">
</dataflow>
<dataflow id="177" from="valDataCtrl_keep_V" to="store_ln40" fromId="10" toId="34">
</dataflow>
<dataflow id="178" from="tmp_strb_V" to="store_ln40" fromId="24" toId="35">
</dataflow>
<dataflow id="179" from="valDataCtrl_strb_V" to="store_ln40" fromId="9" toId="35">
</dataflow>
<dataflow id="180" from="tmp_user_V" to="store_ln40" fromId="25" toId="36">
</dataflow>
<dataflow id="181" from="valDataCtrl_user_V" to="store_ln40" fromId="8" toId="36">
</dataflow>
<dataflow id="182" from="tmp_last_V" to="store_ln40" fromId="26" toId="37">
</dataflow>
<dataflow id="183" from="valDataCtrl_last_V" to="store_ln40" fromId="7" toId="37">
</dataflow>
<dataflow id="184" from="tmp_id_V" to="store_ln40" fromId="27" toId="38">
</dataflow>
<dataflow id="185" from="valDataCtrl_id_V" to="store_ln40" fromId="6" toId="38">
</dataflow>
<dataflow id="186" from="tmp_dest_V" to="store_ln40" fromId="28" toId="39">
</dataflow>
<dataflow id="187" from="valDataCtrl_dest_V" to="store_ln40" fromId="5" toId="39">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecLoopName" to="specloopname_ln41" fromId="188" toId="40">
</dataflow>
<dataflow id="191" from="empty_5" to="specloopname_ln41" fromId="190" toId="40">
</dataflow>
<dataflow id="192" from="i_1" to="trunc_ln42" fromId="15" toId="41">
</dataflow>
<dataflow id="194" from="_ssdm_op_PartSelect.i5.i9.i32.i32" to="lshr_ln1" fromId="193" toId="42">
</dataflow>
<dataflow id="195" from="i_1" to="lshr_ln1" fromId="15" toId="42">
</dataflow>
<dataflow id="197" from="StgValue_196" to="lshr_ln1" fromId="196" toId="42">
</dataflow>
<dataflow id="199" from="StgValue_198" to="lshr_ln1" fromId="198" toId="42">
</dataflow>
<dataflow id="200" from="lshr_ln1" to="zext_ln42" fromId="42" toId="43">
</dataflow>
<dataflow id="201" from="test_data_d" to="test_data_d_addr" fromId="80" toId="44">
</dataflow>
<dataflow id="203" from="StgValue_202" to="test_data_d_addr" fromId="202" toId="44">
</dataflow>
<dataflow id="204" from="zext_ln42" to="test_data_d_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln42" fromId="205" toId="45">
</dataflow>
<dataflow id="207" from="test_data_d" to="specbramwithbyteenable_ln42" fromId="80" toId="45">
</dataflow>
<dataflow id="209" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="udiv" fromId="208" toId="46">
</dataflow>
<dataflow id="210" from="trunc_ln42" to="udiv" fromId="41" toId="46">
</dataflow>
<dataflow id="212" from="StgValue_211" to="udiv" fromId="211" toId="46">
</dataflow>
<dataflow id="213" from="udiv" to="zext_ln42_3" fromId="46" toId="47">
</dataflow>
<dataflow id="215" from="StgValue_214" to="shl_ln42_2" fromId="214" toId="48">
</dataflow>
<dataflow id="216" from="zext_ln42_3" to="shl_ln42_2" fromId="47" toId="48">
</dataflow>
<dataflow id="218" from="_ssdm_op_Write.bram.i512" to="store_ln42" fromId="217" toId="49">
</dataflow>
<dataflow id="219" from="test_data_d_addr" to="store_ln42" fromId="44" toId="49">
</dataflow>
<dataflow id="220" from="shl_ln42_1" to="store_ln42" fromId="32" toId="49">
</dataflow>
<dataflow id="221" from="shl_ln42_2" to="store_ln42" fromId="48" toId="49">
</dataflow>
<dataflow id="222" from="valDataCtrl_dest_V" to="valDataCtrl_dest_V_load" fromId="5" toId="51">
</dataflow>
<dataflow id="223" from="valDataCtrl_id_V" to="valDataCtrl_id_V_load" fromId="6" toId="52">
</dataflow>
<dataflow id="224" from="valDataCtrl_last_V" to="valDataCtrl_last_V_load" fromId="7" toId="53">
</dataflow>
<dataflow id="225" from="valDataCtrl_user_V" to="valDataCtrl_user_V_load" fromId="8" toId="54">
</dataflow>
<dataflow id="226" from="valDataCtrl_strb_V" to="valDataCtrl_strb_V_load" fromId="9" toId="55">
</dataflow>
<dataflow id="227" from="valDataCtrl_keep_V" to="valDataCtrl_keep_V_load" fromId="10" toId="56">
</dataflow>
<dataflow id="229" from="_ssdm_op_Write.ap_auto.i4P0A" to="write_ln0" fromId="228" toId="57">
</dataflow>
<dataflow id="230" from="tmp_keep_V_out" to="write_ln0" fromId="81" toId="57">
</dataflow>
<dataflow id="231" from="valDataCtrl_keep_V_load" to="write_ln0" fromId="56" toId="57">
</dataflow>
<dataflow id="232" from="_ssdm_op_Write.ap_auto.i4P0A" to="write_ln0" fromId="228" toId="58">
</dataflow>
<dataflow id="233" from="tmp_strb_V_out" to="write_ln0" fromId="82" toId="58">
</dataflow>
<dataflow id="234" from="valDataCtrl_strb_V_load" to="write_ln0" fromId="55" toId="58">
</dataflow>
<dataflow id="236" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="235" toId="59">
</dataflow>
<dataflow id="237" from="tmp_user_V_out" to="write_ln0" fromId="83" toId="59">
</dataflow>
<dataflow id="238" from="valDataCtrl_user_V_load" to="write_ln0" fromId="54" toId="59">
</dataflow>
<dataflow id="239" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="235" toId="60">
</dataflow>
<dataflow id="240" from="tmp_last_V_out" to="write_ln0" fromId="84" toId="60">
</dataflow>
<dataflow id="241" from="valDataCtrl_last_V_load" to="write_ln0" fromId="53" toId="60">
</dataflow>
<dataflow id="242" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="235" toId="61">
</dataflow>
<dataflow id="243" from="tmp_id_V_out" to="write_ln0" fromId="85" toId="61">
</dataflow>
<dataflow id="244" from="valDataCtrl_id_V_load" to="write_ln0" fromId="52" toId="61">
</dataflow>
<dataflow id="245" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="235" toId="62">
</dataflow>
<dataflow id="246" from="tmp_dest_V_out" to="write_ln0" fromId="86" toId="62">
</dataflow>
<dataflow id="247" from="valDataCtrl_dest_V_load" to="write_ln0" fromId="51" toId="62">
</dataflow>
<dataflow id="248" from="icmp_ln40" to="StgValue_2" fromId="17" toId="2">
</dataflow>
</dataflows>


</stg>
