Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Controller"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "RAM.v" in library work
Compiling verilog file "ledDecoder.v" in library work
Module <RAM> compiled
Compiling verilog file "Controller.v" in library work
Module <ledDecoder> compiled
Module <Controller> compiled
No errors in compilation
Analysis of file <"Controller.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Controller> in library <work> with parameters.
	R0 = "011"
	R1 = "100"
	R2 = "101"
	W0 = "000"
	W1 = "001"
	W2 = "010"

Analyzing hierarchy for module <ledDecoder> in library <work>.

Analyzing hierarchy for module <RAM> in library <work> with parameters.
	N = "0011"
	W0 = "0000"
	W1 = "0001"
	W2 = "0010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Controller>.
	R0 = 3'b011
	R1 = 3'b100
	R2 = 3'b101
	W0 = 3'b000
	W1 = 3'b001
	W2 = 3'b010
WARNING:Xst:905 - "Controller.v" line 78: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <number>
Module <Controller> is correct for synthesis.
 
Analyzing module <ledDecoder> in library <work>.
Module <ledDecoder> is correct for synthesis.
 
Analyzing module <RAM> in library <work>.
	N = 4'b0011
	W0 = 4'b0000
	W1 = 4'b0001
	W2 = 4'b0010
Module <RAM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <wrn> in unit <Controller> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rdn> in unit <Controller> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <ledDecoder>.
    Related source file is "ledDecoder.v".
    Found 16x7-bit ROM for signal <out>.
    Summary:
	inferred   1 ROM(s).
Unit <ledDecoder> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "RAM.v".
WARNING:Xst:1780 - Signal <en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:2474 - Clock and clock enable of register <c_state> are driven by the same logic. The clock enable is removed.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <c_state> of Case statement line 66 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <c_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <c_state>.
    Found 16-bit tristate buffer for signal <Ram1Data>.
    Found 18-bit register for signal <Ram1Addr>.
    Found 4-bit register for signal <c_state>.
    Found 16-bit register for signal <datain>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <oe>.
    Found 1-bit register for signal <we>.
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <RAM> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "Controller.v".
WARNING:Xst:1780 - Signal <startValue> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <oe> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <$add0000> created at line 131.
    Found 18-bit register for signal <currAddr>.
    Found 18-bit adder for signal <currAddr$addsub0000>.
    Found 16-bit register for signal <currValue>.
    Found 16-bit adder for signal <currValue$addsub0000> created at line 130.
    Found 16-bit register for signal <ledLight>.
    Found 4-bit register for signal <number>.
    Found 4-bit adder for signal <number$addsub0000>.
    Found 1-bit register for signal <read>.
    Found 18-bit register for signal <startAddr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  73 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <Controller> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 18-bit adder                                          : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 27
 1-bit register                                        : 20
 16-bit register                                       : 2
 18-bit register                                       : 3
 4-bit register                                        : 2
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <c_state/FSM> on signal <c_state[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
-------------------
WARNING:Xst:1710 - FF/Latch <startAddr_16> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <startAddr_17> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <startAddr<17:16>> (without init value) have a constant value of 0 in block <Controller>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 18-bit adder                                          : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 112
 Flip-Flops                                            : 112

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <c_state_3> of sequential type is unconnected in block <RAM>.

Optimizing unit <Controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Controller, actual ratio is 1.
FlipFlop c_state_FSM_FFd4 has been replicated 1 time(s)
FlipFlop c_state_FSM_FFd5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 119
 Flip-Flops                                            : 119

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Controller.ngr
Top Level Output File Name         : Controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 81

Cell Usage :
# BELS                             : 310
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 32
#      LUT2                        : 7
#      LUT2_D                      : 6
#      LUT2_L                      : 14
#      LUT3                        : 21
#      LUT3_D                      : 2
#      LUT3_L                      : 9
#      LUT4                        : 112
#      LUT4_D                      : 2
#      LUT4_L                      : 31
#      MUXCY                       : 32
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 119
#      FD                          : 20
#      FDC                         : 28
#      FDCE                        : 2
#      FDE                         : 67
#      FDP                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 80
#      IBUF                        : 18
#      IOBUF                       : 16
#      OBUF                        : 46
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      125  out of   8672     1%  
 Number of Slice Flip Flops:            119  out of  17344     0%  
 Number of 4 input LUTs:                241  out of  17344     1%  
 Number of IOs:                          81
 Number of bonded IOBs:                  81  out of    250    32%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | IBUF+BUFG              | 79    |
clk1                               | BUFGP                  | 40    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------+------------------------+-------+
Control Signal                                     | Buffer(FF name)        | Load  |
---------------------------------------------------+------------------------+-------+
RST_inv(RST_inv1_INV_0:O)                          | NONE(c_state_FSM_FFd1) | 29    |
ram/c_state_Acst_inv(ram/c_state_Acst_inv1_INV_0:O)| NONE(ram/c_state_0)    | 3     |
---------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.047ns (Maximum Frequency: 165.367MHz)
   Minimum input arrival time before clock: 5.857ns
   Maximum output required time after clock: 6.145ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.047ns (frequency: 165.367MHz)
  Total number of paths / destination ports: 865 / 78
-------------------------------------------------------------------------
Delay:               6.047ns (Levels of Logic = 3)
  Source:            c_state_FSM_FFd5 (FF)
  Destination:       currAddr_1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: c_state_FSM_FFd5 to currAddr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             47   0.591   1.346  c_state_FSM_FFd5 (c_state_FSM_FFd5)
     LUT2_D:I1->O         32   0.704   1.266  currAddr_or00001 (currAddr_or0000)
     LUT4:I3->O            1   0.704   0.424  currAddr_mux0000<1>19 (currAddr_mux0000<1>19)
     LUT4:I3->O            1   0.704   0.000  currAddr_mux0000<1>33 (currAddr_mux0000<1>)
     FDE:D                     0.308          currAddr_1
    ----------------------------------------
    Total                      6.047ns (3.011ns logic, 3.036ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 4.281ns (frequency: 233.590MHz)
  Total number of paths / destination ports: 115 / 39
-------------------------------------------------------------------------
Delay:               4.281ns (Levels of Logic = 2)
  Source:            ram/c_state_0 (FF)
  Destination:       ram/Ram1Addr_17 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: ram/c_state_0 to ram/Ram1Addr_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.591   0.748  ram/c_state_0 (ram/c_state_0)
     LUT3_D:I1->O         17   0.704   1.226  ram/Ram1Addr_mux0000<0>11 (N01)
     LUT4:I0->O            1   0.704   0.000  ram/Ram1Addr_mux0000<8>1 (ram/Ram1Addr_mux0000<8>)
     FD:D                      0.308          ram/Ram1Addr_8
    ----------------------------------------
    Total                      4.281ns (2.307ns logic, 1.974ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 146 / 114
-------------------------------------------------------------------------
Offset:              5.857ns (Levels of Logic = 5)
  Source:            SW<12> (PAD)
  Destination:       ledLight_12 (FF)
  Destination Clock: CLK rising

  Data Path: SW<12> to ledLight_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  SW_12_IBUF (SW_12_IBUF)
     LUT4_L:I0->LO         1   0.704   0.104  ledLight_12_mux00004 (ledLight_12_mux00004)
     LUT4:I3->O            1   0.704   0.499  ledLight_12_mux00007 (ledLight_12_mux00007)
     LUT3_L:I1->LO         1   0.704   0.104  ledLight_12_mux000043_SW0 (N117)
     LUT4:I3->O            1   0.704   0.000  ledLight_12_mux000043 (ledLight_12_mux0000)
     FDC:D                     0.308          ledLight_12
    ----------------------------------------
    Total                      5.857ns (4.342ns logic, 1.515ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 52 / 36
-------------------------------------------------------------------------
Offset:              4.914ns (Levels of Logic = 1)
  Source:            ram/flag (FF)
  Destination:       Ram1Data<15> (PAD)
  Source Clock:      clk1 rising

  Data Path: ram/flag to Ram1Data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.591   1.051  ram/flag (ram/flag)
     IOBUF:T->IO               3.272          Ram1Data_15_IOBUF (Ram1Data<15>)
    ----------------------------------------
    Total                      4.914ns (3.863ns logic, 1.051ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 44 / 23
-------------------------------------------------------------------------
Offset:              6.145ns (Levels of Logic = 2)
  Source:            number_0 (FF)
  Destination:       Led<5> (PAD)
  Source Clock:      CLK rising

  Data Path: number_0 to Led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.591   1.158  number_0 (number_0)
     LUT4:I0->O            1   0.704   0.420  showLed/Mrom_out41 (Led_4_OBUF)
     OBUF:I->O                 3.272          Led_4_OBUF (Led<4>)
    ----------------------------------------
    Total                      6.145ns (4.567ns logic, 1.578ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.45 secs
 
--> 

Total memory usage is 272364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    4 (   0 filtered)

