Timing Analyzer report for NeonFox
Sat Apr 02 19:14:57 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'mem_clk'
 16. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 19. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'mem_clk'
 21. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 31. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Setup: 'mem_clk'
 33. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 37. Slow 1200mV 0C Model Hold: 'mem_clk'
 38. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 47. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Setup: 'mem_clk'
 49. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 53. Fast 1200mV 0C Model Hold: 'mem_clk'
 54. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; NeonFox                                             ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU484C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.92        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;  13.2%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sat Apr 02 19:14:51 2022 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                        ; { clk }                                                  ;
; mem_clk                                              ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]   ; { sdram_clk }                                            ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 4.000  ; 250.0 MHz ; 0.000 ; 2.000  ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 57.3 MHz   ; 57.3 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 74.09 MHz  ; 74.09 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 456.83 MHz ; 402.09 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.811  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.992  ; 0.000         ;
; mem_clk                                              ; 13.211 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.850 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.432 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.454 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.455 ; 0.000         ;
; mem_clk                                              ; 2.418 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.399 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.208 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.513  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.621  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.812  ; 0.000         ;
; clk                                                  ; 9.856  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.649 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.811 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 2.110      ;
; 1.847 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 2.074      ;
; 2.055 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.078     ; 1.868      ;
; 2.065 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.078     ; 1.858      ;
; 2.066 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.856      ;
; 2.066 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.078     ; 1.857      ;
; 2.068 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.078     ; 1.855      ;
; 2.069 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.078     ; 1.854      ;
; 2.070 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.852      ;
; 2.072 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.850      ;
; 2.114 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.807      ;
; 2.116 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.806      ;
; 2.169 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.188     ; 1.644      ;
; 2.221 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.188     ; 1.592      ;
; 2.221 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.194     ; 1.586      ;
; 2.227 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.194     ; 1.580      ;
; 2.231 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.690      ;
; 2.233 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.194     ; 1.574      ;
; 2.233 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.194     ; 1.574      ;
; 2.264 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.194     ; 1.543      ;
; 2.278 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.644      ;
; 2.309 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.501      ;
; 2.332 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.478      ;
; 2.333 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.188     ; 1.480      ;
; 2.338 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.472      ;
; 2.338 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.472      ;
; 2.339 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.471      ;
; 2.366 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.555      ;
; 2.375 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.547      ;
; 2.375 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.547      ;
; 2.376 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.546      ;
; 2.377 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.544      ;
; 2.378 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.544      ;
; 2.378 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.543      ;
; 2.380 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.542      ;
; 2.381 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.541      ;
; 2.381 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.541      ;
; 2.382 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.540      ;
; 2.383 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.539      ;
; 2.385 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.537      ;
; 2.414 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.396      ;
; 2.422 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.388      ;
; 2.422 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.388      ;
; 2.423 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.387      ;
; 2.423 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.387      ;
; 2.425 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.385      ;
; 2.431 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.379      ;
; 2.433 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.377      ;
; 2.435 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.374      ;
; 2.448 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.362      ;
; 2.459 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.351      ;
; 2.460 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.350      ;
; 2.460 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.349      ;
; 2.466 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.344      ;
; 2.466 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.344      ;
; 2.468 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.342      ;
; 2.488 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.433      ;
; 2.496 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.425      ;
; 2.500 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.421      ;
; 2.503 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.417      ;
; 2.503 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.417      ;
; 2.506 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.414      ;
; 2.506 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.414      ;
; 2.507 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.414      ;
; 2.556 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.365      ;
; 2.561 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.360      ;
; 2.561 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.360      ;
; 2.579 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.231      ;
; 2.615 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.306      ;
; 2.624 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.297      ;
; 2.642 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.279      ;
; 2.648 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.274      ;
; 2.651 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.271      ;
; 2.651 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.271      ;
; 2.652 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.270      ;
; 2.652 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.270      ;
; 2.658 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.264      ;
; 2.659 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.263      ;
; 2.659 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.263      ;
; 2.659 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.263      ;
; 2.659 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.263      ;
; 2.668 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.254      ;
; 2.679 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.243      ;
; 2.681 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.241      ;
; 2.698 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.223      ;
; 2.810 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.111      ;
; 2.812 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.109      ;
; 2.824 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.097      ;
; 2.842 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.080      ;
; 2.849 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.072      ;
; 2.850 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.071      ;
; 2.854 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.068      ;
; 2.854 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.068      ;
; 2.855 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.067      ;
; 2.856 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.066      ;
; 2.856 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.066      ;
; 2.856 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.066      ;
; 2.857 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.065      ;
; 2.857 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.065      ;
; 2.857 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.065      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.992 ; sdram_dq[12]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.197     ; 4.812      ;
; 5.995 ; sdram_dq[6]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.184     ; 4.822      ;
; 6.094 ; sdram_dq[14]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.197     ; 4.710      ;
; 6.128 ; sdram_dq[11]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.197     ; 4.676      ;
; 6.157 ; sdram_dq[1]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.198     ; 4.646      ;
; 6.168 ; sdram_dq[3]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.198     ; 4.635      ;
; 6.175 ; sdram_dq[8]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.197     ; 4.629      ;
; 6.183 ; sdram_dq[10]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.197     ; 4.621      ;
; 6.183 ; sdram_dq[0]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.198     ; 4.620      ;
; 6.184 ; sdram_dq[5]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.184     ; 4.633      ;
; 6.189 ; sdram_dq[2]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.198     ; 4.614      ;
; 6.196 ; sdram_dq[9]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.197     ; 4.608      ;
; 6.216 ; sdram_dq[4]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.184     ; 4.601      ;
; 6.241 ; sdram_dq[15]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.197     ; 4.563      ;
; 6.293 ; sdram_dq[13]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.197     ; 4.511      ;
; 6.303 ; sdram_dq[7]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.198     ; 4.500      ;
; 6.503 ; NeonFox:CPU_inst|dest_waddr2[3]                                                                                                              ; NeonFox:CPU_inst|ALU:ALU_inst|z_OTERM197                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 13.376     ;
; 6.561 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.934     ;
; 6.561 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.934     ;
; 6.561 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.934     ;
; 6.561 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.934     ;
; 6.561 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.934     ;
; 6.561 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.934     ;
; 6.561 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.934     ;
; 6.561 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM173           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.934     ;
; 6.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM157           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.916     ;
; 6.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM159_OTERM307  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.916     ;
; 6.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM159_OTERM305  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.916     ;
; 6.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM303  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.916     ;
; 6.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM301  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.916     ;
; 6.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM299  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.916     ;
; 6.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM297  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.916     ;
; 6.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM139           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.916     ;
; 6.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM295  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.916     ;
; 6.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM293  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.916     ;
; 6.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM151           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.916     ;
; 6.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.916     ;
; 6.603 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.890     ;
; 6.603 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.890     ;
; 6.603 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.890     ;
; 6.603 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.890     ;
; 6.603 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.890     ;
; 6.603 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.890     ;
; 6.603 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.890     ;
; 6.603 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.890     ;
; 6.603 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.890     ;
; 6.618 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM227  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.877     ;
; 6.618 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM239  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.877     ;
; 6.618 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM225  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.877     ;
; 6.618 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM237  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.877     ;
; 6.618 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM31           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.877     ;
; 6.618 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM223  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.877     ;
; 6.618 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM221  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.877     ;
; 6.618 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM233  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.877     ;
; 6.618 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM235  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.877     ;
; 6.618 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM45_OTERM231  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.877     ;
; 6.618 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM43           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.877     ;
; 6.646 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM19           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.847     ;
; 6.646 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM21_OTERM215  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.847     ;
; 6.646 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM211  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.847     ;
; 6.646 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM5            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.847     ;
; 6.646 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM7_OTERM207   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.847     ;
; 6.646 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM217  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.847     ;
; 6.646 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM219  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 12.847     ;
; 6.674 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM133          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.834     ;
; 6.674 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM61           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.834     ;
; 6.674 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM103          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.834     ;
; 6.674 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM287 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.834     ;
; 6.674 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM85           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.834     ;
; 6.674 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM67           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.834     ;
; 6.674 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM127          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.834     ;
; 6.674 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM97           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.834     ;
; 6.674 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM283 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.834     ;
; 6.674 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM121          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.834     ;
; 6.674 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM319  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.834     ;
; 6.674 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.834     ;
; 6.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM291 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.830     ;
; 6.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM289 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.830     ;
; 6.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM269 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.830     ;
; 6.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM271 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.830     ;
; 6.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM285 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.830     ;
; 6.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM263  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.830     ;
; 6.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM261  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.830     ;
; 6.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM91           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.830     ;
; 6.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM281 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.830     ;
; 6.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM317  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.830     ;
; 6.686 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM241  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.821     ;
; 6.686 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM243  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.821     ;
; 6.686 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM275 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.821     ;
; 6.686 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM273 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.821     ;
; 6.686 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM259  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.821     ;
; 6.686 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM257  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.821     ;
; 6.686 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM79           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.821     ;
; 6.686 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM253  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.821     ;
; 6.686 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM255  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.821     ;
; 6.686 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM245  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.821     ;
; 6.686 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM247  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.821     ;
; 6.686 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM99_OTERM265  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.821     ;
; 6.686 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM99_OTERM267  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.821     ;
; 6.781 ; NeonFox:CPU_inst|reg_file:reg_file_inst|prev_a_address[2]                                                                                    ; NeonFox:CPU_inst|ALU:ALU_inst|z_OTERM197                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 13.098     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mem_clk'                                                                                                                                           ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.211 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 8.003      ;
; 13.479 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.735      ;
; 13.479 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.735      ;
; 13.503 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.258      ; 7.235      ;
; 13.507 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.727      ; 7.700      ;
; 13.541 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.258      ; 7.197      ;
; 13.551 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.221      ; 7.150      ;
; 13.555 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.258      ; 7.183      ;
; 13.621 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.597      ;
; 13.631 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.583      ;
; 13.631 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.583      ;
; 13.631 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.583      ;
; 13.631 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.583      ;
; 13.656 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.221      ; 7.045      ;
; 13.678 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.242      ; 7.044      ;
; 13.702 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.232      ; 7.010      ;
; 13.740 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.258      ; 6.998      ;
; 13.766 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.735      ; 7.449      ;
; 13.772 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.232      ; 6.940      ;
; 13.830 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.719      ; 7.369      ;
; 13.836 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.733      ; 7.377      ;
; 13.863 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.733      ; 7.350      ;
; 13.881 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.333      ;
; 13.881 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.333      ;
; 13.882 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.719      ; 7.317      ;
; 13.884 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.330      ;
; 13.884 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.330      ;
; 13.887 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.735      ; 7.328      ;
; 13.894 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.324      ;
; 13.910 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.733      ; 7.303      ;
; 13.910 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.232      ; 6.802      ;
; 13.918 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.735      ; 7.297      ;
; 13.936 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.733      ; 7.277      ;
; 13.942 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.217      ; 6.755      ;
; 13.952 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.217      ; 6.745      ;
; 13.959 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.733      ; 7.254      ;
; 13.961 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.733      ; 7.252      ;
; 13.966 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.252      ;
; 13.986 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.228      ;
; 13.986 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.228      ;
; 13.986 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.228      ;
; 14.001 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.719      ; 7.198      ;
; 14.030 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.242      ; 6.692      ;
; 14.032 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.733      ; 7.181      ;
; 14.037 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.733      ; 7.176      ;
; 14.064 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.733      ; 7.149      ;
; 14.079 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.735      ; 7.136      ;
; 14.104 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.110      ;
; 14.107 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.719      ; 7.092      ;
; 14.133 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.081      ;
; 14.134 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.735      ; 7.081      ;
; 14.169 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.733      ; 7.044      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.850 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.948      ;
; 13.851 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.947      ;
; 13.903 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.895      ;
; 13.904 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.894      ;
; 14.086 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.594     ; 5.321      ;
; 14.101 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.594     ; 5.306      ;
; 14.159 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.640      ;
; 14.160 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.639      ;
; 14.161 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.638      ;
; 14.192 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.607      ;
; 14.195 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.604      ;
; 14.212 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.587      ;
; 14.213 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.586      ;
; 14.214 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.585      ;
; 14.217 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.594     ; 5.190      ;
; 14.220 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.579      ;
; 14.225 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.574      ;
; 14.245 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.554      ;
; 14.246 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.594     ; 5.161      ;
; 14.248 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.551      ;
; 14.273 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.526      ;
; 14.278 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.521      ;
; 14.400 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.594     ; 5.007      ;
; 14.493 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.925      ;
; 14.532 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.886      ;
; 14.554 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.594     ; 4.853      ;
; 14.559 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.594     ; 4.848      ;
; 14.578 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.209      ; 5.679      ;
; 14.590 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.208      ;
; 14.591 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.207      ;
; 14.756 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.662      ;
; 14.767 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.651      ;
; 14.785 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.633      ;
; 14.789 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.209      ; 5.468      ;
; 14.814 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.604      ;
; 14.821 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.597      ;
; 14.824 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.594      ;
; 14.899 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.900      ;
; 14.900 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.899      ;
; 14.901 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.898      ;
; 14.932 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.867      ;
; 14.935 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.864      ;
; 14.937 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.481      ;
; 14.960 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.839      ;
; 14.965 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.834      ;
; 15.206 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 4.592      ;
; 15.666 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 4.132      ;
; 15.704 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.095      ;
; 15.801 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.997      ;
; 15.834 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.964      ;
; 15.980 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 3.819      ;
; 16.015 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.783      ;
; 16.031 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 3.768      ;
; 16.036 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.762      ;
; 16.039 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 3.760      ;
; 16.064 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.734      ;
; 16.078 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.720      ;
; 16.122 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 3.677      ;
; 16.131 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 3.668      ;
; 16.145 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 3.654      ;
; 16.153 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.645      ;
; 16.160 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.638      ;
; 16.164 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.634      ;
; 16.246 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.552      ;
; 16.313 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 3.486      ;
; 16.328 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.470      ;
; 16.332 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.466      ;
; 16.616 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 3.183      ;
; 16.624 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 3.175      ;
; 16.631 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.167      ;
; 16.655 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 3.144      ;
; 16.711 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 3.088      ;
; 16.725 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 3.074      ;
; 16.772 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 3.027      ;
; 16.795 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.003      ;
; 16.800 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.999      ;
; 16.807 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.992      ;
; 16.811 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.988      ;
; 16.816 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 2.982      ;
; 16.845 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 2.953      ;
; 16.931 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.868      ;
; 16.950 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.849      ;
; 16.982 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.817      ;
; 16.990 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.809      ;
; 17.088 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.711      ;
; 17.184 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.615      ;
; 17.325 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.209      ; 2.932      ;
; 17.536 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.263      ;
; 17.583 ; hex_indicators[11]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 2.197      ;
; 17.653 ; hex_indicators[12]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 2.126      ;
; 17.678 ; hex_indicators[4]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 2.103      ;
; 17.689 ; hex_indicators[1]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 2.092      ;
; 17.724 ; hex_indicators[3]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 2.055      ;
; 17.797 ; hex_indicators[9]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 1.983      ;
; 17.823 ; hex_indicators[14]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 1.956      ;
; 17.839 ; hex_indicators[2]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 1.941      ;
; 17.841 ; hex_indicators[6]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 1.939      ;
; 17.842 ; hex_indicators[5]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 1.940      ;
; 17.844 ; hex_indicators[0]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 1.937      ;
; 17.847 ; hex_indicators[10]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 1.933      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.432 ; MSC:MSC_inst|p2_active                                            ; MSC:MSC_inst|p2_active                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                          ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                          ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard             ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET               ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM181       ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM181                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren               ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                   ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.746      ;
; 0.438 ; cache_8K_2S_16:d_cache_inst|data_hold[0]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.172      ;
; 0.439 ; cache_8K_2S_16:d_cache_inst|data_hold[15]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.173      ;
; 0.440 ; cache_8K_2S_16:p_cache_inst|prev_address[7]                       ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a33~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.166      ;
; 0.446 ; cache_8K_2S_16:p_cache_inst|prev_address[10]                      ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a33~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.172      ;
; 0.450 ; cache_8K_2S_16:d_cache_inst|data_hold[5]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a4~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.183      ;
; 0.451 ; cache_8K_2S_16:d_cache_inst|data_hold[4]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a4~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.184      ;
; 0.451 ; cache_8K_2S_16:p_cache_inst|prev_address[9]                       ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a33~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.177      ;
; 0.453 ; serial:serial_inst|rx_overwrite                                   ; serial:serial_inst|rx_overwrite                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_req                            ; SDRAM_TP16_I:SDRAM_controller|init_req                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; interrupt_controller:intcon_inst|prev_in[1]                       ; interrupt_controller:intcon_inst|prev_in[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; interrupt_controller:intcon_inst|prev_in[3]                       ; interrupt_controller:intcon_inst|prev_in[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; interrupt_controller:intcon_inst|prev_in[2]                       ; interrupt_controller:intcon_inst|prev_in[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; interrupt_controller:intcon_inst|prev_in[5]                       ; interrupt_controller:intcon_inst|prev_in[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                      ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:rx_queue|full                        ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                      ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                    ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|tx_overwrite                               ; keyboard:keyboard_inst|tx_overwrite                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; interrupt_controller:intcon_inst|prev_in[0]                       ; interrupt_controller:intcon_inst|prev_in[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]               ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                  ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]               ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]               ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:tx_queue|full                        ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|tx_overwrite                                   ; serial:serial_inst|tx_overwrite                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                     ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P3_NOP        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P3_NOP                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                        ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                     ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                     ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                     ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                     ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                     ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[1]            ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]           ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]           ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]           ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; interrupt_controller:intcon_inst|prev_in[4]                       ; interrupt_controller:intcon_inst|prev_in[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                     ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|rx_overwrite                               ; keyboard:keyboard_inst|rx_overwrite                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|status[6]                        ; interrupt_controller:intcon_inst|status[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|prev_in[6]                       ; interrupt_controller:intcon_inst|prev_in[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                    ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                     ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                     ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|pc_call_hold                                     ; NeonFox:CPU_inst|pc_call_hold                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]               ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]               ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                        ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren              ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[12]            ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                      ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|prev_int_rq                                      ; NeonFox:CPU_inst|prev_int_rq                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|pc_ret_hold                                      ; NeonFox:CPU_inst|pc_ret_hold                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|pc_jmp_hold                                      ; NeonFox:CPU_inst|pc_jmp_hold                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|take_brx_hold                                    ; NeonFox:CPU_inst|take_brx_hold                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|gate_out                            ; SDRAM_TP16_I:SDRAM_controller|gate_out                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                  ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cache_8K_2S_16:d_cache_inst|wren_hold                             ; cache_8K_2S_16:d_cache_inst|wren_hold                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[16]          ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[16]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[15]          ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[15]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[1]           ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_pattern        ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_pattern                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_attribute      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_attribute                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[0]           ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                     ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                     ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_active                       ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|p2_req_flag                         ; SDRAM_TP16_I:SDRAM_controller|p2_req_flag                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]               ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|init_flag                           ; SDRAM_TP16_I:SDRAM_controller|init_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|p3_req_flag                         ; SDRAM_TP16_I:SDRAM_controller|p3_req_flag                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]               ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                       ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|rx_active                       ; serial:serial_inst|UART:UART_inst|rx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]               ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.454 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.758      ;
; 0.501 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.793      ;
; 0.504 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.795      ;
; 0.519 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.811      ;
; 0.519 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.811      ;
; 0.521 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.813      ;
; 0.633 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.924      ;
; 0.643 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.934      ;
; 0.643 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.934      ;
; 0.644 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.935      ;
; 0.646 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.937      ;
; 0.646 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.937      ;
; 0.647 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.938      ;
; 0.647 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.938      ;
; 0.648 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.939      ;
; 0.648 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.939      ;
; 0.649 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.940      ;
; 0.653 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.945      ;
; 0.653 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.944      ;
; 0.653 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.944      ;
; 0.653 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.944      ;
; 0.689 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.979      ;
; 0.711 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.002      ;
; 0.712 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.003      ;
; 0.716 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.140      ;
; 0.730 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.022      ;
; 0.732 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.024      ;
; 0.742 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.033      ;
; 0.744 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.035      ;
; 0.763 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.055      ;
; 0.772 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.064      ;
; 0.775 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.067      ;
; 0.789 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.080      ;
; 0.789 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.080      ;
; 0.790 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.081      ;
; 0.792 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.084      ;
; 0.792 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.083      ;
; 0.792 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.083      ;
; 0.792 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.083      ;
; 0.793 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.084      ;
; 0.802 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.190      ; 1.224      ;
; 0.805 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.190      ; 1.227      ;
; 0.812 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.235      ;
; 0.813 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.236      ;
; 0.816 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.240      ;
; 0.818 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.241      ;
; 0.819 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.242      ;
; 0.819 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.242      ;
; 0.847 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.270      ;
; 0.850 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.273      ;
; 0.852 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.275      ;
; 0.852 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.275      ;
; 0.856 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.279      ;
; 0.861 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.284      ;
; 0.865 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.288      ;
; 0.869 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.293      ;
; 0.870 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.162      ;
; 0.937 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.228      ;
; 0.938 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.229      ;
; 0.941 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.232      ;
; 0.942 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.194      ; 1.368      ;
; 0.952 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.375      ;
; 0.957 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.380      ;
; 0.958 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.381      ;
; 0.964 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.387      ;
; 0.967 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.390      ;
; 0.980 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.272      ;
; 0.986 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.278      ;
; 0.993 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.283      ;
; 1.013 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.303      ;
; 1.013 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.303      ;
; 1.016 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.306      ;
; 1.016 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.306      ;
; 1.024 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.316      ;
; 1.040 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.188      ; 1.460      ;
; 1.057 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.189      ; 1.478      ;
; 1.062 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.188      ; 1.482      ;
; 1.068 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.188      ; 1.488      ;
; 1.073 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.189      ; 1.494      ;
; 1.078 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.369      ;
; 1.079 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.194      ; 1.505      ;
; 1.086 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.377      ;
; 1.105 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.396      ;
; 1.123 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.194      ; 1.549      ;
; 1.153 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.445      ;
; 1.155 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.447      ;
; 1.156 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.448      ;
; 1.157 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.449      ;
; 1.158 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.450      ;
; 1.158 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.450      ;
; 1.160 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.452      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                      ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|active_rows                                                                                            ; XenonGecko_gen2:XG_inst|active_rows                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|active_render_rows                                                                                     ; XenonGecko_gen2:XG_inst|active_render_rows                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                      ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                      ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                      ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; XenonGecko_gen2:XG_inst|active_render_area                                                                                     ; XenonGecko_gen2:XG_inst|active_render_area                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.467 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[0] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                      ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.468 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.758      ;
; 0.471 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[1] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.200      ;
; 0.471 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[1] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.199      ;
; 0.483 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[3] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.212      ;
; 0.483 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[3] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.211      ;
; 0.495 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[2] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.224      ;
; 0.495 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[2] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.223      ;
; 0.499 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[0] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.228      ;
; 0.499 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[0] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.227      ;
; 0.503 ; XenonGecko_gen2:XG_inst|bg_shift6[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; XenonGecko_gen2:XG_inst|bg_shift4[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; XenonGecko_gen2:XG_inst|bg_shift1[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; XenonGecko_gen2:XG_inst|bg_shift3[7]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[6]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.795      ;
; 0.509 ; XenonGecko_gen2:XG_inst|bg_shift5[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.800      ;
; 0.510 ; XenonGecko_gen2:XG_inst|bg_shift7[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift7[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; XenonGecko_gen2:XG_inst|bg_shift2[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.801      ;
; 0.512 ; XenonGecko_gen2:XG_inst|bg_shift0[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift0[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; XenonGecko_gen2:XG_inst|bg_shift5[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; XenonGecko_gen2:XG_inst|bg_shift3[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.802      ;
; 0.512 ; XenonGecko_gen2:XG_inst|bg_shift4[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.513 ; XenonGecko_gen2:XG_inst|bg_shift1[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.804      ;
; 0.555 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[3]                                                             ; XenonGecko_gen2:XG_inst|bg_shift7[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.979      ;
; 0.568 ; XenonGecko_gen2:XG_inst|vesa_line[2]                                                                                           ; XenonGecko_gen2:XG_inst|vsync                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.858      ;
; 0.579 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[0]                                                             ; XenonGecko_gen2:XG_inst|bg_shift4[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.003      ;
; 0.580 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[1]                                                             ; XenonGecko_gen2:XG_inst|bg_shift5[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.004      ;
; 0.647 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                          ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.938      ;
; 0.648 ; XenonGecko_gen2:XG_inst|bg_shift2[10]                                                                                          ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.939      ;
; 0.648 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                          ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.939      ;
; 0.650 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                          ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.941      ;
; 0.663 ; XenonGecko_gen2:XG_inst|active_render_rows                                                                                     ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.954      ;
; 0.688 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift0[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.979      ;
; 0.690 ; XenonGecko_gen2:XG_inst|bg_shift5[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.981      ;
; 0.699 ; XenonGecko_gen2:XG_inst|bg_shift5[4]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.990      ;
; 0.700 ; XenonGecko_gen2:XG_inst|bg_shift7[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift7[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; XenonGecko_gen2:XG_inst|bg_shift3[4]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.991      ;
; 0.702 ; XenonGecko_gen2:XG_inst|bg_shift6[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; XenonGecko_gen2:XG_inst|bg_shift2[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.703 ; XenonGecko_gen2:XG_inst|bg_shift7[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift7[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.993      ;
; 0.707 ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.998      ;
; 0.707 ; XenonGecko_gen2:XG_inst|bg_shift4[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.998      ;
; 0.708 ; XenonGecko_gen2:XG_inst|bg_shift4[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.708 ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.708 ; XenonGecko_gen2:XG_inst|bg_shift1[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.708 ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.708 ; XenonGecko_gen2:XG_inst|bg_shift4[4]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.709 ; XenonGecko_gen2:XG_inst|bg_shift0[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift0[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.000      ;
; 0.709 ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.000      ;
; 0.709 ; XenonGecko_gen2:XG_inst|bg_shift2[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.000      ;
; 0.709 ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.000      ;
; 0.709 ; XenonGecko_gen2:XG_inst|bg_shift7[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift7[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.999      ;
; 0.710 ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.001      ;
; 0.710 ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.001      ;
; 0.710 ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.000      ;
; 0.712 ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.002      ;
; 0.713 ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.004      ;
; 0.714 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.005      ;
; 0.717 ; XenonGecko_gen2:XG_inst|vesa_col[8]                                                                                            ; XenonGecko_gen2:XG_inst|hsync                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.008      ;
; 0.727 ; XenonGecko_gen2:XG_inst|bg_shift3[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.017      ;
; 0.745 ; XenonGecko_gen2:XG_inst|bg_shift6[7]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[6]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.036      ;
; 0.747 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.755 ; XenonGecko_gen2:XG_inst|vesa_line[0]                                                                                           ; XenonGecko_gen2:XG_inst|swap_pattern                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.045      ;
; 0.756 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.047      ;
; 0.757 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[2]                                                             ; XenonGecko_gen2:XG_inst|bg_shift6[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.181      ;
; 0.763 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; XenonGecko_gen2:XG_inst|vesa_col[5]                                                                                            ; XenonGecko_gen2:XG_inst|vesa_col[5]                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mem_clk'                                                                                                                                           ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.418 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.426      ;
; 2.446 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.454      ;
; 2.474 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.482      ;
; 2.474 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.482      ;
; 2.474 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.482      ;
; 2.523 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.531      ;
; 2.533 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.541      ;
; 2.553 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.561      ;
; 2.560 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.568      ;
; 2.603 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.611      ;
; 2.603 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.611      ;
; 2.605 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.613      ;
; 2.605 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.613      ;
; 2.639 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.190      ; 6.649      ;
; 2.642 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.650      ;
; 2.650 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.174      ; 6.644      ;
; 2.658 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.190      ; 6.668      ;
; 2.664 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.174      ; 6.658      ;
; 2.666 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.190      ; 6.676      ;
; 2.673 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.190      ; 6.683      ;
; 2.674 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.187      ; 6.681      ;
; 2.701 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.716      ; 6.237      ;
; 2.710 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.187      ; 6.717      ;
; 2.715 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.187      ; 6.722      ;
; 2.725 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.733      ;
; 2.737 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.174      ; 6.731      ;
; 2.761 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.773      ;
; 2.765 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.773      ;
; 2.765 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.773      ;
; 2.765 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.773      ;
; 2.765 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.773      ;
; 2.767 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.779      ;
; 2.783 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.692      ; 6.295      ;
; 2.810 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.692      ; 6.322      ;
; 2.867 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.187      ; 6.874      ;
; 2.885 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.706      ; 6.411      ;
; 2.956 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.964      ;
; 2.956 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.964      ;
; 2.976 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.174      ; 6.970      ;
; 2.985 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.731      ; 6.536      ;
; 2.985 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.706      ; 6.511      ;
; 3.024 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.706      ; 6.550      ;
; 3.051 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.731      ; 6.602      ;
; 3.060 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.696      ; 6.576      ;
; 3.066 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.190      ; 7.076      ;
; 3.069 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.696      ; 6.585      ;
; 3.085 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 7.097      ;
; 3.182 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.731      ; 6.733      ;
; 3.208 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.716      ; 6.744      ;
; 3.212 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 7.220      ;
; 3.318 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.731      ; 6.869      ;
; 3.392 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.182      ; 7.394      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                               ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM225  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM227  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM173           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM235  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM233  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM221  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM223  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM31           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[23]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM237  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM239  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM43           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM45_OTERM231  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.399 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 4.408      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM217  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.403      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM7_OTERM207   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM211  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM5            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM19           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM21_OTERM215  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.403      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[29]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.403      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.403      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[27]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.403      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.403      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.403      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[31]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.403      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM219  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.401 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 4.404      ;
; 15.404 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[26]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 4.406      ;
; 15.404 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 4.406      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM99_OTERM267  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 4.414      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM99_OTERM265  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 4.414      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM275 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 4.414      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM243  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 4.414      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.415      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM257  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 4.414      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.415      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.415      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM273 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 4.414      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM241  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 4.414      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM259  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 4.414      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM79           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 4.414      ;
; 15.405 ; rst       ; keyboard:keyboard_inst|tx_active                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.420      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM253  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 4.414      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.415      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM255  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 4.414      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.415      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM245  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 4.414      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM247  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 4.414      ;
; 15.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.415      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM317  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.414      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[13]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 4.415      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM49           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.416      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM133          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.414      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM61           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.414      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[15]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 4.415      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[21]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.416      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM7_OTERM205   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.416      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM109          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.416      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.416      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 4.415      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM209  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.416      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.416      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM269 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.414      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 4.415      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM285 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.414      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM25           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.416      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM289 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.414      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM117_OTERM279 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.416      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[19]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.416      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[22]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 4.415      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.416      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM115          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.416      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.414      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM97           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.414      ;
; 15.406 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM309  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.416      ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+-------+-----------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.208 ; rst       ; MSC:MSC_inst|p2_active                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.741      ; 4.181      ;
; 3.208 ; rst       ; MSC:MSC_inst|prev_p2_ready                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.741      ; 4.181      ;
; 3.208 ; rst       ; MSC:MSC_inst|prev_p2_reset_reg                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.741      ; 4.181      ;
; 3.217 ; rst       ; MSC:MSC_inst|prev_p2_req                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 4.169      ;
; 3.240 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.174      ;
; 3.240 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.174      ;
; 3.240 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.174      ;
; 3.243 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[12]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 4.179      ;
; 3.254 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 4.183      ;
; 3.254 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM3               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 4.183      ;
; 3.254 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 4.183      ;
; 3.254 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 4.183      ;
; 3.257 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM35              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.678      ; 4.167      ;
; 3.257 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.678      ; 4.167      ;
; 3.257 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.678      ; 4.167      ;
; 3.257 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM17              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.678      ; 4.167      ;
; 3.257 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.678      ; 4.167      ;
; 3.257 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.678      ; 4.167      ;
; 3.257 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.678      ; 4.167      ;
; 3.259 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.678      ; 4.169      ;
; 3.259 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM101             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.678      ; 4.169      ;
; 3.259 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM107             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.678      ; 4.169      ;
; 3.259 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM113             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.678      ; 4.169      ;
; 3.259 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.678      ; 4.169      ;
; 3.283 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_p_miss                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.649      ; 4.164      ;
; 3.283 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.649      ; 4.164      ;
; 3.699 ; rst       ; serial:serial_inst|to_CPU[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 4.159      ;
; 3.699 ; rst       ; serial:serial_inst|tx_overwrite                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 4.159      ;
; 3.699 ; rst       ; keyboard:keyboard_inst|tx_overwrite                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 4.163      ;
; 3.699 ; rst       ; serial:serial_inst|tx_active                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 4.159      ;
; 3.699 ; rst       ; keyboard:keyboard_inst|to_CPU[2]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 4.163      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|prev_a_pop      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.709 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[10]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[12]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[7]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[3]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[5]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[9]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[8]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[5]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.156      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[11]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[10]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.156      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[6]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[4]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[3]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.156      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.156      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.156      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.156      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[11]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.156      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|prev_p_pop      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.156      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[4]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.156      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 4.158      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[9]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.156      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[8]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.156      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[7]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.156      ;
; 3.710 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[6]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.156      ;
; 3.712 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.154      ;
; 3.712 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.154      ;
; 3.712 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.154      ;
; 3.712 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.154      ;
; 3.712 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.154      ;
; 3.712 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.154      ;
; 3.712 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.154      ;
; 3.715 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 4.156      ;
; 3.715 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 4.156      ;
; 3.715 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 4.156      ;
; 3.715 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 4.156      ;
; 3.715 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 4.156      ;
; 3.715 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 4.156      ;
; 3.716 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 4.157      ;
; 3.716 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 4.157      ;
; 3.716 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.158      ;
; 3.716 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.158      ;
; 3.716 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.158      ;
; 3.716 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.158      ;
; 3.716 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.158      ;
; 3.716 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.158      ;
; 3.718 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 4.169      ;
; 3.718 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 4.169      ;
; 3.719 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 4.170      ;
; 3.721 ; rst       ; NeonFox:CPU_inst|data_select1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 4.184      ;
; 3.721 ; rst       ; NeonFox:CPU_inst|alu_op1[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 4.184      ;
; 3.721 ; rst       ; NeonFox:CPU_inst|alu_op1[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 4.184      ;
; 3.721 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|pc_prev_hazard                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 4.184      ;
; 3.721 ; rst       ; NeonFox:CPU_inst|regf_wren2                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 4.184      ;
+-------+-----------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                    ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 61.98 MHz  ; 61.98 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 78.65 MHz  ; 78.65 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 506.33 MHz ; 402.09 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 2.025  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.917  ; 0.000         ;
; mem_clk                                              ; 13.487 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.213 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.383 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.403 ; 0.000         ;
; mem_clk                                              ; 2.062 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.774 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.852 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.513  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.608  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.807  ; 0.000         ;
; clk                                                  ; 9.846  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.656 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.025 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.906      ;
; 2.060 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.871      ;
; 2.167 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.070     ; 1.765      ;
; 2.167 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.070     ; 1.765      ;
; 2.168 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.070     ; 1.764      ;
; 2.171 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.070     ; 1.761      ;
; 2.177 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.754      ;
; 2.178 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.753      ;
; 2.178 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.753      ;
; 2.203 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.070     ; 1.729      ;
; 2.216 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.715      ;
; 2.262 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.669      ;
; 2.283 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.165     ; 1.554      ;
; 2.321 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.165     ; 1.516      ;
; 2.327 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.172     ; 1.503      ;
; 2.328 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.172     ; 1.502      ;
; 2.335 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.172     ; 1.495      ;
; 2.337 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.172     ; 1.493      ;
; 2.369 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.172     ; 1.461      ;
; 2.380 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.551      ;
; 2.401 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.432      ;
; 2.406 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.525      ;
; 2.426 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.165     ; 1.411      ;
; 2.432 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.400      ;
; 2.437 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.395      ;
; 2.438 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.395      ;
; 2.440 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.393      ;
; 2.464 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.466      ;
; 2.465 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.465      ;
; 2.466 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.464      ;
; 2.468 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.462      ;
; 2.470 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.460      ;
; 2.470 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.460      ;
; 2.471 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.459      ;
; 2.472 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.458      ;
; 2.473 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.457      ;
; 2.474 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.456      ;
; 2.477 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.453      ;
; 2.505 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.327      ;
; 2.506 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.327      ;
; 2.508 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.325      ;
; 2.509 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.421      ;
; 2.510 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.420      ;
; 2.510 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.323      ;
; 2.511 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.322      ;
; 2.513 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.319      ;
; 2.515 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.318      ;
; 2.520 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.313      ;
; 2.555 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.277      ;
; 2.583 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.249      ;
; 2.583 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.250      ;
; 2.584 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.249      ;
; 2.585 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.248      ;
; 2.586 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.342      ;
; 2.586 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.342      ;
; 2.587 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.245      ;
; 2.588 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.245      ;
; 2.589 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.339      ;
; 2.590 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.338      ;
; 2.597 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.235      ;
; 2.622 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.309      ;
; 2.625 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.306      ;
; 2.628 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.073     ; 1.301      ;
; 2.630 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.301      ;
; 2.688 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.242      ;
; 2.692 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.238      ;
; 2.692 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.238      ;
; 2.708 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.125      ;
; 2.751 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.180      ;
; 2.763 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.168      ;
; 2.773 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.158      ;
; 2.779 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.151      ;
; 2.782 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.148      ;
; 2.782 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.148      ;
; 2.783 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.148      ;
; 2.783 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.148      ;
; 2.788 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.142      ;
; 2.788 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.142      ;
; 2.789 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.142      ;
; 2.789 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.142      ;
; 2.789 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.141      ;
; 2.798 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.132      ;
; 2.807 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.124      ;
; 2.809 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.122      ;
; 2.829 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.102      ;
; 2.902 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.029      ;
; 2.903 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.028      ;
; 2.904 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.027      ;
; 2.920 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.010      ;
; 2.921 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.009      ;
; 2.942 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 0.988      ;
; 2.953 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.978      ;
; 2.961 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 0.969      ;
; 2.962 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.969      ;
; 2.963 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 0.967      ;
; 2.964 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 0.966      ;
; 2.964 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.967      ;
; 2.965 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.966      ;
; 2.965 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.966      ;
; 2.965 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.966      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.917 ; sdram_dq[12]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.842     ; 4.243      ;
; 6.934 ; sdram_dq[6]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.833     ; 4.235      ;
; 6.952 ; sdram_dq[14]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.842     ; 4.208      ;
; 7.028 ; sdram_dq[11]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.842     ; 4.132      ;
; 7.051 ; sdram_dq[15]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.842     ; 4.109      ;
; 7.084 ; sdram_dq[1]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.844     ; 4.074      ;
; 7.089 ; sdram_dq[3]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.844     ; 4.069      ;
; 7.100 ; sdram_dq[8]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.842     ; 4.060      ;
; 7.102 ; sdram_dq[5]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.833     ; 4.067      ;
; 7.103 ; sdram_dq[0]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.844     ; 4.055      ;
; 7.106 ; sdram_dq[10]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.842     ; 4.054      ;
; 7.108 ; sdram_dq[2]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.844     ; 4.050      ;
; 7.116 ; sdram_dq[9]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.842     ; 4.044      ;
; 7.129 ; sdram_dq[4]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.833     ; 4.040      ;
; 7.168 ; sdram_dq[7]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.844     ; 3.990      ;
; 7.169 ; sdram_dq[13]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.842     ; 3.991      ;
; 7.285 ; NeonFox:CPU_inst|dest_waddr2[3]                                                                                                              ; NeonFox:CPU_inst|ALU:ALU_inst|z_OTERM197                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 12.606     ;
; 7.487 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.068     ;
; 7.487 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.068     ;
; 7.487 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.068     ;
; 7.487 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.068     ;
; 7.487 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.068     ;
; 7.487 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.068     ;
; 7.487 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.068     ;
; 7.487 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM173           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.068     ;
; 7.515 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM157           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 12.051     ;
; 7.515 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM159_OTERM307  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 12.051     ;
; 7.515 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM159_OTERM305  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 12.051     ;
; 7.515 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM303  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 12.051     ;
; 7.515 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM301  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 12.051     ;
; 7.515 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM299  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 12.051     ;
; 7.515 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM297  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 12.051     ;
; 7.515 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM139           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 12.051     ;
; 7.515 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM295  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 12.051     ;
; 7.515 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM293  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 12.051     ;
; 7.515 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM151           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 12.051     ;
; 7.515 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 12.051     ;
; 7.534 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 12.019     ;
; 7.534 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 12.019     ;
; 7.534 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 12.019     ;
; 7.534 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 12.019     ;
; 7.534 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 12.019     ;
; 7.534 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 12.019     ;
; 7.534 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 12.019     ;
; 7.534 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 12.019     ;
; 7.534 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 12.019     ;
; 7.548 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM227  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.007     ;
; 7.548 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM43           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.007     ;
; 7.548 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM239  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.007     ;
; 7.548 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM225  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.007     ;
; 7.548 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM237  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.007     ;
; 7.548 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM31           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.007     ;
; 7.548 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM223  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.007     ;
; 7.548 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM221  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.007     ;
; 7.548 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM233  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.007     ;
; 7.548 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM235  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.007     ;
; 7.548 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM45_OTERM231  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 12.007     ;
; 7.572 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM21_OTERM215  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 11.981     ;
; 7.572 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM19           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 11.981     ;
; 7.572 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM211  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 11.981     ;
; 7.572 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM5            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 11.981     ;
; 7.572 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM7_OTERM207   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 11.981     ;
; 7.572 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM217  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 11.981     ;
; 7.572 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM219  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 11.981     ;
; 7.600 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM133          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.967     ;
; 7.600 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM61           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.967     ;
; 7.600 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM103          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.967     ;
; 7.600 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM287 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.967     ;
; 7.600 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM85           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.967     ;
; 7.600 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM67           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.967     ;
; 7.600 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM127          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.967     ;
; 7.600 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM97           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.967     ;
; 7.600 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM283 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.967     ;
; 7.600 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM121          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.967     ;
; 7.600 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM319  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.967     ;
; 7.600 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.967     ;
; 7.601 ; NeonFox:CPU_inst|reg_file:reg_file_inst|prev_a_address[2]                                                                                    ; NeonFox:CPU_inst|ALU:ALU_inst|z_OTERM197                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 12.290     ;
; 7.604 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM289 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.963     ;
; 7.604 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM291 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.963     ;
; 7.604 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM269 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.963     ;
; 7.604 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM271 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.963     ;
; 7.604 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM285 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.963     ;
; 7.604 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM263  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.963     ;
; 7.604 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM91           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.963     ;
; 7.604 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM261  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.963     ;
; 7.604 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM281 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.963     ;
; 7.604 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM317  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.963     ;
; 7.615 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM243  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.952     ;
; 7.615 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM241  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.952     ;
; 7.615 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM275 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.952     ;
; 7.615 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM273 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.952     ;
; 7.615 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM259  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.952     ;
; 7.615 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM257  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.952     ;
; 7.615 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM253  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.952     ;
; 7.615 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM79           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.952     ;
; 7.615 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM255  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.952     ;
; 7.615 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM245  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.952     ;
; 7.615 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM247  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.952     ;
; 7.615 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM99_OTERM265  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.952     ;
; 7.615 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM99_OTERM267  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.952     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.487 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 7.407      ;
; 13.742 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.969      ; 6.707      ;
; 13.750 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 7.144      ;
; 13.750 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 7.144      ;
; 13.779 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.969      ; 6.670      ;
; 13.806 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.969      ; 6.643      ;
; 13.815 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 7.073      ;
; 13.818 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.934      ; 6.596      ;
; 13.881 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 7.013      ;
; 13.881 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 7.013      ;
; 13.881 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 7.013      ;
; 13.881 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 7.013      ;
; 13.922 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.934      ; 6.492      ;
; 13.926 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.415      ; 6.969      ;
; 13.946 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.946      ; 6.480      ;
; 13.966 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.942      ; 6.456      ;
; 13.987 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.969      ; 6.462      ;
; 14.001 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.893      ;
; 14.041 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 6.852      ;
; 14.042 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.942      ; 6.380      ;
; 14.067 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.398      ; 6.811      ;
; 14.114 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.398      ; 6.764      ;
; 14.119 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.775      ;
; 14.125 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.412      ; 6.767      ;
; 14.135 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.759      ;
; 14.135 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.759      ;
; 14.138 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.756      ;
; 14.138 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.756      ;
; 14.145 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.415      ; 6.750      ;
; 14.151 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.743      ;
; 14.166 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.412      ; 6.726      ;
; 14.182 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.942      ; 6.240      ;
; 14.183 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 6.710      ;
; 14.187 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.926      ; 6.219      ;
; 14.197 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.412      ; 6.695      ;
; 14.202 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.926      ; 6.204      ;
; 14.203 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.412      ; 6.689      ;
; 14.215 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.398      ; 6.663      ;
; 14.228 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.415      ; 6.667      ;
; 14.236 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.658      ;
; 14.236 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.658      ;
; 14.236 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.658      ;
; 14.240 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 6.653      ;
; 14.249 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 6.644      ;
; 14.260 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.946      ; 6.166      ;
; 14.300 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 6.593      ;
; 14.307 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.587      ;
; 14.311 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.398      ; 6.567      ;
; 14.342 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.552      ;
; 14.364 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.530      ;
; 14.394 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.414      ; 6.500      ;
; 14.424 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 6.469      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.213 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.610      ;
; 14.213 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.610      ;
; 14.263 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.560      ;
; 14.263 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.560      ;
; 14.514 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.309      ;
; 14.515 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.308      ;
; 14.516 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.307      ;
; 14.530 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.293      ;
; 14.534 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.289      ;
; 14.552 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.271      ;
; 14.559 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.264      ;
; 14.560 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.522     ; 4.920      ;
; 14.564 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.259      ;
; 14.565 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.258      ;
; 14.566 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.257      ;
; 14.580 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.243      ;
; 14.584 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.239      ;
; 14.585 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.522     ; 4.895      ;
; 14.602 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.221      ;
; 14.609 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.214      ;
; 14.692 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.522     ; 4.788      ;
; 14.716 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.522     ; 4.764      ;
; 14.785 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.186      ; 5.440      ;
; 14.862 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.522     ; 4.618      ;
; 14.875 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.948      ;
; 14.875 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.948      ;
; 14.958 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.532      ;
; 14.992 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.498      ;
; 15.017 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.522     ; 4.463      ;
; 15.022 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.186      ; 5.203      ;
; 15.022 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.522     ; 4.458      ;
; 15.176 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.647      ;
; 15.177 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.646      ;
; 15.178 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.645      ;
; 15.192 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.631      ;
; 15.196 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.627      ;
; 15.204 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.286      ;
; 15.214 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.609      ;
; 15.221 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.602      ;
; 15.222 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.268      ;
; 15.236 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.254      ;
; 15.264 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.226      ;
; 15.270 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.220      ;
; 15.271 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.219      ;
; 15.386 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.104      ;
; 15.496 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.327      ;
; 15.961 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.862      ;
; 16.011 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.812      ;
; 16.050 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.773      ;
; 16.165 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.658      ;
; 16.234 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.589      ;
; 16.238 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.585      ;
; 16.284 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.539      ;
; 16.311 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.512      ;
; 16.320 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.503      ;
; 16.358 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.465      ;
; 16.359 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.464      ;
; 16.369 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.454      ;
; 16.380 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.443      ;
; 16.437 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.386      ;
; 16.438 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.385      ;
; 16.448 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.375      ;
; 16.449 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.374      ;
; 16.523 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.300      ;
; 16.602 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.221      ;
; 16.603 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.220      ;
; 16.668 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 3.155      ;
; 16.830 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.993      ;
; 16.838 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.985      ;
; 16.839 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.984      ;
; 16.876 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.947      ;
; 16.949 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.874      ;
; 16.970 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.853      ;
; 16.973 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.850      ;
; 17.015 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.808      ;
; 17.026 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.797      ;
; 17.026 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.797      ;
; 17.095 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.728      ;
; 17.105 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.718      ;
; 17.106 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.717      ;
; 17.149 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.674      ;
; 17.220 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.603      ;
; 17.226 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.597      ;
; 17.235 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.588      ;
; 17.352 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.471      ;
; 17.364 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.459      ;
; 17.416 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.186      ; 2.809      ;
; 17.721 ; hex_indicators[11]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 2.084      ;
; 17.750 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 2.073      ;
; 17.800 ; hex_indicators[12]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 2.004      ;
; 17.815 ; hex_indicators[4]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 1.989      ;
; 17.830 ; hex_indicators[1]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 1.974      ;
; 17.867 ; hex_indicators[3]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 1.938      ;
; 17.927 ; hex_indicators[9]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.879      ;
; 17.951 ; hex_indicators[14]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 1.853      ;
; 17.963 ; hex_indicators[5]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 1.842      ;
; 17.966 ; hex_indicators[6]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 1.837      ;
; 17.968 ; hex_indicators[2]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 1.835      ;
; 17.971 ; hex_indicators[0]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 1.833      ;
; 17.971 ; hex_indicators[8]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.835      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.383 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                     ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                     ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; MSC:MSC_inst|p2_active                                                       ; MSC:MSC_inst|p2_active                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                           ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM181                  ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM181                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                            ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                        ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                          ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                   ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.386 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                              ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2                        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; interrupt_controller:intcon_inst|prev_in[5]                                  ; interrupt_controller:intcon_inst|prev_in[5]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP                   ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|rx_overwrite                                              ; serial:serial_inst|rx_overwrite                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; interrupt_controller:intcon_inst|prev_in[1]                                  ; interrupt_controller:intcon_inst|prev_in[1]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; interrupt_controller:intcon_inst|prev_in[3]                                  ; interrupt_controller:intcon_inst|prev_in[3]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; interrupt_controller:intcon_inst|prev_in[2]                                  ; interrupt_controller:intcon_inst|prev_in[2]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:rx_queue|full                                   ; serial:serial_inst|queue_8_8:rx_queue|full                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                               ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; keyboard:keyboard_inst|tx_overwrite                                          ; keyboard:keyboard_inst|tx_overwrite                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; interrupt_controller:intcon_inst|prev_in[0]                                  ; interrupt_controller:intcon_inst|prev_in[0]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                          ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                           ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                          ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                           ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                          ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|full                                   ; serial:serial_inst|queue_8_8:tx_queue|full                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|tx_overwrite                                              ; serial:serial_inst|tx_overwrite                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                          ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                          ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                                   ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                         ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[12]                       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[12]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|tx_active                                                 ; serial:serial_inst|tx_active                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_active                                  ; serial:serial_inst|UART:UART_inst|tx_active                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p2_req_flag                                    ; SDRAM_TP16_I:SDRAM_controller|p2_req_flag                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                          ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_flag                                      ; SDRAM_TP16_I:SDRAM_controller|init_flag                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                           ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                           ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                           ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|rx_active                                  ; serial:serial_inst|UART:UART_inst|rx_active                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[3] ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[2] ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_PATTERN_WRITE     ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_PATTERN_WRITE     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[1]             ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[0]             ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[1] ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[0]   ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[1]   ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[0]  ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[1]  ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|full           ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|full           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                   ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                      ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                      ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                      ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                           ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; interrupt_controller:intcon_inst|prev_in[4]                                  ; interrupt_controller:intcon_inst|prev_in[4]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE   ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_req                          ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_req                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|rx_overwrite                                          ; keyboard:keyboard_inst|rx_overwrite                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                             ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NeonFox:CPU_inst|pc_call_hold                                                ; NeonFox:CPU_inst|pc_call_hold                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|init_req                                       ; SDRAM_TP16_I:SDRAM_controller|init_req                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; interrupt_controller:intcon_inst|status[6]                                   ; interrupt_controller:intcon_inst|status[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; interrupt_controller:intcon_inst|prev_in[6]                                  ; interrupt_controller:intcon_inst|prev_in[6]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                               ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                     ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3                        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P3_NOP                   ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P3_NOP                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NeonFox:CPU_inst|prev_int_rq                                                 ; NeonFox:CPU_inst|prev_int_rq                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NeonFox:CPU_inst|pc_ret_hold                                                 ; NeonFox:CPU_inst|pc_ret_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NeonFox:CPU_inst|pc_jmp_hold                                                 ; NeonFox:CPU_inst|pc_jmp_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NeonFox:CPU_inst|take_brx_hold                                               ; NeonFox:CPU_inst|take_brx_hold                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|gate_out                                       ; SDRAM_TP16_I:SDRAM_controller|gate_out                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cache_8K_2S_16:d_cache_inst|wren_hold                                        ; cache_8K_2S_16:d_cache_inst|wren_hold                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[16]                     ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[16]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[15]                     ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[15]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[1]                      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_pattern                   ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_pattern                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_attribute                 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_attribute                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[0]                      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                                   ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.403 ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                      ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                      ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                      ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|active_render_area                                                                                     ; XenonGecko_gen2:XG_inst|active_render_area                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                      ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; XenonGecko_gen2:XG_inst|active_render_rows                                                                                     ; XenonGecko_gen2:XG_inst|active_render_rows                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; XenonGecko_gen2:XG_inst|active_rows                                                                                            ; XenonGecko_gen2:XG_inst|active_rows                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[0] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                      ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.684      ;
; 0.447 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[1] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.097      ;
; 0.447 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[1] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.097      ;
; 0.455 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[3] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.105      ;
; 0.455 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[3] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.105      ;
; 0.468 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[2] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.118      ;
; 0.468 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[2] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.118      ;
; 0.471 ; XenonGecko_gen2:XG_inst|bg_shift4[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; XenonGecko_gen2:XG_inst|bg_shift6[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[0] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.122      ;
; 0.472 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[0] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.122      ;
; 0.473 ; XenonGecko_gen2:XG_inst|bg_shift1[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; XenonGecko_gen2:XG_inst|bg_shift3[7]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[6]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.477 ; XenonGecko_gen2:XG_inst|bg_shift7[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift7[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.743      ;
; 0.478 ; XenonGecko_gen2:XG_inst|bg_shift5[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; XenonGecko_gen2:XG_inst|bg_shift4[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; XenonGecko_gen2:XG_inst|bg_shift5[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; XenonGecko_gen2:XG_inst|bg_shift3[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; XenonGecko_gen2:XG_inst|bg_shift2[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; XenonGecko_gen2:XG_inst|bg_shift1[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; XenonGecko_gen2:XG_inst|bg_shift0[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift0[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.746      ;
; 0.491 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[3]                                                             ; XenonGecko_gen2:XG_inst|bg_shift7[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 0.875      ;
; 0.511 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[1]                                                             ; XenonGecko_gen2:XG_inst|bg_shift5[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 0.895      ;
; 0.511 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[0]                                                             ; XenonGecko_gen2:XG_inst|bg_shift4[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 0.895      ;
; 0.530 ; XenonGecko_gen2:XG_inst|vesa_line[2]                                                                                           ; XenonGecko_gen2:XG_inst|vsync                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.796      ;
; 0.603 ; XenonGecko_gen2:XG_inst|bg_shift2[10]                                                                                          ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.869      ;
; 0.603 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                          ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.869      ;
; 0.603 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                          ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.869      ;
; 0.605 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                          ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.871      ;
; 0.610 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift0[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.876      ;
; 0.612 ; XenonGecko_gen2:XG_inst|bg_shift5[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.878      ;
; 0.623 ; XenonGecko_gen2:XG_inst|active_render_rows                                                                                     ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.888      ;
; 0.630 ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.896      ;
; 0.631 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.897      ;
; 0.632 ; XenonGecko_gen2:XG_inst|vesa_col[8]                                                                                            ; XenonGecko_gen2:XG_inst|hsync                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.899      ;
; 0.646 ; XenonGecko_gen2:XG_inst|bg_shift5[4]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.912      ;
; 0.646 ; XenonGecko_gen2:XG_inst|bg_shift3[4]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.912      ;
; 0.647 ; XenonGecko_gen2:XG_inst|bg_shift7[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift7[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; XenonGecko_gen2:XG_inst|bg_shift6[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; XenonGecko_gen2:XG_inst|bg_shift7[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift7[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.649 ; XenonGecko_gen2:XG_inst|bg_shift2[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.915      ;
; 0.654 ; XenonGecko_gen2:XG_inst|bg_shift4[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.920      ;
; 0.654 ; XenonGecko_gen2:XG_inst|bg_shift4[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; XenonGecko_gen2:XG_inst|bg_shift4[4]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; XenonGecko_gen2:XG_inst|bg_shift1[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.655 ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.921      ;
; 0.656 ; XenonGecko_gen2:XG_inst|bg_shift0[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift0[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.656 ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.656 ; XenonGecko_gen2:XG_inst|bg_shift2[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.656 ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.656 ; XenonGecko_gen2:XG_inst|bg_shift7[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift7[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.657 ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.923      ;
; 0.657 ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.923      ;
; 0.658 ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.924      ;
; 0.658 ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.924      ;
; 0.667 ; XenonGecko_gen2:XG_inst|bg_shift6[7]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[6]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.933      ;
; 0.668 ; XenonGecko_gen2:XG_inst|bg_shift3[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.934      ;
; 0.690 ; XenonGecko_gen2:XG_inst|vesa_line[0]                                                                                           ; XenonGecko_gen2:XG_inst|swap_pattern                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.955      ;
; 0.693 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.698 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.701 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.967      ;
; 0.703 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.969      ;
; 0.707 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; XenonGecko_gen2:XG_inst|vesa_col[5]                                                                                            ; XenonGecko_gen2:XG_inst|vesa_col[5]                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[2]                                                             ; XenonGecko_gen2:XG_inst|bg_shift6[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.096      ;
; 0.712 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.403 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.684      ;
; 0.463 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.729      ;
; 0.471 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.739      ;
; 0.486 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.752      ;
; 0.487 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.753      ;
; 0.491 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.757      ;
; 0.587 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.853      ;
; 0.599 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.866      ;
; 0.601 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.868      ;
; 0.603 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.869      ;
; 0.603 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.870      ;
; 0.603 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.869      ;
; 0.604 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.870      ;
; 0.609 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.875      ;
; 0.610 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.876      ;
; 0.631 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.897      ;
; 0.632 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.898      ;
; 0.660 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.926      ;
; 0.663 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.929      ;
; 0.665 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.931      ;
; 0.670 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.053      ;
; 0.689 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.955      ;
; 0.692 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.958      ;
; 0.713 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.981      ;
; 0.721 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.987      ;
; 0.721 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.103      ;
; 0.725 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.991      ;
; 0.729 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.112      ;
; 0.731 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.998      ;
; 0.731 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.113      ;
; 0.731 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.998      ;
; 0.732 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.114      ;
; 0.733 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.999      ;
; 0.734 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.166      ; 1.115      ;
; 0.734 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.001      ;
; 0.735 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.117      ;
; 0.735 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.118      ;
; 0.736 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.003      ;
; 0.736 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.003      ;
; 0.737 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.004      ;
; 0.746 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.012      ;
; 0.746 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.129      ;
; 0.747 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.130      ;
; 0.751 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.133      ;
; 0.753 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.135      ;
; 0.755 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.137      ;
; 0.755 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.137      ;
; 0.758 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.141      ;
; 0.767 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.149      ;
; 0.775 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.158      ;
; 0.808 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.074      ;
; 0.840 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.171      ; 1.226      ;
; 0.852 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.234      ;
; 0.856 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.239      ;
; 0.858 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.240      ;
; 0.861 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.244      ;
; 0.869 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.251      ;
; 0.873 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.138      ;
; 0.874 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.139      ;
; 0.878 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.143      ;
; 0.897 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.161      ;
; 0.901 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.164      ;
; 0.901 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.164      ;
; 0.904 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.167      ;
; 0.904 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.167      ;
; 0.907 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.173      ;
; 0.915 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.181      ;
; 0.938 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.165      ; 1.318      ;
; 0.949 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.215      ;
; 0.953 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.165      ; 1.333      ;
; 0.957 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.165      ; 1.337      ;
; 0.962 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.165      ; 1.342      ;
; 0.963 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.228      ;
; 0.968 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.165      ; 1.348      ;
; 0.970 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.235      ;
; 0.972 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.171      ; 1.358      ;
; 0.993 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.258      ;
; 1.007 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.171      ; 1.393      ;
; 1.019 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.285      ;
; 1.020 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.286      ;
; 1.021 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.287      ;
; 1.022 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.288      ;
; 1.023 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.289      ;
; 1.023 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.289      ;
; 1.025 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.291      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.062 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.719      ;
; 2.086 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.743      ;
; 2.111 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.768      ;
; 2.111 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.768      ;
; 2.111 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.768      ;
; 2.159 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.836      ; 5.815      ;
; 2.172 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.836      ; 5.828      ;
; 2.178 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.836      ; 5.834      ;
; 2.203 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.836      ; 5.859      ;
; 2.231 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.888      ;
; 2.231 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.888      ;
; 2.234 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.891      ;
; 2.234 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.891      ;
; 2.267 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.836      ; 5.923      ;
; 2.269 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.926      ;
; 2.273 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.822      ; 5.915      ;
; 2.289 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.946      ;
; 2.290 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.947      ;
; 2.291 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.948      ;
; 2.292 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.822      ; 5.934      ;
; 2.311 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.836      ; 5.967      ;
; 2.312 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.388      ; 5.520      ;
; 2.330 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.836      ; 5.986      ;
; 2.346 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.836      ; 6.002      ;
; 2.346 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.836      ; 6.002      ;
; 2.361 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.822      ; 6.003      ;
; 2.372 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 6.029      ;
; 2.372 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 6.029      ;
; 2.372 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 6.029      ;
; 2.372 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 6.029      ;
; 2.398 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.838      ; 6.056      ;
; 2.399 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.369      ; 5.588      ;
; 2.410 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.838      ; 6.068      ;
; 2.417 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.369      ; 5.606      ;
; 2.488 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.384      ; 5.692      ;
; 2.504 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.836      ; 6.160      ;
; 2.539 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 6.196      ;
; 2.539 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 6.196      ;
; 2.570 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.822      ; 6.212      ;
; 2.576 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.384      ; 5.780      ;
; 2.592 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.410      ; 5.822      ;
; 2.614 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.384      ; 5.818      ;
; 2.642 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.376      ; 5.838      ;
; 2.659 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.410      ; 5.889      ;
; 2.663 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 6.320      ;
; 2.683 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.376      ; 5.879      ;
; 2.709 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.838      ; 6.367      ;
; 2.768 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 6.425      ;
; 2.768 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.388      ; 5.976      ;
; 2.771 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.410      ; 6.001      ;
; 2.857 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.410      ; 6.087      ;
; 2.956 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 6.608      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM225  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM227  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM173           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM235  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM233  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 4.050      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[27]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 4.050      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 4.050      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 4.050      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM221  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM223  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM31           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[23]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM237  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM239  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM43           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM45_OTERM231  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.774 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.054      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM217  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 4.050      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM211  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM7_OTERM207   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM5            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM19           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM21_OTERM215  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[29]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 4.050      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 4.050      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[31]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 4.050      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM219  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.775 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.051      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM49           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM309  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM209  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM311  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM163           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM7_OTERM205   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM13           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM117_OTERM277 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM109          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM37           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM25           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM115          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM117_OTERM279 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[26]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 4.052      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 4.052      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM55           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM169           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM315  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM313  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM11           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM45_OTERM229  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM73           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM75_OTERM251  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM75_OTERM249  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.778 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM21_OTERM213  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.063      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM317  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 4.061      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[18]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.062      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM241  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 4.061      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[19]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.062      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM61           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 4.061      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM85           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 4.061      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[13]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.062      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM269 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 4.061      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM259  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 4.061      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.062      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM273 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 4.061      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.062      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM285 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 4.061      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM275 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 4.061      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM133          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 4.061      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM103          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 4.061      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.062      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[14]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.062      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 4.061      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.062      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.062      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM99_OTERM267  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 4.061      ;
; 15.779 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[15]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 4.062      ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                   ;
+-------+-----------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.852 ; rst       ; MSC:MSC_inst|p2_active                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.680      ; 3.747      ;
; 2.852 ; rst       ; MSC:MSC_inst|prev_p2_ready                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.680      ; 3.747      ;
; 2.852 ; rst       ; MSC:MSC_inst|prev_p2_reset_reg                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.680      ; 3.747      ;
; 2.861 ; rst       ; MSC:MSC_inst|prev_p2_req                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.659      ; 3.735      ;
; 2.884 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.643      ; 3.742      ;
; 2.884 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.643      ; 3.742      ;
; 2.884 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.643      ; 3.742      ;
; 2.889 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[12]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.643      ; 3.747      ;
; 2.891 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.748      ;
; 2.891 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM3               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.748      ;
; 2.891 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.748      ;
; 2.891 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.748      ;
; 2.897 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM35              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.624      ; 3.736      ;
; 2.897 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.624      ; 3.736      ;
; 2.897 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.624      ; 3.736      ;
; 2.897 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM17              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.624      ; 3.736      ;
; 2.897 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.624      ; 3.736      ;
; 2.897 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.624      ; 3.736      ;
; 2.897 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.624      ; 3.736      ;
; 2.902 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.621      ; 3.738      ;
; 2.902 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM101             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.621      ; 3.738      ;
; 2.902 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM107             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.621      ; 3.738      ;
; 2.902 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM113             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.621      ; 3.738      ;
; 2.902 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.621      ; 3.738      ;
; 2.929 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_p_miss                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.589      ; 3.733      ;
; 2.929 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.589      ; 3.733      ;
; 3.314 ; rst       ; serial:serial_inst|to_CPU[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 3.726      ;
; 3.314 ; rst       ; serial:serial_inst|tx_overwrite                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 3.726      ;
; 3.314 ; rst       ; keyboard:keyboard_inst|tx_overwrite                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 3.730      ;
; 3.314 ; rst       ; serial:serial_inst|tx_active                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 3.727      ;
; 3.314 ; rst       ; keyboard:keyboard_inst|to_CPU[2]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 3.730      ;
; 3.325 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 3.727      ;
; 3.325 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|prev_a_pop      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[12]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[10]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[8]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[5]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.726      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 3.724      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[6]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[10]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.726      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[3]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[9]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 3.724      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[11]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[7]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 3.724      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 3.724      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[5]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 3.724      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 3.724      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[4]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[3]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.726      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.726      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.726      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.726      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[11]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.726      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|prev_p_pop      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.725      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[4]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.726      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 3.724      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.727      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[9]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.726      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[8]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.726      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[7]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.726      ;
; 3.326 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[6]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.726      ;
; 3.329 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 3.727      ;
; 3.329 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 3.727      ;
; 3.329 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 3.727      ;
; 3.329 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 3.727      ;
; 3.329 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 3.727      ;
; 3.329 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 3.727      ;
; 3.330 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.727      ;
; 3.330 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.727      ;
; 3.332 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 3.725      ;
; 3.332 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 3.725      ;
; 3.332 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 3.725      ;
; 3.332 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 3.725      ;
; 3.332 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 3.725      ;
; 3.332 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 3.725      ;
; 3.334 ; rst       ; NeonFox:CPU_inst|data_wren1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.752      ;
; 3.334 ; rst       ; NeonFox:CPU_inst|alu_op1[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.752      ;
; 3.334 ; rst       ; NeonFox:CPU_inst|alu_op1[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.752      ;
; 3.334 ; rst       ; NeonFox:CPU_inst|regf_wren2                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.752      ;
; 3.334 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|pc_prev_hazard                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.752      ;
; 3.334 ; rst       ; NeonFox:CPU_inst|data_select1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.752      ;
; 3.334 ; rst       ; NeonFox:CPU_inst|data_select2                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.752      ;
; 3.334 ; rst       ; NeonFox:CPU_inst|data_wren2                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.752      ;
+-------+-----------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 3.040  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.563  ; 0.000         ;
; mem_clk                                              ; 15.838 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.326 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.151 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.163 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.187 ; 0.000         ;
; mem_clk                                              ; 0.707 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.783 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.462 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.764  ; 0.000         ;
; clk                                                  ; 9.412  ; 0.000         ;
; mem_clk                                              ; 9.543  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.718  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.968  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.720 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.040 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.911      ;
; 3.053 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.898      ;
; 3.117 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.034     ; 0.836      ;
; 3.119 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.034     ; 0.834      ;
; 3.120 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.034     ; 0.833      ;
; 3.121 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.034     ; 0.832      ;
; 3.123 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 0.778      ;
; 3.124 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.034     ; 0.829      ;
; 3.137 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.815      ;
; 3.140 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.812      ;
; 3.141 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.811      ;
; 3.145 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.807      ;
; 3.186 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.094     ; 0.707      ;
; 3.188 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 0.713      ;
; 3.188 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.094     ; 0.705      ;
; 3.190 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.094     ; 0.703      ;
; 3.193 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.094     ; 0.700      ;
; 3.201 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.750      ;
; 3.201 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.094     ; 0.692      ;
; 3.225 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.726      ;
; 3.231 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.721      ;
; 3.242 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 0.659      ;
; 3.256 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.641      ;
; 3.257 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.694      ;
; 3.257 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.694      ;
; 3.258 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.638      ;
; 3.258 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.693      ;
; 3.259 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.637      ;
; 3.260 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.636      ;
; 3.260 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.691      ;
; 3.262 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.689      ;
; 3.263 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.688      ;
; 3.263 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.688      ;
; 3.264 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.687      ;
; 3.265 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.631      ;
; 3.265 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.686      ;
; 3.267 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.684      ;
; 3.267 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.684      ;
; 3.268 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.683      ;
; 3.269 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.682      ;
; 3.283 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.613      ;
; 3.286 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.611      ;
; 3.295 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.601      ;
; 3.300 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.596      ;
; 3.302 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.595      ;
; 3.304 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.593      ;
; 3.305 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.592      ;
; 3.305 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.592      ;
; 3.307 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.590      ;
; 3.308 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.588      ;
; 3.308 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.588      ;
; 3.308 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.589      ;
; 3.309 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.587      ;
; 3.309 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.587      ;
; 3.309 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.588      ;
; 3.310 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.587      ;
; 3.323 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.628      ;
; 3.329 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.621      ;
; 3.331 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.619      ;
; 3.331 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.619      ;
; 3.333 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.618      ;
; 3.334 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.616      ;
; 3.335 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.615      ;
; 3.336 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.615      ;
; 3.352 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.599      ;
; 3.356 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.595      ;
; 3.357 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.594      ;
; 3.369 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.528      ;
; 3.393 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.558      ;
; 3.394 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.557      ;
; 3.404 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.547      ;
; 3.405 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.546      ;
; 3.408 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.543      ;
; 3.409 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.542      ;
; 3.409 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.542      ;
; 3.410 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.410 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.410 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.410 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.411 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.540      ;
; 3.411 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.541      ;
; 3.418 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.533      ;
; 3.424 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.528      ;
; 3.425 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.526      ;
; 3.427 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.524      ;
; 3.471 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.480      ;
; 3.473 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.478      ;
; 3.474 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.477      ;
; 3.491 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.459      ;
; 3.491 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.460      ;
; 3.497 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.455      ;
; 3.502 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.449      ;
; 3.502 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.449      ;
; 3.502 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.449      ;
; 3.504 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.448      ;
; 3.504 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.448      ;
; 3.504 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.448      ;
; 3.505 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.446      ;
; 3.505 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.446      ;
; 3.505 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.446      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.563  ; sdram_dq[6]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.659     ; 2.765      ;
; 9.572  ; sdram_dq[12]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.660     ; 2.755      ;
; 9.628  ; sdram_dq[14]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.660     ; 2.699      ;
; 9.656  ; sdram_dq[5]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.659     ; 2.672      ;
; 9.657  ; sdram_dq[11]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.660     ; 2.670      ;
; 9.660  ; sdram_dq[3]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.660     ; 2.667      ;
; 9.663  ; sdram_dq[1]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.660     ; 2.664      ;
; 9.667  ; sdram_dq[0]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.660     ; 2.660      ;
; 9.671  ; sdram_dq[4]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.659     ; 2.657      ;
; 9.671  ; sdram_dq[2]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.660     ; 2.656      ;
; 9.675  ; sdram_dq[8]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.660     ; 2.652      ;
; 9.678  ; sdram_dq[10]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.660     ; 2.649      ;
; 9.678  ; sdram_dq[9]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.660     ; 2.649      ;
; 9.720  ; sdram_dq[7]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.660     ; 2.607      ;
; 9.726  ; sdram_dq[15]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.660     ; 2.601      ;
; 9.732  ; sdram_dq[13]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.660     ; 2.595      ;
; 14.138 ; NeonFox:CPU_inst|dest_waddr2[3]                                                                                                              ; NeonFox:CPU_inst|ALU:ALU_inst|z_OTERM197                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.791      ;
; 14.261 ; NeonFox:CPU_inst|reg_file:reg_file_inst|prev_a_address[2]                                                                                    ; NeonFox:CPU_inst|ALU:ALU_inst|z_OTERM197                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.668      ;
; 14.274 ; NeonFox:CPU_inst|dest_waddr2[2]                                                                                                              ; NeonFox:CPU_inst|ALU:ALU_inst|z_OTERM197                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.655      ;
; 14.279 ; NeonFox:CPU_inst|dest_waddr2[3]                                                                                                              ; NeonFox:CPU_inst|ALU:ALU_inst|p                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.650      ;
; 14.283 ; NeonFox:CPU_inst|regf_wren2                                                                                                                  ; NeonFox:CPU_inst|ALU:ALU_inst|z_OTERM197                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.646      ;
; 14.323 ; NeonFox:CPU_inst|dest_waddr2[1]                                                                                                              ; NeonFox:CPU_inst|ALU:ALU_inst|z_OTERM197                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.606      ;
; 14.325 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.421      ;
; 14.325 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.421      ;
; 14.325 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.421      ;
; 14.325 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.421      ;
; 14.325 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.421      ;
; 14.325 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.421      ;
; 14.325 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.421      ;
; 14.325 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM173           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.421      ;
; 14.347 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM225  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.399      ;
; 14.347 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM227  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.399      ;
; 14.347 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM45_OTERM231  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.399      ;
; 14.347 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM43           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.399      ;
; 14.347 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM239  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.399      ;
; 14.347 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM237  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.399      ;
; 14.347 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM31           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.399      ;
; 14.347 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM223  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.399      ;
; 14.347 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM221  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.399      ;
; 14.347 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM233  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.399      ;
; 14.347 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM235  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.399      ;
; 14.348 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.396      ;
; 14.348 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.396      ;
; 14.348 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.396      ;
; 14.348 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.396      ;
; 14.348 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.396      ;
; 14.348 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.396      ;
; 14.348 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.396      ;
; 14.348 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.396      ;
; 14.348 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.396      ;
; 14.357 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM299  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.396      ;
; 14.357 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM157           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.396      ;
; 14.357 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM159_OTERM307  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.396      ;
; 14.357 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM159_OTERM305  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.396      ;
; 14.357 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM303  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.396      ;
; 14.357 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM301  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.396      ;
; 14.357 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM297  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.396      ;
; 14.357 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM139           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.396      ;
; 14.357 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM295  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.396      ;
; 14.357 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM293  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.396      ;
; 14.357 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM151           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.396      ;
; 14.357 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.396      ;
; 14.372 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM7_OTERM207   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.372      ;
; 14.372 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM21_OTERM215  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.372      ;
; 14.372 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM19           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.372      ;
; 14.372 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM211  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.372      ;
; 14.372 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM5            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.372      ;
; 14.372 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM219  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.372      ;
; 14.372 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM217  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.372      ;
; 14.391 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM133          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.362      ;
; 14.391 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM61           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.362      ;
; 14.391 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM103          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.362      ;
; 14.391 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM287 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.362      ;
; 14.391 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM85           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.362      ;
; 14.391 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM67           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.362      ;
; 14.391 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM127          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.362      ;
; 14.391 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM97           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.362      ;
; 14.391 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM283 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.362      ;
; 14.391 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM121          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.362      ;
; 14.391 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM319  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.362      ;
; 14.391 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.362      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM291 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM289 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM243  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM241  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM275 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM273 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM269 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM271 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM285 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM259  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM257  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM79           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM91           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM253  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM261  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM263  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM245  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM255  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
; 14.394 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM247  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.359      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 15.838 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.446      ; 4.088      ;
; 15.947 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.986      ;
; 16.004 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.255      ; 3.731      ;
; 16.005 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.451      ; 3.926      ;
; 16.078 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.450      ; 3.852      ;
; 16.085 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.253      ; 3.648      ;
; 16.091 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.842      ;
; 16.091 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.842      ;
; 16.107 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.243      ; 3.616      ;
; 16.127 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.255      ; 3.608      ;
; 16.135 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.248      ; 3.593      ;
; 16.137 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.243      ; 3.586      ;
; 16.158 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.770      ;
; 16.158 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.248      ; 3.570      ;
; 16.164 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.255      ; 3.571      ;
; 16.176 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.744      ;
; 16.193 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.740      ;
; 16.193 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.740      ;
; 16.193 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.740      ;
; 16.193 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.740      ;
; 16.199 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.248      ; 3.529      ;
; 16.229 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.451      ; 3.702      ;
; 16.233 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.451      ; 3.698      ;
; 16.244 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.255      ; 3.491      ;
; 16.265 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.668      ;
; 16.265 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.668      ;
; 16.270 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.663      ;
; 16.270 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.663      ;
; 16.277 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.651      ;
; 16.280 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.648      ;
; 16.284 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.240      ; 3.436      ;
; 16.284 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.240      ; 3.436      ;
; 16.299 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.621      ;
; 16.307 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.621      ;
; 16.339 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.253      ; 3.394      ;
; 16.343 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.577      ;
; 16.346 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.587      ;
; 16.346 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.587      ;
; 16.346 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.587      ;
; 16.347 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.586      ;
; 16.349 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.584      ;
; 16.349 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.450      ; 3.581      ;
; 16.352 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.450      ; 3.578      ;
; 16.361 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.572      ;
; 16.362 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.571      ;
; 16.365 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.450      ; 3.565      ;
; 16.367 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.450      ; 3.563      ;
; 16.369 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.564      ;
; 16.370 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.550      ;
; 16.375 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.558      ;
; 16.408 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.525      ;
; 16.422 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.453      ; 3.511      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.326 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.563      ;
; 17.326 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.563      ;
; 17.358 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.531      ;
; 17.358 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.531      ;
; 17.442 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.447      ;
; 17.444 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.445      ;
; 17.445 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.444      ;
; 17.449 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.441      ;
; 17.456 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.434      ;
; 17.459 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.431      ;
; 17.462 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.428      ;
; 17.474 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.415      ;
; 17.476 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.413      ;
; 17.477 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.412      ;
; 17.481 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.409      ;
; 17.488 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.402      ;
; 17.491 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.399      ;
; 17.494 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.396      ;
; 17.539 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.087      ; 2.557      ;
; 17.588 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 2.121      ;
; 17.624 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.265      ;
; 17.624 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.265      ;
; 17.634 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 2.075      ;
; 17.667 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.087      ; 2.429      ;
; 17.697 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 2.012      ;
; 17.713 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 1.996      ;
; 17.740 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.149      ;
; 17.742 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.147      ;
; 17.743 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.146      ;
; 17.747 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.143      ;
; 17.754 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.136      ;
; 17.757 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.133      ;
; 17.758 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 1.951      ;
; 17.760 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.130      ;
; 17.788 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.924      ;
; 17.830 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.882      ;
; 17.832 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 1.877      ;
; 17.832 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 1.877      ;
; 17.919 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.793      ;
; 17.926 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.786      ;
; 17.932 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.780      ;
; 17.939 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.773      ;
; 17.944 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.768      ;
; 17.945 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.767      ;
; 17.955 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.934      ;
; 18.012 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.700      ;
; 18.091 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.798      ;
; 18.094 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.795      ;
; 18.171 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.718      ;
; 18.210 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.679      ;
; 18.273 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.616      ;
; 18.281 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.608      ;
; 18.284 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.605      ;
; 18.293 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.596      ;
; 18.296 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.593      ;
; 18.298 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.591      ;
; 18.305 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.584      ;
; 18.306 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.583      ;
; 18.306 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.583      ;
; 18.328 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.561      ;
; 18.332 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.557      ;
; 18.335 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.554      ;
; 18.373 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.516      ;
; 18.374 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.515      ;
; 18.379 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.511      ;
; 18.412 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.477      ;
; 18.415 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.474      ;
; 18.514 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.376      ;
; 18.553 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.336      ;
; 18.569 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.321      ;
; 18.575 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.314      ;
; 18.581 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.309      ;
; 18.581 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.308      ;
; 18.582 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.307      ;
; 18.586 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.303      ;
; 18.616 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.274      ;
; 18.616 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.273      ;
; 18.620 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.270      ;
; 18.623 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.267      ;
; 18.623 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.266      ;
; 18.681 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.209      ;
; 18.716 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.174      ;
; 18.725 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.165      ;
; 18.726 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.164      ;
; 18.726 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.164      ;
; 18.771 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.087      ; 1.325      ;
; 18.819 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.070      ;
; 18.925 ; hex_indicators[12]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 0.951      ;
; 18.930 ; hex_indicators[11]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 0.947      ;
; 18.931 ; hex_indicators[1]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 0.947      ;
; 18.941 ; hex_indicators[4]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 0.937      ;
; 18.951 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 0.939      ;
; 18.959 ; hex_indicators[3]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 0.918      ;
; 19.014 ; hex_indicators[14]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 0.862      ;
; 19.021 ; hex_indicators[9]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 0.857      ;
; 19.027 ; hex_indicators[2]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 0.851      ;
; 19.030 ; hex_indicators[6]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 0.848      ;
; 19.032 ; hex_indicators[7]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 0.845      ;
; 19.032 ; hex_indicators[0]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 0.846      ;
; 19.033 ; hex_indicators[10]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 0.845      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.151 ; cache_8K_2S_16:d_cache_inst|data_hold[5]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a4~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.475      ;
; 0.154 ; cache_8K_2S_16:d_cache_inst|data_hold[0]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.156 ; cache_8K_2S_16:d_cache_inst|data_hold[0]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; cache_8K_2S_16:d_cache_inst|data_hold[4]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a4~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.481      ;
; 0.157 ; cache_8K_2S_16:d_cache_inst|data_hold[1]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.483      ;
; 0.157 ; cache_8K_2S_16:d_cache_inst|data_hold[15]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.482      ;
; 0.159 ; cache_8K_2S_16:p_cache_inst|prev_address[7]                       ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a33~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.481      ;
; 0.160 ; cache_8K_2S_16:p_cache_inst|prev_address[9]                       ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a33~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.482      ;
; 0.160 ; cache_8K_2S_16:p_cache_inst|prev_address[10]                      ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a33~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.482      ;
; 0.162 ; cache_8K_2S_16:d_cache_inst|data_hold[6]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a4~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.486      ;
; 0.166 ; cache_8K_2S_16:d_cache_inst|data_hold[5]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a4~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.488      ;
; 0.166 ; cache_8K_2S_16:d_cache_inst|data_hold[14]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a11~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.500      ;
; 0.166 ; cache_8K_2S_16:d_cache_inst|data_hold[15]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.492      ;
; 0.167 ; cache_8K_2S_16:d_cache_inst|data_hold[11]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a11~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.501      ;
; 0.168 ; cache_8K_2S_16:d_cache_inst|data_hold[13]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a11~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.502      ;
; 0.170 ; cache_8K_2S_16:d_cache_inst|data_hold[3]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a2~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.494      ;
; 0.173 ; cache_8K_2S_16:d_cache_inst|data_hold[11]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a11~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.507      ;
; 0.173 ; cache_8K_2S_16:d_cache_inst|data_hold[12]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a11~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.507      ;
; 0.173 ; cache_8K_2S_16:d_cache_inst|data_hold[8]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.498      ;
; 0.175 ; cache_8K_2S_16:d_cache_inst|data_hold[6]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a4~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.497      ;
; 0.176 ; cache_8K_2S_16:d_cache_inst|data_hold[4]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a4~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.498      ;
; 0.179 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET               ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                          ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                          ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MSC:MSC_inst|p2_active                                            ; MSC:MSC_inst|p2_active                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard             ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                   ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren               ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM181       ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM181                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.184 ; cache_8K_2S_16:d_cache_inst|data_hold[13]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a11~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.518      ;
; 0.186 ; cache_8K_2S_16:d_cache_inst|data_hold[7]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a4~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.508      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                     ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                     ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_active                       ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|tx_active                                      ; serial:serial_inst|tx_active                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[1]                       ; interrupt_controller:intcon_inst|prev_in[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                    ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[6]                       ; interrupt_controller:intcon_inst|prev_in[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|tx_overwrite                               ; keyboard:keyboard_inst|tx_overwrite                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|rx_overwrite                                   ; serial:serial_inst|rx_overwrite                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|pc_call_hold                                     ; NeonFox:CPU_inst|pc_call_hold                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[0]                       ; interrupt_controller:intcon_inst|prev_in[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                    ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|full                        ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_req                            ; SDRAM_TP16_I:SDRAM_controller|init_req                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[3]                       ; interrupt_controller:intcon_inst|prev_in[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[2]                       ; interrupt_controller:intcon_inst|prev_in[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[5]                       ; interrupt_controller:intcon_inst|prev_in[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                     ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]               ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]               ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]               ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|full                        ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|tx_overwrite                                   ; serial:serial_inst|tx_overwrite                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]               ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]               ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                        ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[12]            ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren              ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P3_NOP        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P3_NOP                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                      ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|prev_int_rq                                      ; NeonFox:CPU_inst|prev_int_rq                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|pc_ret_hold                                      ; NeonFox:CPU_inst|pc_ret_hold                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|pc_jmp_hold                                      ; NeonFox:CPU_inst|pc_jmp_hold                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|take_brx_hold                                    ; NeonFox:CPU_inst|take_brx_hold                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|gate_out                            ; SDRAM_TP16_I:SDRAM_controller|gate_out                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                  ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|status[6]                        ; interrupt_controller:intcon_inst|status[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:d_cache_inst|wren_hold                             ; cache_8K_2S_16:d_cache_inst|wren_hold                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[16]          ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[16]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[15]          ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[15]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                     ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[1]           ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_attribute      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_attribute                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[0]           ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                     ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                     ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                     ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                     ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                     ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p2_req_flag                         ; SDRAM_TP16_I:SDRAM_controller|p2_req_flag                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p1_control_enable                                    ; MSC:MSC_inst|p1_control_enable                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]               ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_flag                           ; SDRAM_TP16_I:SDRAM_controller|init_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p3_req_flag                         ; SDRAM_TP16_I:SDRAM_controller|p3_req_flag                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.163 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[1] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.164 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[1] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.489      ;
; 0.166 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[3] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[3] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.172 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[2] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.499      ;
; 0.173 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[2] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.173 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[0] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.500      ;
; 0.174 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[0] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|altsyncram_jd81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.499      ;
; 0.185 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[3]                                                             ; XenonGecko_gen2:XG_inst|bg_shift7[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.380      ;
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                      ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|active_render_rows                                                                                     ; XenonGecko_gen2:XG_inst|active_render_rows                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|active_rows                                                                                            ; XenonGecko_gen2:XG_inst|active_rows                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                      ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|active_render_area                                                                                     ; XenonGecko_gen2:XG_inst|active_render_area                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                      ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                      ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                       ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[1]                                                             ; XenonGecko_gen2:XG_inst|bg_shift5[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.388      ;
; 0.193 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[0]                                                             ; XenonGecko_gen2:XG_inst|bg_shift4[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.388      ;
; 0.194 ; XenonGecko_gen2:XG_inst|bg_shift4[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko_gen2:XG_inst|bg_shift6[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[0] ; XenonGecko_gen2:XG_inst|altshift_taps:hsync_render_delay_rtl_0|shift_taps_16m:auto_generated|cntr_fqf:cntr1|counter_reg_bit[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko_gen2:XG_inst|bg_shift3[7]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[6]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                      ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; XenonGecko_gen2:XG_inst|bg_shift1[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; XenonGecko_gen2:XG_inst|bg_shift5[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; XenonGecko_gen2:XG_inst|bg_shift7[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift7[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; XenonGecko_gen2:XG_inst|bg_shift3[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; XenonGecko_gen2:XG_inst|bg_shift4[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; XenonGecko_gen2:XG_inst|bg_shift2[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; XenonGecko_gen2:XG_inst|bg_shift1[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; XenonGecko_gen2:XG_inst|bg_shift5[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; XenonGecko_gen2:XG_inst|bg_shift0[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift0[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.225 ; XenonGecko_gen2:XG_inst|vesa_line[2]                                                                                           ; XenonGecko_gen2:XG_inst|vsync                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.255 ; XenonGecko_gen2:XG_inst|bg_shift2[10]                                                                                          ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                          ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[2]                                                             ; XenonGecko_gen2:XG_inst|bg_shift6[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.451      ;
; 0.256 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                          ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.375      ;
; 0.257 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                          ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.376      ;
; 0.260 ; XenonGecko_gen2:XG_inst|bg_shift5[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.263 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift0[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.382      ;
; 0.265 ; XenonGecko_gen2:XG_inst|active_render_rows                                                                                     ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; XenonGecko_gen2:XG_inst|bg_shift5[4]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; XenonGecko_gen2:XG_inst|bg_shift7[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift7[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; XenonGecko_gen2:XG_inst|bg_shift3[4]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; XenonGecko_gen2:XG_inst|bg_shift7[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift7[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; XenonGecko_gen2:XG_inst|bg_shift6[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; XenonGecko_gen2:XG_inst|bg_shift2[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; XenonGecko_gen2:XG_inst|bg_shift4[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; XenonGecko_gen2:XG_inst|bg_shift4[3]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.271 ; XenonGecko_gen2:XG_inst|bg_shift4[4]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift4[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; XenonGecko_gen2:XG_inst|bg_shift2[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; XenonGecko_gen2:XG_inst|bg_shift1[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; XenonGecko_gen2:XG_inst|vesa_col[8]                                                                                            ; XenonGecko_gen2:XG_inst|hsync                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; XenonGecko_gen2:XG_inst|bg_shift7[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift7[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; XenonGecko_gen2:XG_inst|bg_shift0[2]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift0[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift2[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift1[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift5[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; XenonGecko_gen2:XG_inst|bg_shift3[6]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.287 ; XenonGecko_gen2:XG_inst|bg_shift6[7]                                                                                           ; XenonGecko_gen2:XG_inst|bg_shift6[6]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.294 ; XenonGecko_gen2:XG_inst|vesa_line[0]                                                                                           ; XenonGecko_gen2:XG_inst|swap_pattern                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.298 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; XenonGecko_gen2:XG_inst|vesa_col[5]                                                                                            ; XenonGecko_gen2:XG_inst|vesa_col[5]                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                                          ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.315      ;
; 0.202 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.322      ;
; 0.205 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.326      ;
; 0.215 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.335      ;
; 0.247 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.442      ;
; 0.253 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.375      ;
; 0.257 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.376      ;
; 0.260 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.379      ;
; 0.263 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.382      ;
; 0.264 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.385      ;
; 0.274 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.393      ;
; 0.274 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.393      ;
; 0.282 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.402      ;
; 0.284 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.480      ;
; 0.287 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.481      ;
; 0.287 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.482      ;
; 0.288 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.482      ;
; 0.289 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.484      ;
; 0.290 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.485      ;
; 0.290 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.484      ;
; 0.291 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.485      ;
; 0.294 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.414      ;
; 0.296 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.416      ;
; 0.301 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.498      ;
; 0.304 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.423      ;
; 0.306 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.500      ;
; 0.306 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.500      ;
; 0.307 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.501      ;
; 0.307 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.502      ;
; 0.308 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.502      ;
; 0.310 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.505      ;
; 0.313 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.433      ;
; 0.316 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.439      ;
; 0.322 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.517      ;
; 0.344 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.539      ;
; 0.347 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.542      ;
; 0.347 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.542      ;
; 0.349 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.544      ;
; 0.353 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 0.552      ;
; 0.354 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.548      ;
; 0.358 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.478      ;
; 0.369 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.489      ;
; 0.369 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.489      ;
; 0.373 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.493      ;
; 0.383 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.503      ;
; 0.384 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.504      ;
; 0.387 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.505      ;
; 0.398 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.590      ;
; 0.401 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.519      ;
; 0.402 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.520      ;
; 0.403 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 0.602      ;
; 0.404 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.596      ;
; 0.405 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.523      ;
; 0.405 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.523      ;
; 0.406 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.598      ;
; 0.408 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.528      ;
; 0.408 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.600      ;
; 0.412 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.604      ;
; 0.424 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.544      ;
; 0.425 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.545      ;
; 0.436 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.556      ;
; 0.446 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 0.645      ;
; 0.452 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.572      ;
; 0.454 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.578      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.707 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.190      ;
; 0.716 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.199      ;
; 0.745 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.228      ;
; 0.745 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.228      ;
; 0.745 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.228      ;
; 0.761 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.662      ; 3.243      ;
; 0.765 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.662      ; 3.247      ;
; 0.767 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.659      ; 3.246      ;
; 0.779 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.659      ; 3.258      ;
; 0.780 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.662      ; 3.262      ;
; 0.780 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.250      ;
; 0.787 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.257      ;
; 0.795 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.662      ; 3.277      ;
; 0.796 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.279      ;
; 0.796 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.279      ;
; 0.800 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.283      ;
; 0.800 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.283      ;
; 0.800 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.662      ; 3.282      ;
; 0.801 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.662      ; 3.283      ;
; 0.814 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.659      ; 3.293      ;
; 0.815 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.658      ; 3.293      ;
; 0.826 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.659      ; 3.305      ;
; 0.837 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.470      ; 3.127      ;
; 0.851 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.321      ;
; 0.852 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.658      ; 3.330      ;
; 0.855 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.658      ; 3.333      ;
; 0.871 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.354      ;
; 0.871 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.354      ;
; 0.871 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.354      ;
; 0.871 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.354      ;
; 0.872 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.353      ;
; 0.876 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.458      ; 3.154      ;
; 0.876 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.458      ; 3.154      ;
; 0.889 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.370      ;
; 0.912 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.382      ;
; 0.920 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.466      ; 3.206      ;
; 0.924 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.472      ; 3.216      ;
; 0.928 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.658      ; 3.406      ;
; 0.943 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.461      ; 3.224      ;
; 0.951 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.434      ;
; 0.951 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.434      ;
; 0.955 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.466      ; 3.241      ;
; 0.959 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.472      ; 3.251      ;
; 0.971 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.466      ; 3.257      ;
; 0.980 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.472      ; 3.272      ;
; 0.986 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.659      ; 3.465      ;
; 1.008 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.461      ; 3.289      ;
; 1.021 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.472      ; 3.313      ;
; 1.022 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.470      ; 3.312      ;
; 1.054 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.535      ;
; 1.075 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.663      ; 3.558      ;
; 1.106 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.656      ; 3.582      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.783 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 2.106      ;
; 17.783 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[29]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 2.106      ;
; 17.783 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 2.106      ;
; 17.783 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[31]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM227  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM233  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM225  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM217  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM173           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM7_OTERM207   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM5            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM235  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM211  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM19           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM21_OTERM215  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 2.105      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[27]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 2.105      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 2.105      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 2.105      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM221  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM223  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM31           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[23]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM237  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM239  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM43           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM45_OTERM231  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.108      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM219  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.106      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[14]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[21]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[19]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; keyboard:keyboard_inst|tx_active                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[7]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[7]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.785 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM49           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM117_OTERM277 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM163           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[13]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.114      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM309  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.114      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.114      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM13           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.114      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM209  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM311  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[18]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.114      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[15]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.114      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM37           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM7_OTERM205   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM109          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[22]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.114      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM25           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM117_OTERM279 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM115          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM55           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM169           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM315  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM313  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM11           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM45_OTERM229  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM73           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM75_OTERM251  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM75_OTERM249  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.786 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM21_OTERM213  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.115      ;
; 17.787 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 2.112      ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                   ;
+-------+-----------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.462 ; rst       ; MSC:MSC_inst|prev_p2_req                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.303      ; 1.869      ;
; 1.465 ; rst       ; MSC:MSC_inst|p2_active                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.306      ; 1.875      ;
; 1.465 ; rst       ; MSC:MSC_inst|prev_p2_ready                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.306      ; 1.875      ;
; 1.465 ; rst       ; MSC:MSC_inst|prev_p2_reset_reg                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.306      ; 1.875      ;
; 1.474 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.870      ;
; 1.474 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.870      ;
; 1.474 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.870      ;
; 1.477 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[12]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 1.875      ;
; 1.478 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.874      ;
; 1.478 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM3               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.874      ;
; 1.478 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.874      ;
; 1.478 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.874      ;
; 1.483 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM35              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.867      ;
; 1.483 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.867      ;
; 1.483 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.867      ;
; 1.483 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM17              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.867      ;
; 1.483 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.867      ;
; 1.483 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.867      ;
; 1.483 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.867      ;
; 1.485 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.870      ;
; 1.485 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM101             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.870      ;
; 1.485 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM107             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.870      ;
; 1.485 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM113             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.870      ;
; 1.485 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.870      ;
; 1.488 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_p_miss                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.864      ;
; 1.488 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.864      ;
; 1.651 ; rst       ; serial:serial_inst|tx_active                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 1.864      ;
; 1.652 ; rst       ; serial:serial_inst|to_CPU[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 1.864      ;
; 1.652 ; rst       ; serial:serial_inst|tx_overwrite                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 1.864      ;
; 1.653 ; rst       ; keyboard:keyboard_inst|tx_overwrite                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.868      ;
; 1.653 ; rst       ; keyboard:keyboard_inst|to_CPU[2]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.868      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[12]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.863      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[11]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.863      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.863      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.864      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[9]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.863      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[8]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.863      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[10]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.863      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[5]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.863      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[6]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.863      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[7]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.863      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[3]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.863      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.863      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|prev_a_pop      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.864      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[4]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.863      ;
; 1.658 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.863      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.864      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.860      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[5]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.862      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.860      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.860      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.860      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.860      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.860      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.864      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[10]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.862      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[3]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.862      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.864      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.862      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.862      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.862      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[11]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.862      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|prev_p_pop      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.861      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.864      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[4]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.862      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.864      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.864      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.864      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.864      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.860      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.864      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.864      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.864      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.864      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[9]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.862      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[8]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.862      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[7]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.862      ;
; 1.659 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[6]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.862      ;
; 1.663 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 1.863      ;
; 1.663 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 1.863      ;
; 1.663 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.864      ;
; 1.663 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.864      ;
; 1.663 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.864      ;
; 1.663 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.864      ;
; 1.663 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.864      ;
; 1.663 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.864      ;
; 1.664 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.871      ;
; 1.664 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.871      ;
; 1.664 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.871      ;
; 1.665 ; rst       ; NeonFox:CPU_inst|data_select2                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.880      ;
; 1.665 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 1.862      ;
; 1.665 ; rst       ; NeonFox:CPU_inst|data_wren2                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.880      ;
; 1.665 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 1.862      ;
; 1.665 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 1.862      ;
; 1.665 ; rst       ; NeonFox:CPU_inst|alu_op1[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.880      ;
; 1.665 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 1.862      ;
; 1.665 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 1.862      ;
; 1.665 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|pc_prev_hazard                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.880      ;
; 1.665 ; rst       ; NeonFox:CPU_inst|data_select1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.880      ;
; 1.665 ; rst       ; NeonFox:CPU_inst|alu_op1[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.880      ;
+-------+-----------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 1.811  ; 0.151 ; 15.399   ; 1.462   ; 1.513               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.850 ; 0.163 ; N/A      ; N/A     ; 19.649              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.992  ; 0.151 ; 15.399   ; 1.462   ; 9.608               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 9.807               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.811  ; 0.187 ; N/A      ; N/A     ; 1.513               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.412               ;
;  mem_clk                                              ; 13.211 ; 0.707 ; N/A      ; N/A     ; 4.314               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_clk                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 52       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 401970   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 489      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1823     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 347119   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 30       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 87       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 52       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 401970   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 489      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1823     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 347119   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 30       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 87       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 421      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 421      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; sdram_clk                                            ; mem_clk                                              ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Apr 02 19:14:48 2022
Info: Command: quartus_sta NeonFox_SDRAM -c NeonFox
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.811
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.811               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     5.992               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.211               0.000 mem_clk 
    Info (332119):    13.850               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.432               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.454               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.455               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.418               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 15.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.399               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 3.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.208               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.621               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.812               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.856               0.000 clk 
    Info (332119):    19.649               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.025
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.025               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.917               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.487               0.000 mem_clk 
    Info (332119):    14.213               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.403               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.062               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 15.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.774               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.852
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.852               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.608               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.807               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.846               0.000 clk 
    Info (332119):    19.656               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.040
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.040               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.563               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.838               0.000 mem_clk 
    Info (332119):    17.326               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.151               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.163               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.707               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 17.783
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.783               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.462               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.764               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.412               0.000 clk 
    Info (332119):     9.543               0.000 mem_clk 
    Info (332119):     9.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.968               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.720               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 738 megabytes
    Info: Processing ended: Sat Apr 02 19:14:57 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:14


