<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="top_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="top_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="184.131 ns"></ZoomEndTime>
      <Cursor1Time time="1,000.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="239"></NameColumnWidth>
      <ValueColumnWidth column_width="75"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="20" />
   <wvobject type="logic" fp_name="/top_tb/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/top_tb/uut/CPU_Core_inst/CU/procState">
      <obj_property name="ElementShortName">procState</obj_property>
      <obj_property name="ObjectShortName">procState</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/CU/instructionReg">
      <obj_property name="ElementShortName">instructionReg[31:0]</obj_property>
      <obj_property name="ObjectShortName">instructionReg[31:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/RegisterFile_inst/registers[0]">
      <obj_property name="ElementShortName">[0][31:0]</obj_property>
      <obj_property name="ObjectShortName">[0][31:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/RegisterFile_inst/registers[7]">
      <obj_property name="ElementShortName">[7][31:0]</obj_property>
      <obj_property name="ObjectShortName">[7][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/RegisterFile_inst/registers[12]">
      <obj_property name="ElementShortName">[12][31:0]</obj_property>
      <obj_property name="ObjectShortName">[12][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/RegisterFile_inst/registers[15]">
      <obj_property name="ElementShortName">[15][31:0]</obj_property>
      <obj_property name="ObjectShortName">[15][31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/CU/CPSR_Reg">
      <obj_property name="ElementShortName">CPSR_Reg[3:0]</obj_property>
      <obj_property name="ObjectShortName">CPSR_Reg[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/ALU_inst/flagsCPSR">
      <obj_property name="ElementShortName">flagsCPSR[3:0]</obj_property>
      <obj_property name="ObjectShortName">flagsCPSR[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/CU/operand1Sel">
      <obj_property name="ElementShortName">operand1Sel[4:0]</obj_property>
      <obj_property name="ObjectShortName">operand1Sel[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/CU/operand2Sel">
      <obj_property name="ElementShortName">operand2Sel[4:0]</obj_property>
      <obj_property name="ObjectShortName">operand2Sel[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/CU/dataToMemSel">
      <obj_property name="ElementShortName">dataToMemSel[3:0]</obj_property>
      <obj_property name="ObjectShortName">dataToMemSel[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_tb/uut/CPU_Core_inst/CU/dataToRegistersSel">
      <obj_property name="ElementShortName">dataToRegistersSel</obj_property>
      <obj_property name="ObjectShortName">dataToRegistersSel</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/CU/loadRegistersSel">
      <obj_property name="ElementShortName">loadRegistersSel[15:0]</obj_property>
      <obj_property name="ObjectShortName">loadRegistersSel[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/CU/bitManipulationValSel">
      <obj_property name="ElementShortName">bitManipulationValSel[4:0]</obj_property>
      <obj_property name="ObjectShortName">bitManipulationValSel[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/CU/bitManipulationCode">
      <obj_property name="ElementShortName">bitManipulationCode[1:0]</obj_property>
      <obj_property name="ObjectShortName">bitManipulationCode[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/CU/bitManipulationValue">
      <obj_property name="ElementShortName">bitManipulationValue[4:0]</obj_property>
      <obj_property name="ObjectShortName">bitManipulationValue[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/CU/dataToALU">
      <obj_property name="ElementShortName">dataToALU[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataToALU[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/CU/ALU_opCode">
      <obj_property name="ElementShortName">ALU_opCode[3:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_opCode[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_tb/uut/CPU_Core_inst/CU/upperSel">
      <obj_property name="ElementShortName">upperSel</obj_property>
      <obj_property name="ObjectShortName">upperSel</obj_property>
   </wvobject>
</wave_config>
