# do ERV24.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:45:39 on Jun 06,2024
# vlog -work work ERV24.vo 
# -- Compiling module ERV24
# -- Compiling module hard_block
# 
# Top level modules:
# 	ERV24
# End time: 21:45:39 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:45:39 on Jun 06,2024
# vlog -work work test_jalr.vwf.vt 
# -- Compiling module ERV24_vlg_vec_tst
# 
# Top level modules:
# 	ERV24_vlg_vec_tst
# End time: 21:45:40 on Jun 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ERV24_vlg_vec_tst 
# Start time: 21:45:40 on Jun 06,2024
# Loading work.ERV24_vlg_vec_tst
# Loading work.ERV24
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from ERV24_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 10901 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from ERV24_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /ERV24_vlg_vec_tst File: test_jalr.vwf.vt
# after#26
# Simulation time: 0 ps
# ** Error: $hold( posedge clk &&& reset:422368 ps, ena:422461 ps, 157 ps );
#    Time: 422461 ps  Iteration: 0  Process: /ERV24_vlg_vec_tst/i1/\inst2|PCreg|q[10] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:422368 ps, ena:422461 ps, 157 ps );
#    Time: 422461 ps  Iteration: 0  Process: /ERV24_vlg_vec_tst/i1/\inst2|PCreg|q[28] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Note: $finish    : test_jalr.vwf.vt(69)
#    Time: 1 us  Iteration: 0  Instance: /ERV24_vlg_vec_tst
# End time: 21:45:45 on Jun 06,2024, Elapsed time: 0:00:05
# Errors: 2, Warnings: 1
