

================================================================
== Vivado HLS Report for 'integralImg'
================================================================
* Date:           Tue Aug 18 14:34:28 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_SURF_Simplified
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.253|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  964005|  3371010|  964005|  3371010|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+--------+---------+-------------+-----------+-----------+------+----------+
        |                          |      Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |         Loop Name        |   min  |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +--------------------------+--------+---------+-------------+-----------+-----------+------+----------+
        |- integralImg_row         |  964004|  3371009| 1604 ~ 5609 |          -|          -|   601|    no    |
        | + integralImg_col        |    1602|     5607|    2 ~ 7    |          -|          -|   801|    no    |
        |  ++ integralImg_channel  |       3|        3|            1|          -|          -|     3|    no    |
        +--------------------------+--------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|    377|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     52|
|Register         |        -|      -|     226|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      1|     226|    429|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |buf_1_U  |integralImg_buf_1  |        2|  0|   0|   800|   32|     1|        25600|
    |buf_0_U  |integralImg_buf_1  |        2|  0|   0|   800|   32|     1|        25600|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                   |        4|  0|   0|  1600|   64|     2|        51200|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |mul_fu_394_p2                       |     *    |      1|  0|  24|          32|          33|
    |c_V_fu_308_p2                       |     +    |      0|  0|  10|          10|           1|
    |i_fu_353_p2                         |     +    |      0|  0|   3|           2|           1|
    |r_V_fu_290_p2                       |     +    |      0|  0|  10|          10|           1|
    |ret_V_fu_416_p2                     |     +    |      0|  0|  10|          10|           2|
    |tmp_11_i_fu_473_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp_15_i_fu_384_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp_7_i_fu_461_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp_10_i_fu_467_p2                  |     -    |      0|  0|  32|          32|          32|
    |ap_block_state3                     |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op32_read_state3       |    and   |      0|  0|   1|           1|           1|
    |video_in_V_data_V_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |video_in_V_data_V_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |exitcond_i_fu_347_p2                |   icmp   |      0|  0|   1|           2|           2|
    |tmp_1_i_fu_296_p2                   |   icmp   |      0|  0|   5|          10|           1|
    |tmp_4_i_fu_302_p2                   |   icmp   |      0|  0|   5|          10|           9|
    |tmp_6_i_fu_314_p2                   |   icmp   |      0|  0|   5|          10|           1|
    |tmp_i_fu_284_p2                     |   icmp   |      0|  0|   5|          10|          10|
    |video_in_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |tmp_13_i_fu_371_p2                  |   lshr   |      0|  0|  64|          24|          24|
    |ap_block_state1                     |    or    |      0|  0|   1|           1|           1|
    |or_cond_i_fu_320_p2                 |    or    |      0|  0|   1|           1|           1|
    |buf_load_1_phi_i_fu_445_p3          |  select  |      0|  0|  32|           1|          32|
    |buf_load_2_phi_i_fu_453_p3          |  select  |      0|  0|  32|           1|          32|
    |buf_load_phi_i_fu_437_p3            |  select  |      0|  0|  32|           1|          32|
    |phitmp1_i_fu_335_p2                 |    xor   |      0|  0|   2|           1|           2|
    |phitmp_i_fu_329_p2                  |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      1|  0| 377|         271|         320|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   4|          7|    1|          7|
    |ap_done                       |   3|          2|    1|          2|
    |buf_0_address0                |   3|          3|   10|         30|
    |buf_1_address0                |   3|          3|   10|         30|
    |i_i_reg_259                   |   3|          2|    2|          4|
    |pix_val_load_1_reg_248        |   3|          2|   32|         64|
    |r_V_3_reg_201                 |   3|          2|    1|          2|
    |r_V_4_reg_213                 |   3|          2|    1|          2|
    |real_start                    |   3|          2|    1|          2|
    |sum_V_blk_n                   |   3|          2|    1|          2|
    |t_V_1_reg_236                 |   3|          2|   10|         20|
    |t_V_reg_225                   |   3|          2|   10|         20|
    |tmp_1_reg_270                 |   3|          2|   32|         64|
    |video_in_TDATA_blk_n          |   3|          2|    1|          2|
    |video_in_V_data_V_0_data_out  |   3|          2|   24|         48|
    |video_in_V_data_V_0_state     |   3|          3|    2|          6|
    |video_in_V_dest_V_0_state     |   3|          3|    2|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  52|         43|  141|        311|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   6|   0|    6|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |c_V_reg_501                    |  10|   0|   10|          0|
    |i_i_reg_259                    |   2|   0|    2|          0|
    |pix_val_load_1_reg_248         |  32|   0|   32|          0|
    |r_V_3_reg_201                  |   1|   0|    1|          0|
    |r_V_4_reg_213                  |   1|   0|    1|          0|
    |r_V_reg_488                    |  10|   0|   10|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |t_V_1_reg_236                  |  10|   0|   10|          0|
    |t_V_reg_225                    |  10|   0|   10|          0|
    |tmp_1_i_reg_493                |   1|   0|    1|          0|
    |tmp_1_reg_270                  |  32|   0|   32|          0|
    |tmp_data_V_reg_509             |  24|   0|   24|          0|
    |tmp_reg_537                    |  31|   0|   31|          0|
    |video_in_V_data_V_0_payload_A  |  24|   0|   24|          0|
    |video_in_V_data_V_0_payload_B  |  24|   0|   24|          0|
    |video_in_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |video_in_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |video_in_V_data_V_0_state      |   2|   0|    2|          0|
    |video_in_V_dest_V_0_state      |   2|   0|    2|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 226|   0|  226|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    integralImg    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    integralImg    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    integralImg    | return value |
|start_full_n     |  in |    1| ap_ctrl_hs |    integralImg    | return value |
|ap_done          | out |    1| ap_ctrl_hs |    integralImg    | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |    integralImg    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    integralImg    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    integralImg    | return value |
|start_out        | out |    1| ap_ctrl_hs |    integralImg    | return value |
|start_write      | out |    1| ap_ctrl_hs |    integralImg    | return value |
|video_in_TDATA   |  in |   24|    axis    | video_in_V_data_V |    pointer   |
|video_in_TVALID  |  in |    1|    axis    | video_in_V_dest_V |    pointer   |
|video_in_TREADY  | out |    1|    axis    | video_in_V_dest_V |    pointer   |
|video_in_TDEST   |  in |    1|    axis    | video_in_V_dest_V |    pointer   |
|video_in_TKEEP   |  in |    3|    axis    | video_in_V_keep_V |    pointer   |
|video_in_TSTRB   |  in |    3|    axis    | video_in_V_strb_V |    pointer   |
|video_in_TUSER   |  in |    1|    axis    | video_in_V_user_V |    pointer   |
|video_in_TLAST   |  in |    1|    axis    | video_in_V_last_V |    pointer   |
|video_in_TID     |  in |    1|    axis    |  video_in_V_id_V  |    pointer   |
|sum_V_din        | out |   32|   ap_fifo  |       sum_V       |    pointer   |
|sum_V_full_n     |  in |    1|   ap_fifo  |       sum_V       |    pointer   |
|sum_V_write      | out |    1|   ap_fifo  |       sum_V       |    pointer   |
+-----------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
3 --> 
	6  / (!tmp_4_i & or_cond_i)
	4  / (!tmp_4_i & !or_cond_i)
	2  / (tmp_4_i)
4 --> 
	5  / (exitcond_i)
	4  / (!exitcond_i)
5 --> 
	6  / true
6 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str107, i32 0, i32 0, [1 x i8]* @p_str108, [1 x i8]* @p_str109, [1 x i8]* @p_str110, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str111, [1 x i8]* @p_str112)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %video_in_V_data_V, i3* %video_in_V_keep_V, i3* %video_in_V_strb_V, i1* %video_in_V_user_V, i1* %video_in_V_last_V, i1* %video_in_V_id_V, i1* %video_in_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "br label %0" [mSURF.cpp:64]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r_V_3 = phi i1 [ true, %entry ], [ %phitmp_i, %9 ]" [mSURF.cpp:66]   --->   Operation 10 'phi' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%r_V_4 = phi i1 [ false, %entry ], [ %phitmp1_i, %9 ]" [mSURF.cpp:66]   --->   Operation 11 'phi' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %entry ], [ %r_V, %9 ]"   --->   Operation 12 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.94ns)   --->   "%tmp_i = icmp eq i10 %t_V, -423" [mSURF.cpp:64]   --->   Operation 13 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 601, i64 601, i64 601)"   --->   Operation 14 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.41ns)   --->   "%r_V = add i10 %t_V, 1" [mSURF.cpp:64]   --->   Operation 15 'add' 'r_V' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %integralImg.exit, label %1" [mSURF.cpp:64]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str27) nounwind" [mSURF.cpp:65]   --->   Operation 17 'specloopname' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str27)" [mSURF.cpp:65]   --->   Operation 18 'specregionbegin' 'tmp_2_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.94ns)   --->   "%tmp_1_i = icmp eq i10 %t_V, 0" [mSURF.cpp:70]   --->   Operation 19 'icmp' 'tmp_1_i' <Predicate = (!tmp_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.46ns)   --->   "br label %2" [mSURF.cpp:67]   --->   Operation 20 'br' <Predicate = (!tmp_i)> <Delay = 0.46>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 21 'ret' <Predicate = (tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%t_V_1 = phi i10 [ 0, %1 ], [ %c_V, %8 ]"   --->   Operation 22 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.94ns)   --->   "%tmp_4_i = icmp eq i10 %t_V_1, -223" [mSURF.cpp:67]   --->   Operation 23 'icmp' 'tmp_4_i' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 801, i64 801, i64 801)"   --->   Operation 24 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.41ns)   --->   "%c_V = add i10 %t_V_1, 1" [mSURF.cpp:67]   --->   Operation 25 'add' 'c_V' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %9, label %3" [mSURF.cpp:67]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str38) nounwind" [mSURF.cpp:68]   --->   Operation 27 'specloopname' <Predicate = (!tmp_4_i)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str38)" [mSURF.cpp:68]   --->   Operation 28 'specregionbegin' 'tmp_3_i' <Predicate = (!tmp_4_i)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.94ns)   --->   "%tmp_6_i = icmp eq i10 %t_V_1, 0" [mSURF.cpp:70]   --->   Operation 29 'icmp' 'tmp_6_i' <Predicate = (!tmp_4_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.80ns)   --->   "%or_cond_i = or i1 %tmp_1_i, %tmp_6_i" [mSURF.cpp:70]   --->   Operation 30 'or' 'or_cond_i' <Predicate = (!tmp_4_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.46ns)   --->   "br i1 %or_cond_i, label %7, label %4" [mSURF.cpp:70]   --->   Operation 31 'br' <Predicate = (!tmp_4_i)> <Delay = 0.46>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %video_in_V_data_V, i3* %video_in_V_keep_V, i3* %video_in_V_strb_V, i1* %video_in_V_user_V, i1* %video_in_V_last_V, i1* %video_in_V_id_V, i1* %video_in_V_dest_V)" [mSURF.cpp:75]   --->   Operation 32 'read' 'empty' <Predicate = (!tmp_4_i & !or_cond_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0" [mSURF.cpp:75]   --->   Operation 33 'extractvalue' 'tmp_data_V' <Predicate = (!tmp_4_i & !or_cond_i)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.46ns)   --->   "br label %5" [mSURF.cpp:79]   --->   Operation 34 'br' <Predicate = (!tmp_4_i & !or_cond_i)> <Delay = 0.46>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str27, i32 %tmp_2_i)" [mSURF.cpp:104]   --->   Operation 35 'specregionend' 'empty_25' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.80ns)   --->   "%phitmp_i = xor i1 %r_V_3, true" [mSURF.cpp:64]   --->   Operation 36 'xor' 'phitmp_i' <Predicate = (tmp_4_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.80ns)   --->   "%phitmp1_i = xor i1 %r_V_4, true" [mSURF.cpp:64]   --->   Operation 37 'xor' 'phitmp1_i' <Predicate = (tmp_4_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %0" [mSURF.cpp:64]   --->   Operation 38 'br' <Predicate = (tmp_4_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.04>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%pix_val_load_1 = phi i32 [ 0, %4 ], [ %tmp_15_i, %6 ]" [mSURF.cpp:81]   --->   Operation 39 'phi' 'pix_val_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ 0, %4 ], [ %i, %6 ]"   --->   Operation 40 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.46ns)   --->   "store i32 %pix_val_load_1, i32* @pix_val, align 4" [mSURF.cpp:81]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 42 [1/1] (0.50ns)   --->   "%exitcond_i = icmp eq i2 %i_i, -1" [mSURF.cpp:79]   --->   Operation 42 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 43 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.63ns)   --->   "%i = add i2 %i_i, 1" [mSURF.cpp:79]   --->   Operation 44 'add' 'i' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %_ifconv, label %6" [mSURF.cpp:79]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str49) nounwind" [mSURF.cpp:80]   --->   Operation 46 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_i)   --->   "%tmp_12_i = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i_i, i3 0)" [mSURF.cpp:81]   --->   Operation 47 'bitconcatenate' 'tmp_12_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_i)   --->   "%tmp_12_cast_i_cast = zext i5 %tmp_12_i to i24" [mSURF.cpp:81]   --->   Operation 48 'zext' 'tmp_12_cast_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_i)   --->   "%tmp_13_i = lshr i24 %tmp_data_V, %tmp_12_cast_i_cast" [mSURF.cpp:81]   --->   Operation 49 'lshr' 'tmp_13_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_i)   --->   "%tmp_2 = trunc i24 %tmp_13_i to i8" [mSURF.cpp:81]   --->   Operation 50 'trunc' 'tmp_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_i)   --->   "%tmp_14_cast_i = zext i8 %tmp_2 to i32" [mSURF.cpp:81]   --->   Operation 51 'zext' 'tmp_14_cast_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.98ns) (out node of the LUT)   --->   "%tmp_15_i = add nsw i32 %pix_val_load_1, %tmp_14_cast_i" [mSURF.cpp:81]   --->   Operation 52 'add' 'tmp_15_i' <Predicate = (!exitcond_i)> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %5" [mSURF.cpp:79]   --->   Operation 53 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_cast = zext i32 %pix_val_load_1 to i65" [mSURF.cpp:83]   --->   Operation 54 'zext' 'sext_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (7.04ns)   --->   "%mul = mul i65 %sext_cast, 5726623062" [mSURF.cpp:83]   --->   Operation 55 'mul' 'mul' <Predicate = (exitcond_i)> <Delay = 7.04> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i65.i32.i32(i65 %mul, i32 34, i32 64)" [mSURF.cpp:83]   --->   Operation 56 'partselect' 'tmp' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_i_23 = zext i10 %t_V_1 to i64" [mSURF.cpp:86]   --->   Operation 57 'zext' 'tmp_i_23' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%buf_0_addr = getelementptr [800 x i32]* @buf_0, i64 0, i64 %tmp_i_23" [mSURF.cpp:86]   --->   Operation 58 'getelementptr' 'buf_0_addr' <Predicate = (exitcond_i & !r_V_3)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr [800 x i32]* @buf_1, i64 0, i64 %tmp_i_23" [mSURF.cpp:86]   --->   Operation 59 'getelementptr' 'buf_1_addr' <Predicate = (exitcond_i & r_V_3)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.77ns)   --->   "%buf_1_load = load i32* %buf_1_addr, align 4" [mSURF.cpp:86]   --->   Operation 60 'load' 'buf_1_load' <Predicate = (exitcond_i & r_V_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 61 [2/2] (2.77ns)   --->   "%buf_0_load = load i32* %buf_0_addr, align 4" [mSURF.cpp:86]   --->   Operation 61 'load' 'buf_0_load' <Predicate = (exitcond_i & !r_V_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 62 [1/1] (1.41ns)   --->   "%ret_V = add i10 %t_V_1, -1" [mSURF.cpp:86]   --->   Operation 62 'add' 'ret_V' <Predicate = (exitcond_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i10 %ret_V to i64" [mSURF.cpp:86]   --->   Operation 63 'zext' 'tmp_5_i' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%buf_0_addr_1 = getelementptr [800 x i32]* @buf_0, i64 0, i64 %tmp_5_i" [mSURF.cpp:86]   --->   Operation 64 'getelementptr' 'buf_0_addr_1' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%buf_1_addr_1 = getelementptr [800 x i32]* @buf_1, i64 0, i64 %tmp_5_i" [mSURF.cpp:86]   --->   Operation 65 'getelementptr' 'buf_1_addr_1' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (2.77ns)   --->   "%buf_1_load_1 = load i32* %buf_1_addr_1, align 4" [mSURF.cpp:86]   --->   Operation 66 'load' 'buf_1_load_1' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 67 [2/2] (2.77ns)   --->   "%buf_0_load_1 = load i32* %buf_0_addr_1, align 4" [mSURF.cpp:86]   --->   Operation 67 'load' 'buf_0_load_1' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>

State 5 <SV = 4> <Delay = 8.25>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = sext i31 %tmp to i32" [mSURF.cpp:83]   --->   Operation 68 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.46ns)   --->   "store i32 %tmp_3, i32* @pix_val, align 4" [mSURF.cpp:83]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 70 [1/2] (2.77ns)   --->   "%buf_1_load = load i32* %buf_1_addr, align 4" [mSURF.cpp:86]   --->   Operation 70 'load' 'buf_1_load' <Predicate = (r_V_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 71 [1/2] (2.77ns)   --->   "%buf_0_load = load i32* %buf_0_addr, align 4" [mSURF.cpp:86]   --->   Operation 71 'load' 'buf_0_load' <Predicate = (!r_V_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_i)   --->   "%buf_load_phi_i = select i1 %r_V_3, i32 %buf_1_load, i32 %buf_0_load" [mSURF.cpp:86]   --->   Operation 72 'select' 'buf_load_phi_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/2] (2.77ns)   --->   "%buf_1_load_1 = load i32* %buf_1_addr_1, align 4" [mSURF.cpp:86]   --->   Operation 73 'load' 'buf_1_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 74 [1/2] (2.77ns)   --->   "%buf_0_load_1 = load i32* %buf_0_addr_1, align 4" [mSURF.cpp:86]   --->   Operation 74 'load' 'buf_0_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 75 [1/1] (0.70ns)   --->   "%buf_load_1_phi_i = select i1 %r_V_3, i32 %buf_1_load_1, i32 %buf_0_load_1" [mSURF.cpp:86]   --->   Operation 75 'select' 'buf_load_1_phi_i' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.70ns)   --->   "%buf_load_2_phi_i = select i1 %r_V_4, i32 %buf_1_load_1, i32 %buf_0_load_1" [mSURF.cpp:86]   --->   Operation 76 'select' 'buf_load_2_phi_i' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.89ns) (out node of the LUT)   --->   "%tmp_7_i = add i32 %tmp_3, %buf_load_phi_i" [mSURF.cpp:86]   --->   Operation 77 'add' 'tmp_7_i' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_10_i = sub i32 %tmp_7_i, %buf_load_1_phi_i" [mSURF.cpp:86]   --->   Operation 78 'sub' 'tmp_10_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_11_i = add i32 %buf_load_2_phi_i, %tmp_10_i" [mSURF.cpp:86]   --->   Operation 79 'add' 'tmp_11_i' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 80 [1/1] (0.46ns)   --->   "br label %7"   --->   Operation 80 'br' <Predicate = true> <Delay = 0.46>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = phi i32 [ %tmp_11_i, %_ifconv ], [ 0, %3 ]" [mSURF.cpp:86]   --->   Operation 81 'phi' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_16_i = zext i10 %t_V_1 to i64" [mSURF.cpp:88]   --->   Operation 82 'zext' 'tmp_16_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%buf_0_addr_2 = getelementptr [800 x i32]* @buf_0, i64 0, i64 %tmp_16_i" [mSURF.cpp:88]   --->   Operation 83 'getelementptr' 'buf_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%buf_1_addr_2 = getelementptr [800 x i32]* @buf_1, i64 0, i64 %tmp_16_i" [mSURF.cpp:88]   --->   Operation 84 'getelementptr' 'buf_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %r_V_4, label %branch1.i, label %branch0.i" [mSURF.cpp:88]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (2.77ns)   --->   "store i32 %tmp_1, i32* %buf_0_addr_2, align 4" [mSURF.cpp:88]   --->   Operation 86 'store' <Predicate = (!r_V_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br label %8" [mSURF.cpp:88]   --->   Operation 87 'br' <Predicate = (!r_V_4)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.77ns)   --->   "store i32 %tmp_1, i32* %buf_1_addr_2, align 4" [mSURF.cpp:88]   --->   Operation 88 'store' <Predicate = (r_V_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "br label %8" [mSURF.cpp:88]   --->   Operation 89 'br' <Predicate = (r_V_4)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @sum_V, i32 %tmp_1)" [mSURF.cpp:90]   --->   Operation 90 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str38, i32 %tmp_3_i)" [mSURF.cpp:97]   --->   Operation 91 'specregionend' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "br label %2" [mSURF.cpp:67]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ video_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pix_val]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ buf_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ buf_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sum_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7         (specinterface    ) [ 0000000]
StgValue_8         (specinterface    ) [ 0000000]
StgValue_9         (br               ) [ 0111111]
r_V_3              (phi              ) [ 0011111]
r_V_4              (phi              ) [ 0011111]
t_V                (phi              ) [ 0010000]
tmp_i              (icmp             ) [ 0011111]
StgValue_14        (speclooptripcount) [ 0000000]
r_V                (add              ) [ 0111111]
StgValue_16        (br               ) [ 0000000]
StgValue_17        (specloopname     ) [ 0000000]
tmp_2_i            (specregionbegin  ) [ 0001111]
tmp_1_i            (icmp             ) [ 0001111]
StgValue_20        (br               ) [ 0011111]
StgValue_21        (ret              ) [ 0000000]
t_V_1              (phi              ) [ 0001111]
tmp_4_i            (icmp             ) [ 0011111]
StgValue_24        (speclooptripcount) [ 0000000]
c_V                (add              ) [ 0011111]
StgValue_26        (br               ) [ 0000000]
StgValue_27        (specloopname     ) [ 0000000]
tmp_3_i            (specregionbegin  ) [ 0000111]
tmp_6_i            (icmp             ) [ 0000000]
or_cond_i          (or               ) [ 0011111]
StgValue_31        (br               ) [ 0011111]
empty              (read             ) [ 0000000]
tmp_data_V         (extractvalue     ) [ 0000100]
StgValue_34        (br               ) [ 0011111]
empty_25           (specregionend    ) [ 0000000]
phitmp_i           (xor              ) [ 0111111]
phitmp1_i          (xor              ) [ 0111111]
StgValue_38        (br               ) [ 0111111]
pix_val_load_1     (phi              ) [ 0000100]
i_i                (phi              ) [ 0000100]
StgValue_41        (store            ) [ 0000000]
exitcond_i         (icmp             ) [ 0011111]
StgValue_43        (speclooptripcount) [ 0000000]
i                  (add              ) [ 0011111]
StgValue_45        (br               ) [ 0000000]
StgValue_46        (specloopname     ) [ 0000000]
tmp_12_i           (bitconcatenate   ) [ 0000000]
tmp_12_cast_i_cast (zext             ) [ 0000000]
tmp_13_i           (lshr             ) [ 0000000]
tmp_2              (trunc            ) [ 0000000]
tmp_14_cast_i      (zext             ) [ 0000000]
tmp_15_i           (add              ) [ 0011111]
StgValue_53        (br               ) [ 0011111]
sext_cast          (zext             ) [ 0000000]
mul                (mul              ) [ 0000000]
tmp                (partselect       ) [ 0000010]
tmp_i_23           (zext             ) [ 0000000]
buf_0_addr         (getelementptr    ) [ 0000010]
buf_1_addr         (getelementptr    ) [ 0000010]
ret_V              (add              ) [ 0000000]
tmp_5_i            (zext             ) [ 0000000]
buf_0_addr_1       (getelementptr    ) [ 0000010]
buf_1_addr_1       (getelementptr    ) [ 0000010]
tmp_3              (sext             ) [ 0000000]
StgValue_69        (store            ) [ 0000000]
buf_1_load         (load             ) [ 0000000]
buf_0_load         (load             ) [ 0000000]
buf_load_phi_i     (select           ) [ 0000000]
buf_1_load_1       (load             ) [ 0000000]
buf_0_load_1       (load             ) [ 0000000]
buf_load_1_phi_i   (select           ) [ 0000000]
buf_load_2_phi_i   (select           ) [ 0000000]
tmp_7_i            (add              ) [ 0000000]
tmp_10_i           (sub              ) [ 0000000]
tmp_11_i           (add              ) [ 0011111]
StgValue_80        (br               ) [ 0011111]
tmp_1              (phi              ) [ 0000001]
tmp_16_i           (zext             ) [ 0000000]
buf_0_addr_2       (getelementptr    ) [ 0000000]
buf_1_addr_2       (getelementptr    ) [ 0000000]
StgValue_85        (br               ) [ 0000000]
StgValue_86        (store            ) [ 0000000]
StgValue_87        (br               ) [ 0000000]
StgValue_88        (store            ) [ 0000000]
StgValue_89        (br               ) [ 0000000]
StgValue_90        (write            ) [ 0000000]
empty_24           (specregionend    ) [ 0000000]
StgValue_92        (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="video_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="video_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="video_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="video_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="video_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="video_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="video_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pix_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sum_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="empty_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="34" slack="0"/>
<pin id="112" dir="0" index="1" bw="24" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="0" index="3" bw="3" slack="0"/>
<pin id="115" dir="0" index="4" bw="1" slack="0"/>
<pin id="116" dir="0" index="5" bw="1" slack="0"/>
<pin id="117" dir="0" index="6" bw="1" slack="0"/>
<pin id="118" dir="0" index="7" bw="1" slack="0"/>
<pin id="119" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_90_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_90/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buf_0_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="10" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buf_1_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="10" slack="0"/>
<pin id="146" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="0"/>
<pin id="175" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="176" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
<pin id="178" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/4 buf_1_load_1/4 StgValue_88/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="180" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="181" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
<pin id="183" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_0_load/4 buf_0_load_1/4 StgValue_86/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="buf_0_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="10" slack="0"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr_1/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="buf_1_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="10" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_1/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="buf_0_addr_2_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="10" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr_2/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="buf_1_addr_2_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_2/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="r_V_3_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="r_V_3_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="r_V_4_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="r_V_4_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="t_V_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="1"/>
<pin id="227" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="t_V_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="10" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="t_V_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="1"/>
<pin id="238" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="t_V_1_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="10" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="pix_val_load_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_load_1 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="pix_val_load_1_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_load_1/4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="1"/>
<pin id="261" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_i_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="2" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/4 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="3"/>
<pin id="272" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_1_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="3"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="r_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_1_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_4_i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="c_V_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_V/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_6_i_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="0" index="1" bw="10" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="or_cond_i_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_data_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="34" slack="0"/>
<pin id="327" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="phitmp_i_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="phitmp_i/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="phitmp1_i_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="phitmp1_i/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="StgValue_41_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="exitcond_i_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="i_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_12_i_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="0" index="1" bw="2" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_i/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_12_cast_i_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast_i_cast/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_13_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="24" slack="1"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_13_i/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="24" slack="0"/>
<pin id="378" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_14_cast_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast_i/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_15_i_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15_i/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mul_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="34" slack="0"/>
<pin id="397" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="31" slack="0"/>
<pin id="402" dir="0" index="1" bw="65" slack="0"/>
<pin id="403" dir="0" index="2" bw="7" slack="0"/>
<pin id="404" dir="0" index="3" bw="8" slack="0"/>
<pin id="405" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_i_23_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="1"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_23/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="ret_V_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="1"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_5_i_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="31" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="StgValue_69_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="31" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="buf_load_phi_i_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="3"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_load_phi_i/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="buf_load_1_phi_i_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="3"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="32" slack="0"/>
<pin id="449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_load_1_phi_i/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="buf_load_2_phi_i_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="3"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="32" slack="0"/>
<pin id="457" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_load_2_phi_i/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_7_i_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="31" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7_i/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_10_i_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10_i/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_11_i_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11_i/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_16_i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="3"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_i/6 "/>
</bind>
</comp>

<comp id="488" class="1005" name="r_V_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_1_i_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="501" class="1005" name="c_V_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="c_V "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_data_V_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="24" slack="1"/>
<pin id="511" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="514" class="1005" name="phitmp_i_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phitmp_i "/>
</bind>
</comp>

<comp id="519" class="1005" name="phitmp1_i_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phitmp1_i "/>
</bind>
</comp>

<comp id="527" class="1005" name="i_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_15_i_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="31" slack="1"/>
<pin id="539" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="542" class="1005" name="buf_0_addr_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="1"/>
<pin id="544" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_addr "/>
</bind>
</comp>

<comp id="547" class="1005" name="buf_1_addr_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="1"/>
<pin id="549" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="552" class="1005" name="buf_0_addr_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="1"/>
<pin id="554" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_addr_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="buf_1_addr_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="1"/>
<pin id="559" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr_1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_11_i_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="78" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="110" pin=7"/></net>

<net id="133"><net_src comp="108" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="104" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="104" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="135" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="104" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="104" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="184"><net_src comp="161" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="104" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="104" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="185" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="82" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="155" pin=1"/></net>

<net id="282"><net_src comp="274" pin="4"/><net_sink comp="149" pin=1"/></net>

<net id="283"><net_src comp="274" pin="4"/><net_sink comp="128" pin=2"/></net>

<net id="288"><net_src comp="229" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="58" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="229" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="64" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="229" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="240" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="240" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="64" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="240" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="110" pin="8"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="201" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="52" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="213" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="52" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="252" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="14" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="263" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="84" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="263" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="88" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="92" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="263" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="94" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="371" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="252" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="252" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="96" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="98" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="100" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="102" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="413"><net_src comp="236" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="420"><net_src comp="236" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="106" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="14" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="201" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="149" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="155" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="450"><net_src comp="201" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="149" pin="7"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="155" pin="7"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="213" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="149" pin="7"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="155" pin="7"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="428" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="437" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="445" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="453" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="467" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="236" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="491"><net_src comp="290" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="496"><net_src comp="296" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="504"><net_src comp="308" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="512"><net_src comp="325" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="517"><net_src comp="329" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="522"><net_src comp="335" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="530"><net_src comp="353" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="535"><net_src comp="384" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="540"><net_src comp="400" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="545"><net_src comp="135" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="550"><net_src comp="142" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="555"><net_src comp="161" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="560"><net_src comp="168" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="565"><net_src comp="473" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="274" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: video_in_V_data_V | {}
	Port: video_in_V_keep_V | {}
	Port: video_in_V_strb_V | {}
	Port: video_in_V_user_V | {}
	Port: video_in_V_last_V | {}
	Port: video_in_V_id_V | {}
	Port: video_in_V_dest_V | {}
	Port: pix_val | {4 5 }
	Port: buf_1 | {6 }
	Port: buf_0 | {6 }
	Port: sum_V | {6 }
 - Input state : 
	Port: integralImg : video_in_V_data_V | {3 }
	Port: integralImg : video_in_V_keep_V | {3 }
	Port: integralImg : video_in_V_strb_V | {3 }
	Port: integralImg : video_in_V_user_V | {3 }
	Port: integralImg : video_in_V_last_V | {3 }
	Port: integralImg : video_in_V_id_V | {3 }
	Port: integralImg : video_in_V_dest_V | {3 }
	Port: integralImg : pix_val | {}
	Port: integralImg : buf_1 | {4 5 }
	Port: integralImg : buf_0 | {4 5 }
	Port: integralImg : sum_V | {}
  - Chain level:
	State 1
	State 2
		tmp_i : 1
		r_V : 1
		StgValue_16 : 2
		tmp_1_i : 1
	State 3
		tmp_4_i : 1
		c_V : 1
		StgValue_26 : 2
		tmp_6_i : 1
		or_cond_i : 2
		StgValue_31 : 2
	State 4
		StgValue_41 : 1
		exitcond_i : 1
		i : 1
		StgValue_45 : 2
		tmp_12_i : 1
		tmp_12_cast_i_cast : 2
		tmp_13_i : 3
		tmp_2 : 4
		tmp_14_cast_i : 5
		tmp_15_i : 6
		sext_cast : 1
		mul : 2
		tmp : 3
		buf_0_addr : 1
		buf_1_addr : 1
		buf_1_load : 2
		buf_0_load : 2
		tmp_5_i : 1
		buf_0_addr_1 : 2
		buf_1_addr_1 : 2
		buf_1_load_1 : 3
		buf_0_load_1 : 3
	State 5
		StgValue_69 : 1
		buf_load_phi_i : 1
		buf_load_1_phi_i : 1
		buf_load_2_phi_i : 1
		tmp_7_i : 2
		tmp_10_i : 3
		tmp_11_i : 4
	State 6
		buf_0_addr_2 : 1
		buf_1_addr_2 : 1
		StgValue_86 : 2
		StgValue_88 : 2
		StgValue_90 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         r_V_fu_290        |    0    |    0    |    10   |
|          |         c_V_fu_308        |    0    |    0    |    10   |
|          |          i_fu_353         |    0    |    0    |    3    |
|    add   |      tmp_15_i_fu_384      |    0    |    0    |    32   |
|          |        ret_V_fu_416       |    0    |    0    |    10   |
|          |       tmp_7_i_fu_461      |    0    |    0    |    32   |
|          |      tmp_11_i_fu_473      |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |   buf_load_phi_i_fu_437   |    0    |    0    |    32   |
|  select  |  buf_load_1_phi_i_fu_445  |    0    |    0    |    32   |
|          |  buf_load_2_phi_i_fu_453  |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|   lshr   |      tmp_13_i_fu_371      |    0    |    0    |    64   |
|----------|---------------------------|---------|---------|---------|
|    sub   |      tmp_10_i_fu_467      |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|    mul   |         mul_fu_394        |    1    |    0    |    24   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_i_fu_284       |    0    |    0    |    5    |
|          |       tmp_1_i_fu_296      |    0    |    0    |    5    |
|   icmp   |       tmp_4_i_fu_302      |    0    |    0    |    5    |
|          |       tmp_6_i_fu_314      |    0    |    0    |    5    |
|          |     exitcond_i_fu_347     |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      phitmp_i_fu_329      |    0    |    0    |    1    |
|          |      phitmp1_i_fu_335     |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|    or    |      or_cond_i_fu_320     |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|   read   |     empty_read_fu_110     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |  StgValue_90_write_fu_128 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|extractvalue|     tmp_data_V_fu_325     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|      tmp_12_i_fu_359      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          | tmp_12_cast_i_cast_fu_367 |    0    |    0    |    0    |
|          |    tmp_14_cast_i_fu_380   |    0    |    0    |    0    |
|   zext   |      sext_cast_fu_390     |    0    |    0    |    0    |
|          |      tmp_i_23_fu_410      |    0    |    0    |    0    |
|          |       tmp_5_i_fu_422      |    0    |    0    |    0    |
|          |      tmp_16_i_fu_479      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |        tmp_2_fu_376       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|         tmp_fu_400        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |        tmp_3_fu_428       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   369   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| buf_0_addr_1_reg_552 |   10   |
|  buf_0_addr_reg_542  |   10   |
| buf_1_addr_1_reg_557 |   10   |
|  buf_1_addr_reg_547  |   10   |
|      c_V_reg_501     |   10   |
|      i_i_reg_259     |    2   |
|       i_reg_527      |    2   |
|   phitmp1_i_reg_519  |    1   |
|   phitmp_i_reg_514   |    1   |
|pix_val_load_1_reg_248|   32   |
|     r_V_3_reg_201    |    1   |
|     r_V_4_reg_213    |    1   |
|      r_V_reg_488     |   10   |
|     t_V_1_reg_236    |   10   |
|      t_V_reg_225     |   10   |
|   tmp_11_i_reg_562   |   32   |
|   tmp_15_i_reg_532   |   32   |
|    tmp_1_i_reg_493   |    1   |
|     tmp_1_reg_270    |   32   |
|  tmp_data_V_reg_509  |   24   |
|      tmp_reg_537     |   31   |
+----------------------+--------+
|         Total        |   272  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |   3  |  10  |   30   ||    3    |
| grp_access_fu_149 |  p2  |   2  |   0  |    0   ||    3    |
| grp_access_fu_155 |  p0  |   3  |  10  |   30   ||    3    |
| grp_access_fu_155 |  p2  |   2  |   0  |    0   ||    3    |
|   r_V_3_reg_201   |  p0  |   2  |   1  |    2   ||    3    |
|   r_V_4_reg_213   |  p0  |   2  |   1  |    2   ||    3    |
|   t_V_1_reg_236   |  p0  |   2  |  10  |   20   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   ||  3.918  ||    21   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   369  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   21   |
|  Register |    -   |    -   |   272  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   272  |   390  |
+-----------+--------+--------+--------+--------+
