// Seed: 1971396338
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 [-1 : ""] id_5 = -1;
  assign module_1._id_7 = 0;
endmodule
module module_1 #(
    parameter id_17 = 32'd2,
    parameter id_2  = 32'd94,
    parameter id_7  = 32'd97
) (
    output wor id_0,
    input tri1 id_1,
    output uwire _id_2,
    input uwire id_3,
    input tri0 id_4,
    input uwire id_5,
    input uwire id_6,
    input wire _id_7,
    output wand id_8
    , id_16,
    input supply1 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wand id_12,
    output tri id_13,
    output wand id_14
);
  parameter id_17 = 1;
  logic [7:0] id_18;
  assign id_14 = id_9;
  assign id_18[id_7 : id_17] = id_5 - id_1;
  logic [ id_2 : 1] id_19;
  wire  [id_17 : 1] id_20;
  logic [id_2 : -1] id_21;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_19,
      id_20
  );
endmodule
