Basic 6502 reimplimination in verilog to teach myself and to branch into my own version later

(not feature complete!, only about 1/3 of the opcodes are done)
