

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Fri Aug 14 18:22:55 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.534|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  329|  4025|  329|  4025|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------+----------+-----------+-----------+-------+----------+
        |                 |   Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    | min |  max |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-----+------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |  328|  4024| 41 ~ 503 |          -|          -|      8|    no    |
        | + Loop 1.1      |    0|   441|  4 ~ 63  |          -|          -| 0 ~ 7 |    no    |
        |  ++ Loop 1.1.1  |    0|    24|         4|          -|          -| 0 ~ 6 |    no    |
        | + Loop 1.2      |    0|    21|         3|          -|          -| 0 ~ 7 |    no    |
        +-----------------+-----+------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      6|       0|    867|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      0|    2604|   2698|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    515|    -|
|Register         |        -|      -|     418|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|    3022|   4080|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       2|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+------+------+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------------+-----------------------------------+---------+-------+------+------+-----+
    |kernel_control_s_axi_U                |kernel_control_s_axi               |        0|      0|    36|    40|    0|
    |kernel_dsqrt_64ns_64ns_64_30_1_U2     |kernel_dsqrt_64ns_64ns_64_30_1     |        0|      0|  1831|  1957|    0|
    |kernel_udiv_32ns_32ns_32_36_seq_1_U3  |kernel_udiv_32ns_32ns_32_36_seq_1  |        0|      0|   394|   238|    0|
    |kernel_uitodp_32ns_64_5_1_U1          |kernel_uitodp_32ns_64_5_1          |        0|      0|   343|   463|    0|
    +--------------------------------------+-----------------------------------+---------+-------+------+------+-----+
    |Total                                 |                                   |        0|      0|  2604|  2698|    0|
    +--------------------------------------+-----------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |mul_ln214_1_fu_393_p2   |     *    |      3|  0|   20|          32|          32|
    |mul_ln214_fu_340_p2     |     *    |      3|  0|   20|          32|          32|
    |add_ln47_fu_249_p2      |     +    |      0|  0|   15|           8|           8|
    |i_fu_227_p2             |     +    |      0|  0|   12|           4|           1|
    |j_V_fu_270_p2           |     +    |      0|  0|   11|           3|           1|
    |k_V_1_fu_374_p2         |     +    |      0|  0|   11|           3|           1|
    |k_V_fu_308_p2           |     +    |      0|  0|   11|           3|           1|
    |sh_amt_1_fu_484_p2      |     -    |      0|  0|   19|           1|          12|
    |sh_amt_fu_456_p2        |     -    |      0|  0|   19|          11|          12|
    |sub_ln214_1_fu_399_p2   |     -    |      0|  0|   39|          32|          32|
    |sub_ln214_fu_346_p2     |     -    |      0|  0|   39|          32|          32|
    |sub_ln461_fu_628_p2     |     -    |      0|  0|   39|           1|          32|
    |and_ln330_fu_600_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln333_1_fu_572_p2   |    and   |      0|  0|    2|           1|           1|
    |and_ln333_fu_566_p2     |    and   |      0|  0|    2|           1|           1|
    |icmp_ln16_fu_302_p2     |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln326_fu_450_p2    |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln330_fu_466_p2    |   icmp   |      0|  0|   13|          11|          11|
    |icmp_ln332_fu_472_p2    |   icmp   |      0|  0|   13|          12|           1|
    |icmp_ln333_fu_478_p2    |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln343_fu_504_p2    |   icmp   |      0|  0|   11|           7|           1|
    |icmp_ln883_fu_352_p2    |   icmp   |      0|  0|   20|          32|           1|
    |icmp_ln887_1_fu_368_p2  |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln887_fu_264_p2    |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln8_fu_221_p2      |   icmp   |      0|  0|   11|           4|           5|
    |lshr_ln334_fu_528_p2    |   lshr   |      0|  0|  166|          53|          53|
    |or_ln330_fu_554_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln332_fu_614_p2      |    or    |      0|  0|    2|           1|           1|
    |select_ln326_fu_586_p3  |  select  |      0|  0|   32|           1|           1|
    |select_ln330_fu_606_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln332_fu_620_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln333_fu_578_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln336_fu_546_p3  |  select  |      0|  0|    2|           1|           2|
    |select_ln343_fu_516_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln351_fu_633_p3  |  select  |      0|  0|   32|           1|          32|
    |shl_ln345_fu_510_p2     |    shl   |      0|  0|  101|          32|          32|
    |xor_ln326_fu_594_p2     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln330_fu_560_p2     |    xor   |      0|  0|    2|           1|           2|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      6|  0|  867|         413|         490|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |A_int_V_address0    |   27|          5|    6|         30|
    |A_int_V_address1    |   27|          5|    6|         30|
    |A_int_V_d0          |   15|          3|   32|         96|
    |A_int_V_d1          |   15|          3|   32|         96|
    |ap_NS_fsm           |  377|         86|    1|         86|
    |indvars_iv_reg_160  |    9|          2|    3|          6|
    |op2_assign_reg_148  |    9|          2|    4|          8|
    |p_0110_0_reg_172    |    9|          2|    3|          6|
    |p_0222_0_reg_196    |    9|          2|    3|          6|
    |reg_215             |    9|          2|   32|         64|
    |storemerge_reg_184  |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  515|        114|  154|        492|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |A_int_V_addr_1_reg_648  |   6|   0|    6|          0|
    |A_int_V_addr_2_reg_668  |   6|   0|    6|          0|
    |A_int_V_addr_reg_662    |   6|   0|    6|          0|
    |ap_CS_fsm               |  85|   0|   85|          0|
    |i_reg_643               |   4|   0|    4|          0|
    |indvars_iv_reg_160      |   3|   0|    3|          0|
    |j_V_reg_657             |   3|   0|    3|          0|
    |k_V_1_reg_712           |   3|   0|    3|          0|
    |k_V_reg_676             |   3|   0|    3|          0|
    |mul_ln214_1_reg_722     |  32|   0|   32|          0|
    |mul_ln214_reg_691       |  32|   0|   32|          0|
    |op2_assign_reg_148      |   4|   0|    4|          0|
    |p_0110_0_reg_172        |   3|   0|    3|          0|
    |p_0222_0_reg_196        |   3|   0|    3|          0|
    |p_Result_2_reg_737      |   1|   0|    1|          0|
    |reg_215                 |  32|   0|   32|          0|
    |select_ln332_reg_742    |  32|   0|   32|          0|
    |storemerge_reg_184      |  32|   0|   32|          0|
    |tmp_reg_727             |  64|   0|   64|          0|
    |val_assign_reg_732      |  64|   0|   64|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 418|   0|  418|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|A_int_V_address0       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_address1       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce1            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we1            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d1             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q1             |  in |   32|  ap_memory |    A_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

