<stg><name>fft_8pt_Pipeline_VITIS_LOOP_72_2</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %out_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc48:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc48:1 %icmp_ln72 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc48:3 %add_ln72 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48:4 %br_ln72 = br i1 %icmp_ln72, void %for.inc48.split, void %for.cond.cleanup41.exitStub

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
for.inc48.split:0 %zext_ln72 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.split:3 %FFT_output_0_addr = getelementptr i32 %FFT_output_0, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="FFT_output_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.split:4 %FFT_output_1_addr = getelementptr i32 %FFT_output_1, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="FFT_output_1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
for.inc48.split:5 %FFT_output_0_load = load i3 %FFT_output_0_addr

]]></Node>
<StgValue><ssdm name="FFT_output_0_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="3">
<![CDATA[
for.inc48.split:6 %FFT_output_1_load = load i3 %FFT_output_1_addr

]]></Node>
<StgValue><ssdm name="FFT_output_1_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc48.split:7 %icmp_ln75 = icmp_eq  i4 %i_1, i4 7

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48.split:13 %store_ln72 = store i4 %add_ln72, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.cond.cleanup41.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc48.split:1 %specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln73"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.split:2 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
for.inc48.split:5 %FFT_output_0_load = load i3 %FFT_output_0_addr

]]></Node>
<StgValue><ssdm name="FFT_output_0_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="3">
<![CDATA[
for.inc48.split:6 %FFT_output_1_load = load i3 %FFT_output_1_addr

]]></Node>
<StgValue><ssdm name="FFT_output_1_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.split:8 %bitcast_ln76 = bitcast i32 %FFT_output_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln76"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.split:9 %bitcast_ln76_1 = bitcast i32 %FFT_output_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln76_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc48.split:10 %tmp_1 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i32.i32, i1 %icmp_ln75, i32 %bitcast_ln76_1, i32 %bitcast_ln76

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="96" op_0_bw="65">
<![CDATA[
for.inc48.split:11 %zext_ln76 = zext i65 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
for.inc48.split:12 %write_ln76 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %out_stream, i96 %zext_ln76

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.split:14 %br_ln72 = br void %for.inc48

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="out_stream" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream"/></StgValue>
</port>
<port id="42" name="FFT_output_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_output_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="FFT_output_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_output_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="i" fromId="44" toId="5">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="out_stream" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="50" from="empty" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="55" from="empty_0" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="59" from="empty_1" to="specinterface_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="60" from="empty_1" to="specinterface_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="61" from="empty_1" to="specinterface_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="66" from="empty_1" to="specinterface_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="67" from="empty_1" to="specinterface_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="6">
</dataflow>
<dataflow id="70" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="72" from="StgValue_71" to="store_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="73" from="i" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="74" from="i" to="i_1" fromId="5" toId="9">
</dataflow>
<dataflow id="75" from="i_1" to="icmp_ln72" fromId="9" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_76" to="icmp_ln72" fromId="76" toId="10">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="78" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_80" to="empty" fromId="80" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_80" to="empty" fromId="80" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_80" to="empty" fromId="80" toId="11">
</dataflow>
<dataflow id="84" from="i_1" to="add_ln72" fromId="9" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_85" to="add_ln72" fromId="85" toId="12">
</dataflow>
<dataflow id="87" from="icmp_ln72" to="br_ln72" fromId="10" toId="13">
</dataflow>
<dataflow id="88" from="i_1" to="zext_ln72" fromId="9" toId="14">
</dataflow>
<dataflow id="89" from="FFT_output_0" to="FFT_output_0_addr" fromId="42" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_90" to="FFT_output_0_addr" fromId="90" toId="15">
</dataflow>
<dataflow id="92" from="zext_ln72" to="FFT_output_0_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="93" from="FFT_output_1" to="FFT_output_1_addr" fromId="43" toId="16">
</dataflow>
<dataflow id="94" from="StgValue_90" to="FFT_output_1_addr" fromId="90" toId="16">
</dataflow>
<dataflow id="95" from="zext_ln72" to="FFT_output_1_addr" fromId="14" toId="16">
</dataflow>
<dataflow id="96" from="FFT_output_0_addr" to="FFT_output_0_load" fromId="15" toId="17">
</dataflow>
<dataflow id="97" from="FFT_output_1_addr" to="FFT_output_1_load" fromId="16" toId="18">
</dataflow>
<dataflow id="98" from="i_1" to="icmp_ln75" fromId="9" toId="19">
</dataflow>
<dataflow id="100" from="StgValue_99" to="icmp_ln75" fromId="99" toId="19">
</dataflow>
<dataflow id="101" from="add_ln72" to="store_ln72" fromId="12" toId="20">
</dataflow>
<dataflow id="102" from="i" to="store_ln72" fromId="5" toId="20">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecPipeline" to="specpipeline_ln73" fromId="103" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_44" to="specpipeline_ln73" fromId="44" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_51" to="specpipeline_ln73" fromId="51" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_51" to="specpipeline_ln73" fromId="51" toId="21">
</dataflow>
<dataflow id="108" from="StgValue_51" to="specpipeline_ln73" fromId="51" toId="21">
</dataflow>
<dataflow id="109" from="empty_1" to="specpipeline_ln73" fromId="58" toId="21">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecLoopName" to="specloopname_ln72" fromId="110" toId="22">
</dataflow>
<dataflow id="113" from="empty_6" to="specloopname_ln72" fromId="112" toId="22">
</dataflow>
<dataflow id="114" from="FFT_output_0_addr" to="FFT_output_0_load" fromId="15" toId="23">
</dataflow>
<dataflow id="115" from="FFT_output_1_addr" to="FFT_output_1_load" fromId="16" toId="24">
</dataflow>
<dataflow id="116" from="FFT_output_0_load" to="bitcast_ln76" fromId="23" toId="25">
</dataflow>
<dataflow id="117" from="FFT_output_1_load" to="bitcast_ln76_1" fromId="24" toId="26">
</dataflow>
<dataflow id="119" from="_ssdm_op_BitConcatenate.i65.i1.i32.i32" to="tmp_1" fromId="118" toId="27">
</dataflow>
<dataflow id="120" from="icmp_ln75" to="tmp_1" fromId="19" toId="27">
</dataflow>
<dataflow id="121" from="bitcast_ln76_1" to="tmp_1" fromId="26" toId="27">
</dataflow>
<dataflow id="122" from="bitcast_ln76" to="tmp_1" fromId="25" toId="27">
</dataflow>
<dataflow id="123" from="tmp_1" to="zext_ln76" fromId="27" toId="28">
</dataflow>
<dataflow id="125" from="_ssdm_op_Write.axis.volatile.i96P128A" to="write_ln76" fromId="124" toId="29">
</dataflow>
<dataflow id="126" from="out_stream" to="write_ln76" fromId="41" toId="29">
</dataflow>
<dataflow id="127" from="zext_ln76" to="write_ln76" fromId="28" toId="29">
</dataflow>
<dataflow id="128" from="icmp_ln72" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
