xdma_0_pcie3_ip_pcie_7vx.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_7vx.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_bram_7vx.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_bram_7vx_8k.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_8k.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_bram_7vx_16k.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_16k.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_bram_7vx_cpl.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_cpl.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_bram_7vx_rep.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_rep.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_bram_7vx_rep_8k.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_rep_8k.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_bram_7vx_req.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_req.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_init_ctrl_7vx.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_init_ctrl_7vx.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_pipe_lane.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_pipe_lane.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_pipe_misc.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_pipe_misc.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_pipe_pipeline.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_pipe_pipeline.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_top.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_top.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_force_adapt.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_force_adapt.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pipe_clock.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_clock.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pipe_drp.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_drp.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pipe_eq.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_eq.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pipe_rate.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_rate.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pipe_reset.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_reset.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pipe_sync.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_sync.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pipe_user.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_user.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pipe_wrapper.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pipe_wrapper.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_qpll_drp.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_qpll_drp.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_qpll_reset.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_qpll_reset.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_qpll_wrapper.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_qpll_wrapper.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_rxeq_scan.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_rxeq_scan.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_gt_wrapper.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_gt_wrapper.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_gt_top.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_gt_top.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_gt_common.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_gt_common.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_gtx_cpllpd_ovrd.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_gtx_cpllpd_ovrd.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_tlp_tph_tbl_7vx.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_tlp_tph_tbl_7vx.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip_pcie_3_0_7vx.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/source/xdma_0_pcie3_ip_pcie_3_0_7vx.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_pcie3_ip.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_0/sim/xdma_0_pcie3_ip.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_v4_1_31_blk_mem_64_reg_be.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_1/sim/xdma_v4_1_31_blk_mem_64_reg_be.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_v4_1_31_blk_mem_64_noreg_be.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/ip_2/sim/xdma_v4_1_31_blk_mem_64_noreg_be.v,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_dma_bram_wrap.sv,systemverilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_dma_bram_wrap_1024.sv,systemverilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_1024.sv,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_dma_bram_wrap_2048.sv,systemverilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_2048.sv,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0_core_top.sv,systemverilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
xdma_0.sv,systemverilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/xdma_0_1/sim/xdma_0.sv,incdir="../../../ipstatic/hdl/verilog"incdir="../../../ipstatic/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
