OPT_DESIGN_PATH=D:/RTL_FPGA/VERILOG/comparator_2bits/sim_comportamental/work/@_opt
