<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="reg.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/reg1_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/reg1_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/reg1_timesim.v"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/reg1_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/reg1_synthesis.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="reg1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="reg1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="reg1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="reg1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="reg1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="reg1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="reg1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="reg1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="reg1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="reg1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="reg1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="reg1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="reg1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="reg1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="reg1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="reg1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="reg1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="reg1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="reg1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="reg1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="reg1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="reg1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="reg1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="reg1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="reg1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="reg1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="reg1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="reg1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="reg1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="reg1_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg1_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg1_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="reg1_tb_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg1_tb_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="reg1_tb_isim_par.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg1_tb_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg1_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg1_tb_stx_par.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="reg1_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="reg1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1716349898" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1716349898">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1716352539" xil_pn:in_ck="-6406880403904943973" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1716352539">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="reg1.v"/>
      <outfile xil_pn:name="reg1_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1716349934" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="673321820944771707" xil_pn:start_ts="1716349934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716349934" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4015357661629124307" xil_pn:start_ts="1716349934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716349934" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7783252508351075458" xil_pn:start_ts="1716349934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716352571" xil_pn:in_ck="-6406880403904943973" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1716352571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="reg1.v"/>
      <outfile xil_pn:name="reg1_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1716352572" xil_pn:in_ck="-6406880403904943973" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9134827460191322623" xil_pn:start_ts="1716352571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="reg1_tb_beh.prj"/>
      <outfile xil_pn:name="reg1_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1716352572" xil_pn:in_ck="6201392904783130099" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3756399318727292766" xil_pn:start_ts="1716352572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="reg1_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1716349141" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1716349141">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1716349141" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7372834127604536344" xil_pn:start_ts="1716349141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716349141" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7783252508351075458" xil_pn:start_ts="1716349141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716349141" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1716349141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716349141" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2696626350638515418" xil_pn:start_ts="1716349141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716349141" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-470298230647412060" xil_pn:start_ts="1716349141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716349142" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="118080511952109004" xil_pn:start_ts="1716349141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716352236" xil_pn:in_ck="4584969331" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7009648190279283143" xil_pn:start_ts="1716352228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="reg1.lso"/>
      <outfile xil_pn:name="reg1.ngc"/>
      <outfile xil_pn:name="reg1.ngr"/>
      <outfile xil_pn:name="reg1.prj"/>
      <outfile xil_pn:name="reg1.stx"/>
      <outfile xil_pn:name="reg1.syr"/>
      <outfile xil_pn:name="reg1.xst"/>
      <outfile xil_pn:name="reg1_tb_beh.prj"/>
      <outfile xil_pn:name="reg1_tb_par.prj"/>
      <outfile xil_pn:name="reg1_tb_stx_beh.prj"/>
      <outfile xil_pn:name="reg1_tb_stx_par.prj"/>
      <outfile xil_pn:name="reg1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1716349149" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027436111569" xil_pn:start_ts="1716349149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716352242" xil_pn:in_ck="4993031596245" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5180945211099649299" xil_pn:start_ts="1716352236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="reg1.bld"/>
      <outfile xil_pn:name="reg1.ngd"/>
      <outfile xil_pn:name="reg1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1716352280" xil_pn:in_ck="4993031596246" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="369612586547794185" xil_pn:start_ts="1716352242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="reg1.pcf"/>
      <outfile xil_pn:name="reg1_map.map"/>
      <outfile xil_pn:name="reg1_map.mrp"/>
      <outfile xil_pn:name="reg1_map.ncd"/>
      <outfile xil_pn:name="reg1_map.ngm"/>
      <outfile xil_pn:name="reg1_map.xrpt"/>
      <outfile xil_pn:name="reg1_summary.xml"/>
      <outfile xil_pn:name="reg1_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1716352321" xil_pn:in_ck="5921343110445085423" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-1045558837770552960" xil_pn:start_ts="1716352280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="reg1.ncd"/>
      <outfile xil_pn:name="reg1.pad"/>
      <outfile xil_pn:name="reg1.par"/>
      <outfile xil_pn:name="reg1.ptwx"/>
      <outfile xil_pn:name="reg1.unroutes"/>
      <outfile xil_pn:name="reg1.xpi"/>
      <outfile xil_pn:name="reg1_pad.csv"/>
      <outfile xil_pn:name="reg1_pad.txt"/>
      <outfile xil_pn:name="reg1_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1716353909" xil_pn:in_ck="4993031596114" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-9086048484310396885" xil_pn:start_ts="1716353898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/reg1_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/reg1_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/reg1_timesim.v"/>
    </transform>
    <transform xil_pn:end_ts="1716353909" xil_pn:in_ck="6101485955804591207" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1716353909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen/par/reg1_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/reg1_timesim.v"/>
      <outfile xil_pn:name="reg1_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1716353914" xil_pn:in_ck="-3702881557246439372" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-8162158025727536801" xil_pn:start_ts="1716353909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="reg1_tb_isim_par.exe"/>
      <outfile xil_pn:name="reg1_tb_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1716353915" xil_pn:in_ck="6201392922718999303" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="6490298934401805858" xil_pn:start_ts="1716353914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="reg1_tb_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1716352321" xil_pn:in_ck="4993031596114" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1716352308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="reg1.twr"/>
      <outfile xil_pn:name="reg1.twx"/>
    </transform>
    <transform xil_pn:end_ts="1716352338" xil_pn:in_ck="4993031596245" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="4672199215190103555" xil_pn:start_ts="1716352335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/reg1_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/reg1_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
