
Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a58  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08003c58  08003c58  00013c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d5c  08003d5c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003d5c  08003d5c  00013d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d64  08003d64  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d64  08003d64  00013d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d68  08003d68  00013d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003d6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000070  08003ddc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08003ddc  00020130  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097f3  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018ff  00000000  00000000  00029891  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000780  00000000  00000000  0002b190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006e8  00000000  00000000  0002b910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000277b4  00000000  00000000  0002bff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008832  00000000  00000000  000537ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1d56  00000000  00000000  0005bfde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014dd34  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002544  00000000  00000000  0014dd88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	08003c40 	.word	0x08003c40

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	08003c40 	.word	0x08003c40

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96e 	b.w	80005d4 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468c      	mov	ip, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	f040 8083 	bne.w	8000426 <__udivmoddi4+0x116>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d947      	bls.n	80003b6 <__udivmoddi4+0xa6>
 8000326:	fab2 f282 	clz	r2, r2
 800032a:	b142      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032c:	f1c2 0020 	rsb	r0, r2, #32
 8000330:	fa24 f000 	lsr.w	r0, r4, r0
 8000334:	4091      	lsls	r1, r2
 8000336:	4097      	lsls	r7, r2
 8000338:	ea40 0c01 	orr.w	ip, r0, r1
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbbc f6f8 	udiv	r6, ip, r8
 8000348:	fa1f fe87 	uxth.w	lr, r7
 800034c:	fb08 c116 	mls	r1, r8, r6, ip
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb06 f10e 	mul.w	r1, r6, lr
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18fb      	adds	r3, r7, r3
 800035e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000362:	f080 8119 	bcs.w	8000598 <__udivmoddi4+0x288>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8116 	bls.w	8000598 <__udivmoddi4+0x288>
 800036c:	3e02      	subs	r6, #2
 800036e:	443b      	add	r3, r7
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0f8 	udiv	r0, r3, r8
 8000378:	fb08 3310 	mls	r3, r8, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fe0e 	mul.w	lr, r0, lr
 8000384:	45a6      	cmp	lr, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8105 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8102 	bls.w	800059c <__udivmoddi4+0x28c>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	2600      	movs	r6, #0
 80003a6:	b11d      	cbz	r5, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c5 4300 	strd	r4, r3, [r5]
 80003b0:	4631      	mov	r1, r6
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	b902      	cbnz	r2, 80003ba <__udivmoddi4+0xaa>
 80003b8:	deff      	udf	#255	; 0xff
 80003ba:	fab2 f282 	clz	r2, r2
 80003be:	2a00      	cmp	r2, #0
 80003c0:	d150      	bne.n	8000464 <__udivmoddi4+0x154>
 80003c2:	1bcb      	subs	r3, r1, r7
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	fa1f f887 	uxth.w	r8, r7
 80003cc:	2601      	movs	r6, #1
 80003ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80003d2:	0c21      	lsrs	r1, r4, #16
 80003d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb08 f30c 	mul.w	r3, r8, ip
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0xe4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0xe2>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	f200 80e9 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1ac9      	subs	r1, r1, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000400:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x10c>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x10a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80d9 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e7bf      	b.n	80003a6 <__udivmoddi4+0x96>
 8000426:	428b      	cmp	r3, r1
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x12e>
 800042a:	2d00      	cmp	r5, #0
 800042c:	f000 80b1 	beq.w	8000592 <__udivmoddi4+0x282>
 8000430:	2600      	movs	r6, #0
 8000432:	e9c5 0100 	strd	r0, r1, [r5]
 8000436:	4630      	mov	r0, r6
 8000438:	4631      	mov	r1, r6
 800043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043e:	fab3 f683 	clz	r6, r3
 8000442:	2e00      	cmp	r6, #0
 8000444:	d14a      	bne.n	80004dc <__udivmoddi4+0x1cc>
 8000446:	428b      	cmp	r3, r1
 8000448:	d302      	bcc.n	8000450 <__udivmoddi4+0x140>
 800044a:	4282      	cmp	r2, r0
 800044c:	f200 80b8 	bhi.w	80005c0 <__udivmoddi4+0x2b0>
 8000450:	1a84      	subs	r4, r0, r2
 8000452:	eb61 0103 	sbc.w	r1, r1, r3
 8000456:	2001      	movs	r0, #1
 8000458:	468c      	mov	ip, r1
 800045a:	2d00      	cmp	r5, #0
 800045c:	d0a8      	beq.n	80003b0 <__udivmoddi4+0xa0>
 800045e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f603 	lsr.w	r6, r0, r3
 800046c:	4097      	lsls	r7, r2
 800046e:	fa01 f002 	lsl.w	r0, r1, r2
 8000472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000476:	40d9      	lsrs	r1, r3
 8000478:	4330      	orrs	r0, r6
 800047a:	0c03      	lsrs	r3, r0, #16
 800047c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000480:	fa1f f887 	uxth.w	r8, r7
 8000484:	fb0e 1116 	mls	r1, lr, r6, r1
 8000488:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800048c:	fb06 f108 	mul.w	r1, r6, r8
 8000490:	4299      	cmp	r1, r3
 8000492:	fa04 f402 	lsl.w	r4, r4, r2
 8000496:	d909      	bls.n	80004ac <__udivmoddi4+0x19c>
 8000498:	18fb      	adds	r3, r7, r3
 800049a:	f106 3cff 	add.w	ip, r6, #4294967295
 800049e:	f080 808d 	bcs.w	80005bc <__udivmoddi4+0x2ac>
 80004a2:	4299      	cmp	r1, r3
 80004a4:	f240 808a 	bls.w	80005bc <__udivmoddi4+0x2ac>
 80004a8:	3e02      	subs	r6, #2
 80004aa:	443b      	add	r3, r7
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b281      	uxth	r1, r0
 80004b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004bc:	fb00 f308 	mul.w	r3, r0, r8
 80004c0:	428b      	cmp	r3, r1
 80004c2:	d907      	bls.n	80004d4 <__udivmoddi4+0x1c4>
 80004c4:	1879      	adds	r1, r7, r1
 80004c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004ca:	d273      	bcs.n	80005b4 <__udivmoddi4+0x2a4>
 80004cc:	428b      	cmp	r3, r1
 80004ce:	d971      	bls.n	80005b4 <__udivmoddi4+0x2a4>
 80004d0:	3802      	subs	r0, #2
 80004d2:	4439      	add	r1, r7
 80004d4:	1acb      	subs	r3, r1, r3
 80004d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004da:	e778      	b.n	80003ce <__udivmoddi4+0xbe>
 80004dc:	f1c6 0c20 	rsb	ip, r6, #32
 80004e0:	fa03 f406 	lsl.w	r4, r3, r6
 80004e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e8:	431c      	orrs	r4, r3
 80004ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ee:	fa01 f306 	lsl.w	r3, r1, r6
 80004f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004fa:	431f      	orrs	r7, r3
 80004fc:	0c3b      	lsrs	r3, r7, #16
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fa1f f884 	uxth.w	r8, r4
 8000506:	fb0e 1119 	mls	r1, lr, r9, r1
 800050a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800050e:	fb09 fa08 	mul.w	sl, r9, r8
 8000512:	458a      	cmp	sl, r1
 8000514:	fa02 f206 	lsl.w	r2, r2, r6
 8000518:	fa00 f306 	lsl.w	r3, r0, r6
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x220>
 800051e:	1861      	adds	r1, r4, r1
 8000520:	f109 30ff 	add.w	r0, r9, #4294967295
 8000524:	d248      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 8000526:	458a      	cmp	sl, r1
 8000528:	d946      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800052a:	f1a9 0902 	sub.w	r9, r9, #2
 800052e:	4421      	add	r1, r4
 8000530:	eba1 010a 	sub.w	r1, r1, sl
 8000534:	b2bf      	uxth	r7, r7
 8000536:	fbb1 f0fe 	udiv	r0, r1, lr
 800053a:	fb0e 1110 	mls	r1, lr, r0, r1
 800053e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000542:	fb00 f808 	mul.w	r8, r0, r8
 8000546:	45b8      	cmp	r8, r7
 8000548:	d907      	bls.n	800055a <__udivmoddi4+0x24a>
 800054a:	19e7      	adds	r7, r4, r7
 800054c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000550:	d22e      	bcs.n	80005b0 <__udivmoddi4+0x2a0>
 8000552:	45b8      	cmp	r8, r7
 8000554:	d92c      	bls.n	80005b0 <__udivmoddi4+0x2a0>
 8000556:	3802      	subs	r0, #2
 8000558:	4427      	add	r7, r4
 800055a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800055e:	eba7 0708 	sub.w	r7, r7, r8
 8000562:	fba0 8902 	umull	r8, r9, r0, r2
 8000566:	454f      	cmp	r7, r9
 8000568:	46c6      	mov	lr, r8
 800056a:	4649      	mov	r1, r9
 800056c:	d31a      	bcc.n	80005a4 <__udivmoddi4+0x294>
 800056e:	d017      	beq.n	80005a0 <__udivmoddi4+0x290>
 8000570:	b15d      	cbz	r5, 800058a <__udivmoddi4+0x27a>
 8000572:	ebb3 020e 	subs.w	r2, r3, lr
 8000576:	eb67 0701 	sbc.w	r7, r7, r1
 800057a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800057e:	40f2      	lsrs	r2, r6
 8000580:	ea4c 0202 	orr.w	r2, ip, r2
 8000584:	40f7      	lsrs	r7, r6
 8000586:	e9c5 2700 	strd	r2, r7, [r5]
 800058a:	2600      	movs	r6, #0
 800058c:	4631      	mov	r1, r6
 800058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e70b      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0x60>
 800059c:	4618      	mov	r0, r3
 800059e:	e6fd      	b.n	800039c <__udivmoddi4+0x8c>
 80005a0:	4543      	cmp	r3, r8
 80005a2:	d2e5      	bcs.n	8000570 <__udivmoddi4+0x260>
 80005a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a8:	eb69 0104 	sbc.w	r1, r9, r4
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7df      	b.n	8000570 <__udivmoddi4+0x260>
 80005b0:	4608      	mov	r0, r1
 80005b2:	e7d2      	b.n	800055a <__udivmoddi4+0x24a>
 80005b4:	4660      	mov	r0, ip
 80005b6:	e78d      	b.n	80004d4 <__udivmoddi4+0x1c4>
 80005b8:	4681      	mov	r9, r0
 80005ba:	e7b9      	b.n	8000530 <__udivmoddi4+0x220>
 80005bc:	4666      	mov	r6, ip
 80005be:	e775      	b.n	80004ac <__udivmoddi4+0x19c>
 80005c0:	4630      	mov	r0, r6
 80005c2:	e74a      	b.n	800045a <__udivmoddi4+0x14a>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	4439      	add	r1, r7
 80005ca:	e713      	b.n	80003f4 <__udivmoddi4+0xe4>
 80005cc:	3802      	subs	r0, #2
 80005ce:	443c      	add	r4, r7
 80005d0:	e724      	b.n	800041c <__udivmoddi4+0x10c>
 80005d2:	bf00      	nop

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005dc:	f000 faad 	bl	8000b3a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e0:	f000 f81a 	bl	8000618 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e4:	f000 f8c2 	bl	800076c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80005e8:	f000 f890 	bl	800070c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  // Turn ON the Green Led to tell the user that Bootloader is running
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET );
 80005ec:	2201      	movs	r2, #1
 80005ee:	2101      	movs	r1, #1
 80005f0:	4807      	ldr	r0, [pc, #28]	; (8000610 <main+0x38>)
 80005f2:	f000 fdb5 	bl	8001160 <HAL_GPIO_WritePin>
  printf("Starting Bootloader [Major No:%d - Minor No:%d]\n", BL_Version[0], BL_Version[1] );
 80005f6:	2300      	movs	r3, #0
 80005f8:	2201      	movs	r2, #1
 80005fa:	4619      	mov	r1, r3
 80005fc:	4805      	ldr	r0, [pc, #20]	; (8000614 <main+0x3c>)
 80005fe:	f002 fb53 	bl	8002ca8 <iprintf>
  HAL_Delay(2000);   //2sec delay for nothing
 8000602:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000606:	f000 faf5 	bl	8000bf4 <HAL_Delay>

  // Jump to application
  goto_application();
 800060a:	f000 f8ff 	bl	800080c <goto_application>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800060e:	e7fe      	b.n	800060e <main+0x36>
 8000610:	40020400 	.word	0x40020400
 8000614:	08003c58 	.word	0x08003c58

08000618 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b0b8      	sub	sp, #224	; 0xe0
 800061c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000622:	2234      	movs	r2, #52	; 0x34
 8000624:	2100      	movs	r1, #0
 8000626:	4618      	mov	r0, r3
 8000628:	f002 fb36 	bl	8002c98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800062c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800063c:	f107 0308 	add.w	r3, r7, #8
 8000640:	2290      	movs	r2, #144	; 0x90
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f002 fb27 	bl	8002c98 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800064a:	4b2e      	ldr	r3, [pc, #184]	; (8000704 <SystemClock_Config+0xec>)
 800064c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800064e:	4a2d      	ldr	r2, [pc, #180]	; (8000704 <SystemClock_Config+0xec>)
 8000650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000654:	6413      	str	r3, [r2, #64]	; 0x40
 8000656:	4b2b      	ldr	r3, [pc, #172]	; (8000704 <SystemClock_Config+0xec>)
 8000658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800065a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000662:	4b29      	ldr	r3, [pc, #164]	; (8000708 <SystemClock_Config+0xf0>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800066a:	4a27      	ldr	r2, [pc, #156]	; (8000708 <SystemClock_Config+0xf0>)
 800066c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000670:	6013      	str	r3, [r2, #0]
 8000672:	4b25      	ldr	r3, [pc, #148]	; (8000708 <SystemClock_Config+0xf0>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800067a:	603b      	str	r3, [r7, #0]
 800067c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800067e:	2302      	movs	r3, #2
 8000680:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000684:	2301      	movs	r3, #1
 8000686:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068a:	2310      	movs	r3, #16
 800068c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000690:	2300      	movs	r3, #0
 8000692:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000696:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800069a:	4618      	mov	r0, r3
 800069c:	f000 fd7a 	bl	8001194 <HAL_RCC_OscConfig>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <SystemClock_Config+0x92>
  {
    Error_Handler();
 80006a6:	f000 f8cb 	bl	8000840 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006aa:	230f      	movs	r3, #15
 80006ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006b0:	2300      	movs	r3, #0
 80006b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b6:	2300      	movs	r3, #0
 80006b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006bc:	2300      	movs	r3, #0
 80006be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c2:	2300      	movs	r3, #0
 80006c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006c8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80006cc:	2100      	movs	r1, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f001 f80e 	bl	80016f0 <HAL_RCC_ClockConfig>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006da:	f000 f8b1 	bl	8000840 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80006de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006e2:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006e8:	f107 0308 	add.w	r3, r7, #8
 80006ec:	4618      	mov	r0, r3
 80006ee:	f001 f9d5 	bl	8001a9c <HAL_RCCEx_PeriphCLKConfig>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80006f8:	f000 f8a2 	bl	8000840 <Error_Handler>
  }
}
 80006fc:	bf00      	nop
 80006fe:	37e0      	adds	r7, #224	; 0xe0
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	40023800 	.word	0x40023800
 8000708:	40007000 	.word	0x40007000

0800070c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000710:	4b14      	ldr	r3, [pc, #80]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000712:	4a15      	ldr	r2, [pc, #84]	; (8000768 <MX_USART3_UART_Init+0x5c>)
 8000714:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000716:	4b13      	ldr	r3, [pc, #76]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000718:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800071c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800071e:	4b11      	ldr	r3, [pc, #68]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000720:	2200      	movs	r2, #0
 8000722:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000724:	4b0f      	ldr	r3, [pc, #60]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000726:	2200      	movs	r2, #0
 8000728:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800072a:	4b0e      	ldr	r3, [pc, #56]	; (8000764 <MX_USART3_UART_Init+0x58>)
 800072c:	2200      	movs	r2, #0
 800072e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000730:	4b0c      	ldr	r3, [pc, #48]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000732:	220c      	movs	r2, #12
 8000734:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000736:	4b0b      	ldr	r3, [pc, #44]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000738:	2200      	movs	r2, #0
 800073a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800073c:	4b09      	ldr	r3, [pc, #36]	; (8000764 <MX_USART3_UART_Init+0x58>)
 800073e:	2200      	movs	r2, #0
 8000740:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000742:	4b08      	ldr	r3, [pc, #32]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000744:	2200      	movs	r2, #0
 8000746:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000748:	4b06      	ldr	r3, [pc, #24]	; (8000764 <MX_USART3_UART_Init+0x58>)
 800074a:	2200      	movs	r2, #0
 800074c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800074e:	4805      	ldr	r0, [pc, #20]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000750:	f001 fdcc 	bl	80022ec <HAL_UART_Init>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800075a:	f000 f871 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20000098 	.word	0x20000098
 8000768:	40004800 	.word	0x40004800

0800076c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b088      	sub	sp, #32
 8000770:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000772:	f107 030c 	add.w	r3, r7, #12
 8000776:	2200      	movs	r2, #0
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	605a      	str	r2, [r3, #4]
 800077c:	609a      	str	r2, [r3, #8]
 800077e:	60da      	str	r2, [r3, #12]
 8000780:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000782:	4b17      	ldr	r3, [pc, #92]	; (80007e0 <MX_GPIO_Init+0x74>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	4a16      	ldr	r2, [pc, #88]	; (80007e0 <MX_GPIO_Init+0x74>)
 8000788:	f043 0302 	orr.w	r3, r3, #2
 800078c:	6313      	str	r3, [r2, #48]	; 0x30
 800078e:	4b14      	ldr	r3, [pc, #80]	; (80007e0 <MX_GPIO_Init+0x74>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	f003 0302 	and.w	r3, r3, #2
 8000796:	60bb      	str	r3, [r7, #8]
 8000798:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800079a:	4b11      	ldr	r3, [pc, #68]	; (80007e0 <MX_GPIO_Init+0x74>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	4a10      	ldr	r2, [pc, #64]	; (80007e0 <MX_GPIO_Init+0x74>)
 80007a0:	f043 0308 	orr.w	r3, r3, #8
 80007a4:	6313      	str	r3, [r2, #48]	; 0x30
 80007a6:	4b0e      	ldr	r3, [pc, #56]	; (80007e0 <MX_GPIO_Init+0x74>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	f003 0308 	and.w	r3, r3, #8
 80007ae:	607b      	str	r3, [r7, #4]
 80007b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80007b2:	2200      	movs	r2, #0
 80007b4:	2101      	movs	r1, #1
 80007b6:	480b      	ldr	r0, [pc, #44]	; (80007e4 <MX_GPIO_Init+0x78>)
 80007b8:	f000 fcd2 	bl	8001160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007bc:	2301      	movs	r3, #1
 80007be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c0:	2301      	movs	r3, #1
 80007c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c8:	2300      	movs	r3, #0
 80007ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007cc:	f107 030c 	add.w	r3, r7, #12
 80007d0:	4619      	mov	r1, r3
 80007d2:	4804      	ldr	r0, [pc, #16]	; (80007e4 <MX_GPIO_Init+0x78>)
 80007d4:	f000 fb18 	bl	8000e08 <HAL_GPIO_Init>

}
 80007d8:	bf00      	nop
 80007da:	3720      	adds	r7, #32
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40023800 	.word	0x40023800
 80007e4:	40020400 	.word	0x40020400

080007e8 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80007f0:	1d39      	adds	r1, r7, #4
 80007f2:	f04f 33ff 	mov.w	r3, #4294967295
 80007f6:	2201      	movs	r2, #1
 80007f8:	4803      	ldr	r0, [pc, #12]	; (8000808 <__io_putchar+0x20>)
 80007fa:	f001 fdc5 	bl	8002388 <HAL_UART_Transmit>

  return ch;
 80007fe:	687b      	ldr	r3, [r7, #4]
}
 8000800:	4618      	mov	r0, r3
 8000802:	3708      	adds	r7, #8
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	20000098 	.word	0x20000098

0800080c <goto_application>:
/**
  * @brief Jump to application from the Bootloader
  * @retval None
  */
static void goto_application(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
  printf("Gonna Jump to Application\n");
 8000812:	4808      	ldr	r0, [pc, #32]	; (8000834 <goto_application+0x28>)
 8000814:	f002 face 	bl	8002db4 <puts>

  void (*app_reset_handler)(void) = (void*)(*((volatile uint32_t*) (0x08040000 + 4U)));
 8000818:	4b07      	ldr	r3, [pc, #28]	; (8000838 <goto_application+0x2c>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	607b      	str	r3, [r7, #4]

  //__set_MSP(*(volatile uint32_t*) 0x08040000);

  // Turn OFF the Green Led to tell the user that Bootloader is not running
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET );
 800081e:	2200      	movs	r2, #0
 8000820:	2101      	movs	r1, #1
 8000822:	4806      	ldr	r0, [pc, #24]	; (800083c <goto_application+0x30>)
 8000824:	f000 fc9c 	bl	8001160 <HAL_GPIO_WritePin>
  app_reset_handler();
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	4798      	blx	r3
}
 800082c:	bf00      	nop
 800082e:	3708      	adds	r7, #8
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	08003c8c 	.word	0x08003c8c
 8000838:	08040004 	.word	0x08040004
 800083c:	40020400 	.word	0x40020400

08000840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000844:	b672      	cpsid	i
}
 8000846:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000848:	e7fe      	b.n	8000848 <Error_Handler+0x8>
	...

0800084c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000852:	4b0f      	ldr	r3, [pc, #60]	; (8000890 <HAL_MspInit+0x44>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000856:	4a0e      	ldr	r2, [pc, #56]	; (8000890 <HAL_MspInit+0x44>)
 8000858:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800085c:	6413      	str	r3, [r2, #64]	; 0x40
 800085e:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <HAL_MspInit+0x44>)
 8000860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800086a:	4b09      	ldr	r3, [pc, #36]	; (8000890 <HAL_MspInit+0x44>)
 800086c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800086e:	4a08      	ldr	r2, [pc, #32]	; (8000890 <HAL_MspInit+0x44>)
 8000870:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000874:	6453      	str	r3, [r2, #68]	; 0x44
 8000876:	4b06      	ldr	r3, [pc, #24]	; (8000890 <HAL_MspInit+0x44>)
 8000878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800087a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800087e:	603b      	str	r3, [r7, #0]
 8000880:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000882:	bf00      	nop
 8000884:	370c      	adds	r7, #12
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	40023800 	.word	0x40023800

08000894 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b08a      	sub	sp, #40	; 0x28
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a17      	ldr	r2, [pc, #92]	; (8000910 <HAL_UART_MspInit+0x7c>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d128      	bne.n	8000908 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80008b6:	4b17      	ldr	r3, [pc, #92]	; (8000914 <HAL_UART_MspInit+0x80>)
 80008b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ba:	4a16      	ldr	r2, [pc, #88]	; (8000914 <HAL_UART_MspInit+0x80>)
 80008bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008c0:	6413      	str	r3, [r2, #64]	; 0x40
 80008c2:	4b14      	ldr	r3, [pc, #80]	; (8000914 <HAL_UART_MspInit+0x80>)
 80008c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008ce:	4b11      	ldr	r3, [pc, #68]	; (8000914 <HAL_UART_MspInit+0x80>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	4a10      	ldr	r2, [pc, #64]	; (8000914 <HAL_UART_MspInit+0x80>)
 80008d4:	f043 0308 	orr.w	r3, r3, #8
 80008d8:	6313      	str	r3, [r2, #48]	; 0x30
 80008da:	4b0e      	ldr	r3, [pc, #56]	; (8000914 <HAL_UART_MspInit+0x80>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	f003 0308 	and.w	r3, r3, #8
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80008e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80008ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ec:	2302      	movs	r3, #2
 80008ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f4:	2303      	movs	r3, #3
 80008f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80008f8:	2307      	movs	r3, #7
 80008fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008fc:	f107 0314 	add.w	r3, r7, #20
 8000900:	4619      	mov	r1, r3
 8000902:	4805      	ldr	r0, [pc, #20]	; (8000918 <HAL_UART_MspInit+0x84>)
 8000904:	f000 fa80 	bl	8000e08 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000908:	bf00      	nop
 800090a:	3728      	adds	r7, #40	; 0x28
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40004800 	.word	0x40004800
 8000914:	40023800 	.word	0x40023800
 8000918:	40020c00 	.word	0x40020c00

0800091c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000920:	e7fe      	b.n	8000920 <NMI_Handler+0x4>
	...

08000924 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  printf("HF\n");
 8000928:	4801      	ldr	r0, [pc, #4]	; (8000930 <HardFault_Handler+0xc>)
 800092a:	f002 fa43 	bl	8002db4 <puts>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800092e:	e7fe      	b.n	800092e <HardFault_Handler+0xa>
 8000930:	08003ca8 	.word	0x08003ca8

08000934 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000938:	e7fe      	b.n	8000938 <MemManage_Handler+0x4>

0800093a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800093a:	b480      	push	{r7}
 800093c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800093e:	e7fe      	b.n	800093e <BusFault_Handler+0x4>

08000940 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000944:	e7fe      	b.n	8000944 <UsageFault_Handler+0x4>

08000946 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000946:	b480      	push	{r7}
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800094a:	bf00      	nop
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr

08000954 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr

08000962 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000962:	b480      	push	{r7}
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000966:	bf00      	nop
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000974:	f000 f91e 	bl	8000bb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000978:	bf00      	nop
 800097a:	bd80      	pop	{r7, pc}

0800097c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000988:	2300      	movs	r3, #0
 800098a:	617b      	str	r3, [r7, #20]
 800098c:	e00a      	b.n	80009a4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800098e:	f3af 8000 	nop.w
 8000992:	4601      	mov	r1, r0
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	1c5a      	adds	r2, r3, #1
 8000998:	60ba      	str	r2, [r7, #8]
 800099a:	b2ca      	uxtb	r2, r1
 800099c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	3301      	adds	r3, #1
 80009a2:	617b      	str	r3, [r7, #20]
 80009a4:	697a      	ldr	r2, [r7, #20]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	dbf0      	blt.n	800098e <_read+0x12>
	}

return len;
 80009ac:	687b      	ldr	r3, [r7, #4]
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3718      	adds	r7, #24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b086      	sub	sp, #24
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	60f8      	str	r0, [r7, #12]
 80009be:	60b9      	str	r1, [r7, #8]
 80009c0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
 80009c6:	e009      	b.n	80009dc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	1c5a      	adds	r2, r3, #1
 80009cc:	60ba      	str	r2, [r7, #8]
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	4618      	mov	r0, r3
 80009d2:	f7ff ff09 	bl	80007e8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	3301      	adds	r3, #1
 80009da:	617b      	str	r3, [r7, #20]
 80009dc:	697a      	ldr	r2, [r7, #20]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	dbf1      	blt.n	80009c8 <_write+0x12>
	}
	return len;
 80009e4:	687b      	ldr	r3, [r7, #4]
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3718      	adds	r7, #24
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <_close>:

int _close(int file)
{
 80009ee:	b480      	push	{r7}
 80009f0:	b083      	sub	sp, #12
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	6078      	str	r0, [r7, #4]
	return -1;
 80009f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr

08000a06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a06:	b480      	push	{r7}
 8000a08:	b083      	sub	sp, #12
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	6078      	str	r0, [r7, #4]
 8000a0e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a16:	605a      	str	r2, [r3, #4]
	return 0;
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	370c      	adds	r7, #12
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr

08000a26 <_isatty>:

int _isatty(int file)
{
 8000a26:	b480      	push	{r7}
 8000a28:	b083      	sub	sp, #12
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	6078      	str	r0, [r7, #4]
	return 1;
 8000a2e:	2301      	movs	r3, #1
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	60f8      	str	r0, [r7, #12]
 8000a44:	60b9      	str	r1, [r7, #8]
 8000a46:	607a      	str	r2, [r7, #4]
	return 0;
 8000a48:	2300      	movs	r3, #0
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3714      	adds	r7, #20
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
	...

08000a58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a60:	4a14      	ldr	r2, [pc, #80]	; (8000ab4 <_sbrk+0x5c>)
 8000a62:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <_sbrk+0x60>)
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a6c:	4b13      	ldr	r3, [pc, #76]	; (8000abc <_sbrk+0x64>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d102      	bne.n	8000a7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a74:	4b11      	ldr	r3, [pc, #68]	; (8000abc <_sbrk+0x64>)
 8000a76:	4a12      	ldr	r2, [pc, #72]	; (8000ac0 <_sbrk+0x68>)
 8000a78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a7a:	4b10      	ldr	r3, [pc, #64]	; (8000abc <_sbrk+0x64>)
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4413      	add	r3, r2
 8000a82:	693a      	ldr	r2, [r7, #16]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d207      	bcs.n	8000a98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a88:	f002 f8dc 	bl	8002c44 <__errno>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	220c      	movs	r2, #12
 8000a90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a92:	f04f 33ff 	mov.w	r3, #4294967295
 8000a96:	e009      	b.n	8000aac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a98:	4b08      	ldr	r3, [pc, #32]	; (8000abc <_sbrk+0x64>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a9e:	4b07      	ldr	r3, [pc, #28]	; (8000abc <_sbrk+0x64>)
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4413      	add	r3, r2
 8000aa6:	4a05      	ldr	r2, [pc, #20]	; (8000abc <_sbrk+0x64>)
 8000aa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aaa:	68fb      	ldr	r3, [r7, #12]
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	3718      	adds	r7, #24
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20080000 	.word	0x20080000
 8000ab8:	00000400 	.word	0x00000400
 8000abc:	2000008c 	.word	0x2000008c
 8000ac0:	20000130 	.word	0x20000130

08000ac4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ac8:	4b06      	ldr	r3, [pc, #24]	; (8000ae4 <SystemInit+0x20>)
 8000aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ace:	4a05      	ldr	r2, [pc, #20]	; (8000ae4 <SystemInit+0x20>)
 8000ad0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ad4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	e000ed00 	.word	0xe000ed00

08000ae8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ae8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000aec:	480d      	ldr	r0, [pc, #52]	; (8000b24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000aee:	490e      	ldr	r1, [pc, #56]	; (8000b28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000af0:	4a0e      	ldr	r2, [pc, #56]	; (8000b2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000af2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000af4:	e002      	b.n	8000afc <LoopCopyDataInit>

08000af6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000af6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000afa:	3304      	adds	r3, #4

08000afc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000afc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000afe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b00:	d3f9      	bcc.n	8000af6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b02:	4a0b      	ldr	r2, [pc, #44]	; (8000b30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b04:	4c0b      	ldr	r4, [pc, #44]	; (8000b34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b08:	e001      	b.n	8000b0e <LoopFillZerobss>

08000b0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b0c:	3204      	adds	r2, #4

08000b0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b10:	d3fb      	bcc.n	8000b0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b12:	f7ff ffd7 	bl	8000ac4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b16:	f002 f89b 	bl	8002c50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b1a:	f7ff fd5d 	bl	80005d8 <main>
  bx  lr    
 8000b1e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b20:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000b24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b28:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b2c:	08003d6c 	.word	0x08003d6c
  ldr r2, =_sbss
 8000b30:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b34:	20000130 	.word	0x20000130

08000b38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b38:	e7fe      	b.n	8000b38 <ADC_IRQHandler>

08000b3a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b3e:	2003      	movs	r0, #3
 8000b40:	f000 f92e 	bl	8000da0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b44:	2000      	movs	r0, #0
 8000b46:	f000 f805 	bl	8000b54 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000b4a:	f7ff fe7f 	bl	800084c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000b4e:	2300      	movs	r3, #0
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	bd80      	pop	{r7, pc}

08000b54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b5c:	4b12      	ldr	r3, [pc, #72]	; (8000ba8 <HAL_InitTick+0x54>)
 8000b5e:	681a      	ldr	r2, [r3, #0]
 8000b60:	4b12      	ldr	r3, [pc, #72]	; (8000bac <HAL_InitTick+0x58>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	4619      	mov	r1, r3
 8000b66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b72:	4618      	mov	r0, r3
 8000b74:	f000 f93b 	bl	8000dee <HAL_SYSTICK_Config>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	e00e      	b.n	8000ba0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2b0f      	cmp	r3, #15
 8000b86:	d80a      	bhi.n	8000b9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	6879      	ldr	r1, [r7, #4]
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	f000 f911 	bl	8000db6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b94:	4a06      	ldr	r2, [pc, #24]	; (8000bb0 <HAL_InitTick+0x5c>)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	e000      	b.n	8000ba0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3708      	adds	r7, #8
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	20000000 	.word	0x20000000
 8000bac:	20000008 	.word	0x20000008
 8000bb0:	20000004 	.word	0x20000004

08000bb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bb8:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <HAL_IncTick+0x20>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <HAL_IncTick+0x24>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	4a04      	ldr	r2, [pc, #16]	; (8000bd8 <HAL_IncTick+0x24>)
 8000bc6:	6013      	str	r3, [r2, #0]
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	20000008 	.word	0x20000008
 8000bd8:	2000011c 	.word	0x2000011c

08000bdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  return uwTick;
 8000be0:	4b03      	ldr	r3, [pc, #12]	; (8000bf0 <HAL_GetTick+0x14>)
 8000be2:	681b      	ldr	r3, [r3, #0]
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	2000011c 	.word	0x2000011c

08000bf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bfc:	f7ff ffee 	bl	8000bdc <HAL_GetTick>
 8000c00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c0c:	d005      	beq.n	8000c1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c0e:	4b0a      	ldr	r3, [pc, #40]	; (8000c38 <HAL_Delay+0x44>)
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	461a      	mov	r2, r3
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	4413      	add	r3, r2
 8000c18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c1a:	bf00      	nop
 8000c1c:	f7ff ffde 	bl	8000bdc <HAL_GetTick>
 8000c20:	4602      	mov	r2, r0
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	68fa      	ldr	r2, [r7, #12]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d8f7      	bhi.n	8000c1c <HAL_Delay+0x28>
  {
  }
}
 8000c2c:	bf00      	nop
 8000c2e:	bf00      	nop
 8000c30:	3710      	adds	r7, #16
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	20000008 	.word	0x20000008

08000c3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b085      	sub	sp, #20
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	f003 0307 	and.w	r3, r3, #7
 8000c4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c4c:	4b0b      	ldr	r3, [pc, #44]	; (8000c7c <__NVIC_SetPriorityGrouping+0x40>)
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c52:	68ba      	ldr	r2, [r7, #8]
 8000c54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c58:	4013      	ands	r3, r2
 8000c5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000c64:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <__NVIC_SetPriorityGrouping+0x44>)
 8000c66:	4313      	orrs	r3, r2
 8000c68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c6a:	4a04      	ldr	r2, [pc, #16]	; (8000c7c <__NVIC_SetPriorityGrouping+0x40>)
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	60d3      	str	r3, [r2, #12]
}
 8000c70:	bf00      	nop
 8000c72:	3714      	adds	r7, #20
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	e000ed00 	.word	0xe000ed00
 8000c80:	05fa0000 	.word	0x05fa0000

08000c84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c88:	4b04      	ldr	r3, [pc, #16]	; (8000c9c <__NVIC_GetPriorityGrouping+0x18>)
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	0a1b      	lsrs	r3, r3, #8
 8000c8e:	f003 0307 	and.w	r3, r3, #7
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	6039      	str	r1, [r7, #0]
 8000caa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	db0a      	blt.n	8000cca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	b2da      	uxtb	r2, r3
 8000cb8:	490c      	ldr	r1, [pc, #48]	; (8000cec <__NVIC_SetPriority+0x4c>)
 8000cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cbe:	0112      	lsls	r2, r2, #4
 8000cc0:	b2d2      	uxtb	r2, r2
 8000cc2:	440b      	add	r3, r1
 8000cc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cc8:	e00a      	b.n	8000ce0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	b2da      	uxtb	r2, r3
 8000cce:	4908      	ldr	r1, [pc, #32]	; (8000cf0 <__NVIC_SetPriority+0x50>)
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	f003 030f 	and.w	r3, r3, #15
 8000cd6:	3b04      	subs	r3, #4
 8000cd8:	0112      	lsls	r2, r2, #4
 8000cda:	b2d2      	uxtb	r2, r2
 8000cdc:	440b      	add	r3, r1
 8000cde:	761a      	strb	r2, [r3, #24]
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr
 8000cec:	e000e100 	.word	0xe000e100
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b089      	sub	sp, #36	; 0x24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	f003 0307 	and.w	r3, r3, #7
 8000d06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	f1c3 0307 	rsb	r3, r3, #7
 8000d0e:	2b04      	cmp	r3, #4
 8000d10:	bf28      	it	cs
 8000d12:	2304      	movcs	r3, #4
 8000d14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	3304      	adds	r3, #4
 8000d1a:	2b06      	cmp	r3, #6
 8000d1c:	d902      	bls.n	8000d24 <NVIC_EncodePriority+0x30>
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	3b03      	subs	r3, #3
 8000d22:	e000      	b.n	8000d26 <NVIC_EncodePriority+0x32>
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d28:	f04f 32ff 	mov.w	r2, #4294967295
 8000d2c:	69bb      	ldr	r3, [r7, #24]
 8000d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d32:	43da      	mvns	r2, r3
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	401a      	ands	r2, r3
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	fa01 f303 	lsl.w	r3, r1, r3
 8000d46:	43d9      	mvns	r1, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d4c:	4313      	orrs	r3, r2
         );
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3724      	adds	r7, #36	; 0x24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
	...

08000d5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	3b01      	subs	r3, #1
 8000d68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d6c:	d301      	bcc.n	8000d72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e00f      	b.n	8000d92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d72:	4a0a      	ldr	r2, [pc, #40]	; (8000d9c <SysTick_Config+0x40>)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	3b01      	subs	r3, #1
 8000d78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d7a:	210f      	movs	r1, #15
 8000d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d80:	f7ff ff8e 	bl	8000ca0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d84:	4b05      	ldr	r3, [pc, #20]	; (8000d9c <SysTick_Config+0x40>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d8a:	4b04      	ldr	r3, [pc, #16]	; (8000d9c <SysTick_Config+0x40>)
 8000d8c:	2207      	movs	r2, #7
 8000d8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d90:	2300      	movs	r3, #0
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	e000e010 	.word	0xe000e010

08000da0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f7ff ff47 	bl	8000c3c <__NVIC_SetPriorityGrouping>
}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b086      	sub	sp, #24
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	60b9      	str	r1, [r7, #8]
 8000dc0:	607a      	str	r2, [r7, #4]
 8000dc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dc8:	f7ff ff5c 	bl	8000c84 <__NVIC_GetPriorityGrouping>
 8000dcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	68b9      	ldr	r1, [r7, #8]
 8000dd2:	6978      	ldr	r0, [r7, #20]
 8000dd4:	f7ff ff8e 	bl	8000cf4 <NVIC_EncodePriority>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dde:	4611      	mov	r1, r2
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff ff5d 	bl	8000ca0 <__NVIC_SetPriority>
}
 8000de6:	bf00      	nop
 8000de8:	3718      	adds	r7, #24
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b082      	sub	sp, #8
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000df6:	6878      	ldr	r0, [r7, #4]
 8000df8:	f7ff ffb0 	bl	8000d5c <SysTick_Config>
 8000dfc:	4603      	mov	r3, r0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3708      	adds	r7, #8
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
	...

08000e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b089      	sub	sp, #36	; 0x24
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000e12:	2300      	movs	r3, #0
 8000e14:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000e16:	2300      	movs	r3, #0
 8000e18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000e22:	2300      	movs	r3, #0
 8000e24:	61fb      	str	r3, [r7, #28]
 8000e26:	e175      	b.n	8001114 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000e28:	2201      	movs	r2, #1
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	697a      	ldr	r2, [r7, #20]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e3c:	693a      	ldr	r2, [r7, #16]
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	f040 8164 	bne.w	800110e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d00b      	beq.n	8000e66 <HAL_GPIO_Init+0x5e>
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d007      	beq.n	8000e66 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e5a:	2b11      	cmp	r3, #17
 8000e5c:	d003      	beq.n	8000e66 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	2b12      	cmp	r3, #18
 8000e64:	d130      	bne.n	8000ec8 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	689b      	ldr	r3, [r3, #8]
 8000e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	005b      	lsls	r3, r3, #1
 8000e70:	2203      	movs	r2, #3
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43db      	mvns	r3, r3
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	68da      	ldr	r2, [r3, #12]
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	69ba      	ldr	r2, [r7, #24]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	69ba      	ldr	r2, [r7, #24]
 8000e94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	69ba      	ldr	r2, [r7, #24]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	091b      	lsrs	r3, r3, #4
 8000eb2:	f003 0201 	and.w	r2, r3, #1
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebc:	69ba      	ldr	r2, [r7, #24]
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	69ba      	ldr	r2, [r7, #24]
 8000edc:	4013      	ands	r3, r2
 8000ede:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	689a      	ldr	r2, [r3, #8]
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d003      	beq.n	8000f08 <HAL_GPIO_Init+0x100>
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	2b12      	cmp	r3, #18
 8000f06:	d123      	bne.n	8000f50 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	08da      	lsrs	r2, r3, #3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	3208      	adds	r2, #8
 8000f10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	f003 0307 	and.w	r3, r3, #7
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	220f      	movs	r2, #15
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	691a      	ldr	r2, [r3, #16]
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	f003 0307 	and.w	r3, r3, #7
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	08da      	lsrs	r2, r3, #3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	3208      	adds	r2, #8
 8000f4a:	69b9      	ldr	r1, [r7, #24]
 8000f4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	43db      	mvns	r3, r3
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	4013      	ands	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f003 0203 	and.w	r2, r3, #3
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	005b      	lsls	r3, r3, #1
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	f000 80be 	beq.w	800110e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f92:	4b66      	ldr	r3, [pc, #408]	; (800112c <HAL_GPIO_Init+0x324>)
 8000f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f96:	4a65      	ldr	r2, [pc, #404]	; (800112c <HAL_GPIO_Init+0x324>)
 8000f98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f9c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f9e:	4b63      	ldr	r3, [pc, #396]	; (800112c <HAL_GPIO_Init+0x324>)
 8000fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000faa:	4a61      	ldr	r2, [pc, #388]	; (8001130 <HAL_GPIO_Init+0x328>)
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	089b      	lsrs	r3, r3, #2
 8000fb0:	3302      	adds	r3, #2
 8000fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	f003 0303 	and.w	r3, r3, #3
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	220f      	movs	r2, #15
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a58      	ldr	r2, [pc, #352]	; (8001134 <HAL_GPIO_Init+0x32c>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d037      	beq.n	8001046 <HAL_GPIO_Init+0x23e>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a57      	ldr	r2, [pc, #348]	; (8001138 <HAL_GPIO_Init+0x330>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d031      	beq.n	8001042 <HAL_GPIO_Init+0x23a>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a56      	ldr	r2, [pc, #344]	; (800113c <HAL_GPIO_Init+0x334>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d02b      	beq.n	800103e <HAL_GPIO_Init+0x236>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a55      	ldr	r2, [pc, #340]	; (8001140 <HAL_GPIO_Init+0x338>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d025      	beq.n	800103a <HAL_GPIO_Init+0x232>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a54      	ldr	r2, [pc, #336]	; (8001144 <HAL_GPIO_Init+0x33c>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d01f      	beq.n	8001036 <HAL_GPIO_Init+0x22e>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a53      	ldr	r2, [pc, #332]	; (8001148 <HAL_GPIO_Init+0x340>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d019      	beq.n	8001032 <HAL_GPIO_Init+0x22a>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a52      	ldr	r2, [pc, #328]	; (800114c <HAL_GPIO_Init+0x344>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d013      	beq.n	800102e <HAL_GPIO_Init+0x226>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a51      	ldr	r2, [pc, #324]	; (8001150 <HAL_GPIO_Init+0x348>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d00d      	beq.n	800102a <HAL_GPIO_Init+0x222>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4a50      	ldr	r2, [pc, #320]	; (8001154 <HAL_GPIO_Init+0x34c>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d007      	beq.n	8001026 <HAL_GPIO_Init+0x21e>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4a4f      	ldr	r2, [pc, #316]	; (8001158 <HAL_GPIO_Init+0x350>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d101      	bne.n	8001022 <HAL_GPIO_Init+0x21a>
 800101e:	2309      	movs	r3, #9
 8001020:	e012      	b.n	8001048 <HAL_GPIO_Init+0x240>
 8001022:	230a      	movs	r3, #10
 8001024:	e010      	b.n	8001048 <HAL_GPIO_Init+0x240>
 8001026:	2308      	movs	r3, #8
 8001028:	e00e      	b.n	8001048 <HAL_GPIO_Init+0x240>
 800102a:	2307      	movs	r3, #7
 800102c:	e00c      	b.n	8001048 <HAL_GPIO_Init+0x240>
 800102e:	2306      	movs	r3, #6
 8001030:	e00a      	b.n	8001048 <HAL_GPIO_Init+0x240>
 8001032:	2305      	movs	r3, #5
 8001034:	e008      	b.n	8001048 <HAL_GPIO_Init+0x240>
 8001036:	2304      	movs	r3, #4
 8001038:	e006      	b.n	8001048 <HAL_GPIO_Init+0x240>
 800103a:	2303      	movs	r3, #3
 800103c:	e004      	b.n	8001048 <HAL_GPIO_Init+0x240>
 800103e:	2302      	movs	r3, #2
 8001040:	e002      	b.n	8001048 <HAL_GPIO_Init+0x240>
 8001042:	2301      	movs	r3, #1
 8001044:	e000      	b.n	8001048 <HAL_GPIO_Init+0x240>
 8001046:	2300      	movs	r3, #0
 8001048:	69fa      	ldr	r2, [r7, #28]
 800104a:	f002 0203 	and.w	r2, r2, #3
 800104e:	0092      	lsls	r2, r2, #2
 8001050:	4093      	lsls	r3, r2
 8001052:	69ba      	ldr	r2, [r7, #24]
 8001054:	4313      	orrs	r3, r2
 8001056:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001058:	4935      	ldr	r1, [pc, #212]	; (8001130 <HAL_GPIO_Init+0x328>)
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	089b      	lsrs	r3, r3, #2
 800105e:	3302      	adds	r3, #2
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001066:	4b3d      	ldr	r3, [pc, #244]	; (800115c <HAL_GPIO_Init+0x354>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	43db      	mvns	r3, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4013      	ands	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d003      	beq.n	800108a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	4313      	orrs	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800108a:	4a34      	ldr	r2, [pc, #208]	; (800115c <HAL_GPIO_Init+0x354>)
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001090:	4b32      	ldr	r3, [pc, #200]	; (800115c <HAL_GPIO_Init+0x354>)
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	43db      	mvns	r3, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4013      	ands	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d003      	beq.n	80010b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010b4:	4a29      	ldr	r2, [pc, #164]	; (800115c <HAL_GPIO_Init+0x354>)
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ba:	4b28      	ldr	r3, [pc, #160]	; (800115c <HAL_GPIO_Init+0x354>)
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	43db      	mvns	r3, r3
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4013      	ands	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d003      	beq.n	80010de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	4313      	orrs	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010de:	4a1f      	ldr	r2, [pc, #124]	; (800115c <HAL_GPIO_Init+0x354>)
 80010e0:	69bb      	ldr	r3, [r7, #24]
 80010e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010e4:	4b1d      	ldr	r3, [pc, #116]	; (800115c <HAL_GPIO_Init+0x354>)
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	43db      	mvns	r3, r3
 80010ee:	69ba      	ldr	r2, [r7, #24]
 80010f0:	4013      	ands	r3, r2
 80010f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d003      	beq.n	8001108 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	4313      	orrs	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001108:	4a14      	ldr	r2, [pc, #80]	; (800115c <HAL_GPIO_Init+0x354>)
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	3301      	adds	r3, #1
 8001112:	61fb      	str	r3, [r7, #28]
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	2b0f      	cmp	r3, #15
 8001118:	f67f ae86 	bls.w	8000e28 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800111c:	bf00      	nop
 800111e:	bf00      	nop
 8001120:	3724      	adds	r7, #36	; 0x24
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	40023800 	.word	0x40023800
 8001130:	40013800 	.word	0x40013800
 8001134:	40020000 	.word	0x40020000
 8001138:	40020400 	.word	0x40020400
 800113c:	40020800 	.word	0x40020800
 8001140:	40020c00 	.word	0x40020c00
 8001144:	40021000 	.word	0x40021000
 8001148:	40021400 	.word	0x40021400
 800114c:	40021800 	.word	0x40021800
 8001150:	40021c00 	.word	0x40021c00
 8001154:	40022000 	.word	0x40022000
 8001158:	40022400 	.word	0x40022400
 800115c:	40013c00 	.word	0x40013c00

08001160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	460b      	mov	r3, r1
 800116a:	807b      	strh	r3, [r7, #2]
 800116c:	4613      	mov	r3, r2
 800116e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001170:	787b      	ldrb	r3, [r7, #1]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d003      	beq.n	800117e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001176:	887a      	ldrh	r2, [r7, #2]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800117c:	e003      	b.n	8001186 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800117e:	887b      	ldrh	r3, [r7, #2]
 8001180:	041a      	lsls	r2, r3, #16
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	619a      	str	r2, [r3, #24]
}
 8001186:	bf00      	nop
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
	...

08001194 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800119c:	2300      	movs	r3, #0
 800119e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d101      	bne.n	80011aa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e29b      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	f000 8087 	beq.w	80012c6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011b8:	4b96      	ldr	r3, [pc, #600]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	f003 030c 	and.w	r3, r3, #12
 80011c0:	2b04      	cmp	r3, #4
 80011c2:	d00c      	beq.n	80011de <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011c4:	4b93      	ldr	r3, [pc, #588]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	f003 030c 	and.w	r3, r3, #12
 80011cc:	2b08      	cmp	r3, #8
 80011ce:	d112      	bne.n	80011f6 <HAL_RCC_OscConfig+0x62>
 80011d0:	4b90      	ldr	r3, [pc, #576]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011dc:	d10b      	bne.n	80011f6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011de:	4b8d      	ldr	r3, [pc, #564]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d06c      	beq.n	80012c4 <HAL_RCC_OscConfig+0x130>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d168      	bne.n	80012c4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e275      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011fe:	d106      	bne.n	800120e <HAL_RCC_OscConfig+0x7a>
 8001200:	4b84      	ldr	r3, [pc, #528]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a83      	ldr	r2, [pc, #524]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001206:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800120a:	6013      	str	r3, [r2, #0]
 800120c:	e02e      	b.n	800126c <HAL_RCC_OscConfig+0xd8>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d10c      	bne.n	8001230 <HAL_RCC_OscConfig+0x9c>
 8001216:	4b7f      	ldr	r3, [pc, #508]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a7e      	ldr	r2, [pc, #504]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 800121c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001220:	6013      	str	r3, [r2, #0]
 8001222:	4b7c      	ldr	r3, [pc, #496]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a7b      	ldr	r2, [pc, #492]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001228:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800122c:	6013      	str	r3, [r2, #0]
 800122e:	e01d      	b.n	800126c <HAL_RCC_OscConfig+0xd8>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001238:	d10c      	bne.n	8001254 <HAL_RCC_OscConfig+0xc0>
 800123a:	4b76      	ldr	r3, [pc, #472]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a75      	ldr	r2, [pc, #468]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001240:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001244:	6013      	str	r3, [r2, #0]
 8001246:	4b73      	ldr	r3, [pc, #460]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a72      	ldr	r2, [pc, #456]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 800124c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001250:	6013      	str	r3, [r2, #0]
 8001252:	e00b      	b.n	800126c <HAL_RCC_OscConfig+0xd8>
 8001254:	4b6f      	ldr	r3, [pc, #444]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a6e      	ldr	r2, [pc, #440]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 800125a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800125e:	6013      	str	r3, [r2, #0]
 8001260:	4b6c      	ldr	r3, [pc, #432]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a6b      	ldr	r2, [pc, #428]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001266:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800126a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d013      	beq.n	800129c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001274:	f7ff fcb2 	bl	8000bdc <HAL_GetTick>
 8001278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800127a:	e008      	b.n	800128e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800127c:	f7ff fcae 	bl	8000bdc <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	2b64      	cmp	r3, #100	; 0x64
 8001288:	d901      	bls.n	800128e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800128a:	2303      	movs	r3, #3
 800128c:	e229      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800128e:	4b61      	ldr	r3, [pc, #388]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d0f0      	beq.n	800127c <HAL_RCC_OscConfig+0xe8>
 800129a:	e014      	b.n	80012c6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800129c:	f7ff fc9e 	bl	8000bdc <HAL_GetTick>
 80012a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012a2:	e008      	b.n	80012b6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012a4:	f7ff fc9a 	bl	8000bdc <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b64      	cmp	r3, #100	; 0x64
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e215      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012b6:	4b57      	ldr	r3, [pc, #348]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1f0      	bne.n	80012a4 <HAL_RCC_OscConfig+0x110>
 80012c2:	e000      	b.n	80012c6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f003 0302 	and.w	r3, r3, #2
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d069      	beq.n	80013a6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012d2:	4b50      	ldr	r3, [pc, #320]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	f003 030c 	and.w	r3, r3, #12
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d00b      	beq.n	80012f6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012de:	4b4d      	ldr	r3, [pc, #308]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	f003 030c 	and.w	r3, r3, #12
 80012e6:	2b08      	cmp	r3, #8
 80012e8:	d11c      	bne.n	8001324 <HAL_RCC_OscConfig+0x190>
 80012ea:	4b4a      	ldr	r3, [pc, #296]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d116      	bne.n	8001324 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012f6:	4b47      	ldr	r3, [pc, #284]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 0302 	and.w	r3, r3, #2
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d005      	beq.n	800130e <HAL_RCC_OscConfig+0x17a>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	68db      	ldr	r3, [r3, #12]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d001      	beq.n	800130e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e1e9      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800130e:	4b41      	ldr	r3, [pc, #260]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	691b      	ldr	r3, [r3, #16]
 800131a:	00db      	lsls	r3, r3, #3
 800131c:	493d      	ldr	r1, [pc, #244]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 800131e:	4313      	orrs	r3, r2
 8001320:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001322:	e040      	b.n	80013a6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d023      	beq.n	8001374 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800132c:	4b39      	ldr	r3, [pc, #228]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a38      	ldr	r2, [pc, #224]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001332:	f043 0301 	orr.w	r3, r3, #1
 8001336:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001338:	f7ff fc50 	bl	8000bdc <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800133e:	e008      	b.n	8001352 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001340:	f7ff fc4c 	bl	8000bdc <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e1c7      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001352:	4b30      	ldr	r3, [pc, #192]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0f0      	beq.n	8001340 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800135e:	4b2d      	ldr	r3, [pc, #180]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	691b      	ldr	r3, [r3, #16]
 800136a:	00db      	lsls	r3, r3, #3
 800136c:	4929      	ldr	r1, [pc, #164]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 800136e:	4313      	orrs	r3, r2
 8001370:	600b      	str	r3, [r1, #0]
 8001372:	e018      	b.n	80013a6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001374:	4b27      	ldr	r3, [pc, #156]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a26      	ldr	r2, [pc, #152]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 800137a:	f023 0301 	bic.w	r3, r3, #1
 800137e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001380:	f7ff fc2c 	bl	8000bdc <HAL_GetTick>
 8001384:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001388:	f7ff fc28 	bl	8000bdc <HAL_GetTick>
 800138c:	4602      	mov	r2, r0
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b02      	cmp	r3, #2
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e1a3      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800139a:	4b1e      	ldr	r3, [pc, #120]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1f0      	bne.n	8001388 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0308 	and.w	r3, r3, #8
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d038      	beq.n	8001424 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	695b      	ldr	r3, [r3, #20]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d019      	beq.n	80013ee <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013ba:	4b16      	ldr	r3, [pc, #88]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80013bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013be:	4a15      	ldr	r2, [pc, #84]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80013c0:	f043 0301 	orr.w	r3, r3, #1
 80013c4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013c6:	f7ff fc09 	bl	8000bdc <HAL_GetTick>
 80013ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013cc:	e008      	b.n	80013e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013ce:	f7ff fc05 	bl	8000bdc <HAL_GetTick>
 80013d2:	4602      	mov	r2, r0
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d901      	bls.n	80013e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80013dc:	2303      	movs	r3, #3
 80013de:	e180      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013e0:	4b0c      	ldr	r3, [pc, #48]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80013e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013e4:	f003 0302 	and.w	r3, r3, #2
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d0f0      	beq.n	80013ce <HAL_RCC_OscConfig+0x23a>
 80013ec:	e01a      	b.n	8001424 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013ee:	4b09      	ldr	r3, [pc, #36]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80013f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013f2:	4a08      	ldr	r2, [pc, #32]	; (8001414 <HAL_RCC_OscConfig+0x280>)
 80013f4:	f023 0301 	bic.w	r3, r3, #1
 80013f8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013fa:	f7ff fbef 	bl	8000bdc <HAL_GetTick>
 80013fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001400:	e00a      	b.n	8001418 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001402:	f7ff fbeb 	bl	8000bdc <HAL_GetTick>
 8001406:	4602      	mov	r2, r0
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d903      	bls.n	8001418 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e166      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
 8001414:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001418:	4b92      	ldr	r3, [pc, #584]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 800141a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800141c:	f003 0302 	and.w	r3, r3, #2
 8001420:	2b00      	cmp	r3, #0
 8001422:	d1ee      	bne.n	8001402 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0304 	and.w	r3, r3, #4
 800142c:	2b00      	cmp	r3, #0
 800142e:	f000 80a4 	beq.w	800157a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001432:	4b8c      	ldr	r3, [pc, #560]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001436:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d10d      	bne.n	800145a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800143e:	4b89      	ldr	r3, [pc, #548]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001442:	4a88      	ldr	r2, [pc, #544]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001448:	6413      	str	r3, [r2, #64]	; 0x40
 800144a:	4b86      	ldr	r3, [pc, #536]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 800144c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001452:	60bb      	str	r3, [r7, #8]
 8001454:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001456:	2301      	movs	r3, #1
 8001458:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800145a:	4b83      	ldr	r3, [pc, #524]	; (8001668 <HAL_RCC_OscConfig+0x4d4>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001462:	2b00      	cmp	r3, #0
 8001464:	d118      	bne.n	8001498 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001466:	4b80      	ldr	r3, [pc, #512]	; (8001668 <HAL_RCC_OscConfig+0x4d4>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a7f      	ldr	r2, [pc, #508]	; (8001668 <HAL_RCC_OscConfig+0x4d4>)
 800146c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001470:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001472:	f7ff fbb3 	bl	8000bdc <HAL_GetTick>
 8001476:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001478:	e008      	b.n	800148c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800147a:	f7ff fbaf 	bl	8000bdc <HAL_GetTick>
 800147e:	4602      	mov	r2, r0
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	2b64      	cmp	r3, #100	; 0x64
 8001486:	d901      	bls.n	800148c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001488:	2303      	movs	r3, #3
 800148a:	e12a      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800148c:	4b76      	ldr	r3, [pc, #472]	; (8001668 <HAL_RCC_OscConfig+0x4d4>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001494:	2b00      	cmp	r3, #0
 8001496:	d0f0      	beq.n	800147a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d106      	bne.n	80014ae <HAL_RCC_OscConfig+0x31a>
 80014a0:	4b70      	ldr	r3, [pc, #448]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80014a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014a4:	4a6f      	ldr	r2, [pc, #444]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80014a6:	f043 0301 	orr.w	r3, r3, #1
 80014aa:	6713      	str	r3, [r2, #112]	; 0x70
 80014ac:	e02d      	b.n	800150a <HAL_RCC_OscConfig+0x376>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d10c      	bne.n	80014d0 <HAL_RCC_OscConfig+0x33c>
 80014b6:	4b6b      	ldr	r3, [pc, #428]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80014b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014ba:	4a6a      	ldr	r2, [pc, #424]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80014bc:	f023 0301 	bic.w	r3, r3, #1
 80014c0:	6713      	str	r3, [r2, #112]	; 0x70
 80014c2:	4b68      	ldr	r3, [pc, #416]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80014c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014c6:	4a67      	ldr	r2, [pc, #412]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80014c8:	f023 0304 	bic.w	r3, r3, #4
 80014cc:	6713      	str	r3, [r2, #112]	; 0x70
 80014ce:	e01c      	b.n	800150a <HAL_RCC_OscConfig+0x376>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	2b05      	cmp	r3, #5
 80014d6:	d10c      	bne.n	80014f2 <HAL_RCC_OscConfig+0x35e>
 80014d8:	4b62      	ldr	r3, [pc, #392]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80014da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014dc:	4a61      	ldr	r2, [pc, #388]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80014de:	f043 0304 	orr.w	r3, r3, #4
 80014e2:	6713      	str	r3, [r2, #112]	; 0x70
 80014e4:	4b5f      	ldr	r3, [pc, #380]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80014e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014e8:	4a5e      	ldr	r2, [pc, #376]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80014ea:	f043 0301 	orr.w	r3, r3, #1
 80014ee:	6713      	str	r3, [r2, #112]	; 0x70
 80014f0:	e00b      	b.n	800150a <HAL_RCC_OscConfig+0x376>
 80014f2:	4b5c      	ldr	r3, [pc, #368]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80014f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014f6:	4a5b      	ldr	r2, [pc, #364]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80014f8:	f023 0301 	bic.w	r3, r3, #1
 80014fc:	6713      	str	r3, [r2, #112]	; 0x70
 80014fe:	4b59      	ldr	r3, [pc, #356]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001502:	4a58      	ldr	r2, [pc, #352]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001504:	f023 0304 	bic.w	r3, r3, #4
 8001508:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d015      	beq.n	800153e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001512:	f7ff fb63 	bl	8000bdc <HAL_GetTick>
 8001516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001518:	e00a      	b.n	8001530 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800151a:	f7ff fb5f 	bl	8000bdc <HAL_GetTick>
 800151e:	4602      	mov	r2, r0
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	f241 3288 	movw	r2, #5000	; 0x1388
 8001528:	4293      	cmp	r3, r2
 800152a:	d901      	bls.n	8001530 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e0d8      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001530:	4b4c      	ldr	r3, [pc, #304]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001534:	f003 0302 	and.w	r3, r3, #2
 8001538:	2b00      	cmp	r3, #0
 800153a:	d0ee      	beq.n	800151a <HAL_RCC_OscConfig+0x386>
 800153c:	e014      	b.n	8001568 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800153e:	f7ff fb4d 	bl	8000bdc <HAL_GetTick>
 8001542:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001544:	e00a      	b.n	800155c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001546:	f7ff fb49 	bl	8000bdc <HAL_GetTick>
 800154a:	4602      	mov	r2, r0
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	f241 3288 	movw	r2, #5000	; 0x1388
 8001554:	4293      	cmp	r3, r2
 8001556:	d901      	bls.n	800155c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001558:	2303      	movs	r3, #3
 800155a:	e0c2      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800155c:	4b41      	ldr	r3, [pc, #260]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 800155e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001560:	f003 0302 	and.w	r3, r3, #2
 8001564:	2b00      	cmp	r3, #0
 8001566:	d1ee      	bne.n	8001546 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001568:	7dfb      	ldrb	r3, [r7, #23]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d105      	bne.n	800157a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800156e:	4b3d      	ldr	r3, [pc, #244]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001572:	4a3c      	ldr	r2, [pc, #240]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001574:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001578:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	699b      	ldr	r3, [r3, #24]
 800157e:	2b00      	cmp	r3, #0
 8001580:	f000 80ae 	beq.w	80016e0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001584:	4b37      	ldr	r3, [pc, #220]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f003 030c 	and.w	r3, r3, #12
 800158c:	2b08      	cmp	r3, #8
 800158e:	d06d      	beq.n	800166c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	2b02      	cmp	r3, #2
 8001596:	d14b      	bne.n	8001630 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001598:	4b32      	ldr	r3, [pc, #200]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a31      	ldr	r2, [pc, #196]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 800159e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80015a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015a4:	f7ff fb1a 	bl	8000bdc <HAL_GetTick>
 80015a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015aa:	e008      	b.n	80015be <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015ac:	f7ff fb16 	bl	8000bdc <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e091      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015be:	4b29      	ldr	r3, [pc, #164]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d1f0      	bne.n	80015ac <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	69da      	ldr	r2, [r3, #28]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a1b      	ldr	r3, [r3, #32]
 80015d2:	431a      	orrs	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d8:	019b      	lsls	r3, r3, #6
 80015da:	431a      	orrs	r2, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e0:	085b      	lsrs	r3, r3, #1
 80015e2:	3b01      	subs	r3, #1
 80015e4:	041b      	lsls	r3, r3, #16
 80015e6:	431a      	orrs	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ec:	061b      	lsls	r3, r3, #24
 80015ee:	431a      	orrs	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f4:	071b      	lsls	r3, r3, #28
 80015f6:	491b      	ldr	r1, [pc, #108]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80015f8:	4313      	orrs	r3, r2
 80015fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015fc:	4b19      	ldr	r3, [pc, #100]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a18      	ldr	r2, [pc, #96]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001602:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001606:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001608:	f7ff fae8 	bl	8000bdc <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001610:	f7ff fae4 	bl	8000bdc <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b02      	cmp	r3, #2
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e05f      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001622:	4b10      	ldr	r3, [pc, #64]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d0f0      	beq.n	8001610 <HAL_RCC_OscConfig+0x47c>
 800162e:	e057      	b.n	80016e0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001630:	4b0c      	ldr	r3, [pc, #48]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a0b      	ldr	r2, [pc, #44]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001636:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800163a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800163c:	f7ff face 	bl	8000bdc <HAL_GetTick>
 8001640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001642:	e008      	b.n	8001656 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001644:	f7ff faca 	bl	8000bdc <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	2b02      	cmp	r3, #2
 8001650:	d901      	bls.n	8001656 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e045      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001656:	4b03      	ldr	r3, [pc, #12]	; (8001664 <HAL_RCC_OscConfig+0x4d0>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800165e:	2b00      	cmp	r3, #0
 8001660:	d1f0      	bne.n	8001644 <HAL_RCC_OscConfig+0x4b0>
 8001662:	e03d      	b.n	80016e0 <HAL_RCC_OscConfig+0x54c>
 8001664:	40023800 	.word	0x40023800
 8001668:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800166c:	4b1f      	ldr	r3, [pc, #124]	; (80016ec <HAL_RCC_OscConfig+0x558>)
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	699b      	ldr	r3, [r3, #24]
 8001676:	2b01      	cmp	r3, #1
 8001678:	d030      	beq.n	80016dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001684:	429a      	cmp	r2, r3
 8001686:	d129      	bne.n	80016dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001692:	429a      	cmp	r2, r3
 8001694:	d122      	bne.n	80016dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001696:	68fa      	ldr	r2, [r7, #12]
 8001698:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800169c:	4013      	ands	r3, r2
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80016a2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d119      	bne.n	80016dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016b2:	085b      	lsrs	r3, r3, #1
 80016b4:	3b01      	subs	r3, #1
 80016b6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d10f      	bne.n	80016dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016c6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d107      	bne.n	80016dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80016d8:	429a      	cmp	r2, r3
 80016da:	d001      	beq.n	80016e0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e000      	b.n	80016e2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80016e0:	2300      	movs	r3, #0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3718      	adds	r7, #24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40023800 	.word	0x40023800

080016f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80016fa:	2300      	movs	r3, #0
 80016fc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e0d0      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001708:	4b6a      	ldr	r3, [pc, #424]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 030f 	and.w	r3, r3, #15
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	429a      	cmp	r2, r3
 8001714:	d910      	bls.n	8001738 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001716:	4b67      	ldr	r3, [pc, #412]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f023 020f 	bic.w	r2, r3, #15
 800171e:	4965      	ldr	r1, [pc, #404]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	4313      	orrs	r3, r2
 8001724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001726:	4b63      	ldr	r3, [pc, #396]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 030f 	and.w	r3, r3, #15
 800172e:	683a      	ldr	r2, [r7, #0]
 8001730:	429a      	cmp	r2, r3
 8001732:	d001      	beq.n	8001738 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e0b8      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f003 0302 	and.w	r3, r3, #2
 8001740:	2b00      	cmp	r3, #0
 8001742:	d020      	beq.n	8001786 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f003 0304 	and.w	r3, r3, #4
 800174c:	2b00      	cmp	r3, #0
 800174e:	d005      	beq.n	800175c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001750:	4b59      	ldr	r3, [pc, #356]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	4a58      	ldr	r2, [pc, #352]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 8001756:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800175a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0308 	and.w	r3, r3, #8
 8001764:	2b00      	cmp	r3, #0
 8001766:	d005      	beq.n	8001774 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001768:	4b53      	ldr	r3, [pc, #332]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	4a52      	ldr	r2, [pc, #328]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 800176e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001772:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001774:	4b50      	ldr	r3, [pc, #320]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	494d      	ldr	r1, [pc, #308]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 8001782:	4313      	orrs	r3, r2
 8001784:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	2b00      	cmp	r3, #0
 8001790:	d040      	beq.n	8001814 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d107      	bne.n	80017aa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800179a:	4b47      	ldr	r3, [pc, #284]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d115      	bne.n	80017d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e07f      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d107      	bne.n	80017c2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017b2:	4b41      	ldr	r3, [pc, #260]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d109      	bne.n	80017d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e073      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017c2:	4b3d      	ldr	r3, [pc, #244]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0302 	and.w	r3, r3, #2
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d101      	bne.n	80017d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
 80017d0:	e06b      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017d2:	4b39      	ldr	r3, [pc, #228]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	f023 0203 	bic.w	r2, r3, #3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	4936      	ldr	r1, [pc, #216]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 80017e0:	4313      	orrs	r3, r2
 80017e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017e4:	f7ff f9fa 	bl	8000bdc <HAL_GetTick>
 80017e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ea:	e00a      	b.n	8001802 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017ec:	f7ff f9f6 	bl	8000bdc <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e053      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001802:	4b2d      	ldr	r3, [pc, #180]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f003 020c 	and.w	r2, r3, #12
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	429a      	cmp	r2, r3
 8001812:	d1eb      	bne.n	80017ec <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001814:	4b27      	ldr	r3, [pc, #156]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 030f 	and.w	r3, r3, #15
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	429a      	cmp	r2, r3
 8001820:	d210      	bcs.n	8001844 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001822:	4b24      	ldr	r3, [pc, #144]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f023 020f 	bic.w	r2, r3, #15
 800182a:	4922      	ldr	r1, [pc, #136]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	4313      	orrs	r3, r2
 8001830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001832:	4b20      	ldr	r3, [pc, #128]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	683a      	ldr	r2, [r7, #0]
 800183c:	429a      	cmp	r2, r3
 800183e:	d001      	beq.n	8001844 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e032      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0304 	and.w	r3, r3, #4
 800184c:	2b00      	cmp	r3, #0
 800184e:	d008      	beq.n	8001862 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001850:	4b19      	ldr	r3, [pc, #100]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	4916      	ldr	r1, [pc, #88]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 800185e:	4313      	orrs	r3, r2
 8001860:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0308 	and.w	r3, r3, #8
 800186a:	2b00      	cmp	r3, #0
 800186c:	d009      	beq.n	8001882 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800186e:	4b12      	ldr	r3, [pc, #72]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	691b      	ldr	r3, [r3, #16]
 800187a:	00db      	lsls	r3, r3, #3
 800187c:	490e      	ldr	r1, [pc, #56]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 800187e:	4313      	orrs	r3, r2
 8001880:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001882:	f000 f821 	bl	80018c8 <HAL_RCC_GetSysClockFreq>
 8001886:	4602      	mov	r2, r0
 8001888:	4b0b      	ldr	r3, [pc, #44]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	091b      	lsrs	r3, r3, #4
 800188e:	f003 030f 	and.w	r3, r3, #15
 8001892:	490a      	ldr	r1, [pc, #40]	; (80018bc <HAL_RCC_ClockConfig+0x1cc>)
 8001894:	5ccb      	ldrb	r3, [r1, r3]
 8001896:	fa22 f303 	lsr.w	r3, r2, r3
 800189a:	4a09      	ldr	r2, [pc, #36]	; (80018c0 <HAL_RCC_ClockConfig+0x1d0>)
 800189c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800189e:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <HAL_RCC_ClockConfig+0x1d4>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff f956 	bl	8000b54 <HAL_InitTick>

  return HAL_OK;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3710      	adds	r7, #16
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40023c00 	.word	0x40023c00
 80018b8:	40023800 	.word	0x40023800
 80018bc:	08003cac 	.word	0x08003cac
 80018c0:	20000000 	.word	0x20000000
 80018c4:	20000004 	.word	0x20000004

080018c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018c8:	b5b0      	push	{r4, r5, r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80018ce:	2100      	movs	r1, #0
 80018d0:	6079      	str	r1, [r7, #4]
 80018d2:	2100      	movs	r1, #0
 80018d4:	60f9      	str	r1, [r7, #12]
 80018d6:	2100      	movs	r1, #0
 80018d8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 80018da:	2100      	movs	r1, #0
 80018dc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018de:	4952      	ldr	r1, [pc, #328]	; (8001a28 <HAL_RCC_GetSysClockFreq+0x160>)
 80018e0:	6889      	ldr	r1, [r1, #8]
 80018e2:	f001 010c 	and.w	r1, r1, #12
 80018e6:	2908      	cmp	r1, #8
 80018e8:	d00d      	beq.n	8001906 <HAL_RCC_GetSysClockFreq+0x3e>
 80018ea:	2908      	cmp	r1, #8
 80018ec:	f200 8094 	bhi.w	8001a18 <HAL_RCC_GetSysClockFreq+0x150>
 80018f0:	2900      	cmp	r1, #0
 80018f2:	d002      	beq.n	80018fa <HAL_RCC_GetSysClockFreq+0x32>
 80018f4:	2904      	cmp	r1, #4
 80018f6:	d003      	beq.n	8001900 <HAL_RCC_GetSysClockFreq+0x38>
 80018f8:	e08e      	b.n	8001a18 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018fa:	4b4c      	ldr	r3, [pc, #304]	; (8001a2c <HAL_RCC_GetSysClockFreq+0x164>)
 80018fc:	60bb      	str	r3, [r7, #8]
      break;
 80018fe:	e08e      	b.n	8001a1e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001900:	4b4b      	ldr	r3, [pc, #300]	; (8001a30 <HAL_RCC_GetSysClockFreq+0x168>)
 8001902:	60bb      	str	r3, [r7, #8]
      break;
 8001904:	e08b      	b.n	8001a1e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001906:	4948      	ldr	r1, [pc, #288]	; (8001a28 <HAL_RCC_GetSysClockFreq+0x160>)
 8001908:	6849      	ldr	r1, [r1, #4]
 800190a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800190e:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001910:	4945      	ldr	r1, [pc, #276]	; (8001a28 <HAL_RCC_GetSysClockFreq+0x160>)
 8001912:	6849      	ldr	r1, [r1, #4]
 8001914:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001918:	2900      	cmp	r1, #0
 800191a:	d024      	beq.n	8001966 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800191c:	4942      	ldr	r1, [pc, #264]	; (8001a28 <HAL_RCC_GetSysClockFreq+0x160>)
 800191e:	6849      	ldr	r1, [r1, #4]
 8001920:	0989      	lsrs	r1, r1, #6
 8001922:	4608      	mov	r0, r1
 8001924:	f04f 0100 	mov.w	r1, #0
 8001928:	f240 14ff 	movw	r4, #511	; 0x1ff
 800192c:	f04f 0500 	mov.w	r5, #0
 8001930:	ea00 0204 	and.w	r2, r0, r4
 8001934:	ea01 0305 	and.w	r3, r1, r5
 8001938:	493d      	ldr	r1, [pc, #244]	; (8001a30 <HAL_RCC_GetSysClockFreq+0x168>)
 800193a:	fb01 f003 	mul.w	r0, r1, r3
 800193e:	2100      	movs	r1, #0
 8001940:	fb01 f102 	mul.w	r1, r1, r2
 8001944:	1844      	adds	r4, r0, r1
 8001946:	493a      	ldr	r1, [pc, #232]	; (8001a30 <HAL_RCC_GetSysClockFreq+0x168>)
 8001948:	fba2 0101 	umull	r0, r1, r2, r1
 800194c:	1863      	adds	r3, r4, r1
 800194e:	4619      	mov	r1, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	461a      	mov	r2, r3
 8001954:	f04f 0300 	mov.w	r3, #0
 8001958:	f7fe fcc2 	bl	80002e0 <__aeabi_uldivmod>
 800195c:	4602      	mov	r2, r0
 800195e:	460b      	mov	r3, r1
 8001960:	4613      	mov	r3, r2
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	e04a      	b.n	80019fc <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001966:	4b30      	ldr	r3, [pc, #192]	; (8001a28 <HAL_RCC_GetSysClockFreq+0x160>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	099b      	lsrs	r3, r3, #6
 800196c:	461a      	mov	r2, r3
 800196e:	f04f 0300 	mov.w	r3, #0
 8001972:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001976:	f04f 0100 	mov.w	r1, #0
 800197a:	ea02 0400 	and.w	r4, r2, r0
 800197e:	ea03 0501 	and.w	r5, r3, r1
 8001982:	4620      	mov	r0, r4
 8001984:	4629      	mov	r1, r5
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	f04f 0300 	mov.w	r3, #0
 800198e:	014b      	lsls	r3, r1, #5
 8001990:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001994:	0142      	lsls	r2, r0, #5
 8001996:	4610      	mov	r0, r2
 8001998:	4619      	mov	r1, r3
 800199a:	1b00      	subs	r0, r0, r4
 800199c:	eb61 0105 	sbc.w	r1, r1, r5
 80019a0:	f04f 0200 	mov.w	r2, #0
 80019a4:	f04f 0300 	mov.w	r3, #0
 80019a8:	018b      	lsls	r3, r1, #6
 80019aa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80019ae:	0182      	lsls	r2, r0, #6
 80019b0:	1a12      	subs	r2, r2, r0
 80019b2:	eb63 0301 	sbc.w	r3, r3, r1
 80019b6:	f04f 0000 	mov.w	r0, #0
 80019ba:	f04f 0100 	mov.w	r1, #0
 80019be:	00d9      	lsls	r1, r3, #3
 80019c0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80019c4:	00d0      	lsls	r0, r2, #3
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	1912      	adds	r2, r2, r4
 80019cc:	eb45 0303 	adc.w	r3, r5, r3
 80019d0:	f04f 0000 	mov.w	r0, #0
 80019d4:	f04f 0100 	mov.w	r1, #0
 80019d8:	0299      	lsls	r1, r3, #10
 80019da:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80019de:	0290      	lsls	r0, r2, #10
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4610      	mov	r0, r2
 80019e6:	4619      	mov	r1, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	461a      	mov	r2, r3
 80019ec:	f04f 0300 	mov.w	r3, #0
 80019f0:	f7fe fc76 	bl	80002e0 <__aeabi_uldivmod>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4613      	mov	r3, r2
 80019fa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80019fc:	4b0a      	ldr	r3, [pc, #40]	; (8001a28 <HAL_RCC_GetSysClockFreq+0x160>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	0c1b      	lsrs	r3, r3, #16
 8001a02:	f003 0303 	and.w	r3, r3, #3
 8001a06:	3301      	adds	r3, #1
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8001a0c:	68fa      	ldr	r2, [r7, #12]
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a14:	60bb      	str	r3, [r7, #8]
      break;
 8001a16:	e002      	b.n	8001a1e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a18:	4b04      	ldr	r3, [pc, #16]	; (8001a2c <HAL_RCC_GetSysClockFreq+0x164>)
 8001a1a:	60bb      	str	r3, [r7, #8]
      break;
 8001a1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a1e:	68bb      	ldr	r3, [r7, #8]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3710      	adds	r7, #16
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bdb0      	pop	{r4, r5, r7, pc}
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	00f42400 	.word	0x00f42400
 8001a30:	017d7840 	.word	0x017d7840

08001a34 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a38:	4b03      	ldr	r3, [pc, #12]	; (8001a48 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	20000000 	.word	0x20000000

08001a4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a50:	f7ff fff0 	bl	8001a34 <HAL_RCC_GetHCLKFreq>
 8001a54:	4602      	mov	r2, r0
 8001a56:	4b05      	ldr	r3, [pc, #20]	; (8001a6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	0a9b      	lsrs	r3, r3, #10
 8001a5c:	f003 0307 	and.w	r3, r3, #7
 8001a60:	4903      	ldr	r1, [pc, #12]	; (8001a70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a62:	5ccb      	ldrb	r3, [r1, r3]
 8001a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	08003cbc 	.word	0x08003cbc

08001a74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a78:	f7ff ffdc 	bl	8001a34 <HAL_RCC_GetHCLKFreq>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	4b05      	ldr	r3, [pc, #20]	; (8001a94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	0b5b      	lsrs	r3, r3, #13
 8001a84:	f003 0307 	and.w	r3, r3, #7
 8001a88:	4903      	ldr	r1, [pc, #12]	; (8001a98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a8a:	5ccb      	ldrb	r3, [r1, r3]
 8001a8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40023800 	.word	0x40023800
 8001a98:	08003cbc 	.word	0x08003cbc

08001a9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b088      	sub	sp, #32
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d012      	beq.n	8001aea <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001ac4:	4b69      	ldr	r3, [pc, #420]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	4a68      	ldr	r2, [pc, #416]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001aca:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001ace:	6093      	str	r3, [r2, #8]
 8001ad0:	4b66      	ldr	r3, [pc, #408]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ad8:	4964      	ldr	r1, [pc, #400]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ada:	4313      	orrs	r3, r2
 8001adc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d101      	bne.n	8001aea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d017      	beq.n	8001b26 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001af6:	4b5d      	ldr	r3, [pc, #372]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001af8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001afc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b04:	4959      	ldr	r1, [pc, #356]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b06:	4313      	orrs	r3, r2
 8001b08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001b14:	d101      	bne.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001b16:	2301      	movs	r3, #1
 8001b18:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001b22:	2301      	movs	r3, #1
 8001b24:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d017      	beq.n	8001b62 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001b32:	4b4e      	ldr	r3, [pc, #312]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b38:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b40:	494a      	ldr	r1, [pc, #296]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b42:	4313      	orrs	r3, r2
 8001b44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b50:	d101      	bne.n	8001b56 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001b52:	2301      	movs	r3, #1
 8001b54:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0320 	and.w	r3, r3, #32
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	f000 808b 	beq.w	8001c96 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b80:	4b3a      	ldr	r3, [pc, #232]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b84:	4a39      	ldr	r2, [pc, #228]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b8a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b8c:	4b37      	ldr	r3, [pc, #220]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001b98:	4b35      	ldr	r3, [pc, #212]	; (8001c70 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a34      	ldr	r2, [pc, #208]	; (8001c70 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001b9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ba2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ba4:	f7ff f81a 	bl	8000bdc <HAL_GetTick>
 8001ba8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001baa:	e008      	b.n	8001bbe <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bac:	f7ff f816 	bl	8000bdc <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	2b64      	cmp	r3, #100	; 0x64
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e38f      	b.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001bbe:	4b2c      	ldr	r3, [pc, #176]	; (8001c70 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d0f0      	beq.n	8001bac <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001bca:	4b28      	ldr	r3, [pc, #160]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bd2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d035      	beq.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d02e      	beq.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001be8:	4b20      	ldr	r3, [pc, #128]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bf0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001bf2:	4b1e      	ldr	r3, [pc, #120]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bf6:	4a1d      	ldr	r2, [pc, #116]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bfc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001bfe:	4b1b      	ldr	r3, [pc, #108]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c02:	4a1a      	ldr	r2, [pc, #104]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c08:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001c0a:	4a18      	ldr	r2, [pc, #96]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001c10:	4b16      	ldr	r3, [pc, #88]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c14:	f003 0301 	and.w	r3, r3, #1
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d114      	bne.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1c:	f7fe ffde 	bl	8000bdc <HAL_GetTick>
 8001c20:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c22:	e00a      	b.n	8001c3a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c24:	f7fe ffda 	bl	8000bdc <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d901      	bls.n	8001c3a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e351      	b.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c3a:	4b0c      	ldr	r3, [pc, #48]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d0ee      	beq.n	8001c24 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001c52:	d111      	bne.n	8001c78 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001c54:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c60:	4b04      	ldr	r3, [pc, #16]	; (8001c74 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001c62:	400b      	ands	r3, r1
 8001c64:	4901      	ldr	r1, [pc, #4]	; (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	608b      	str	r3, [r1, #8]
 8001c6a:	e00b      	b.n	8001c84 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40007000 	.word	0x40007000
 8001c74:	0ffffcff 	.word	0x0ffffcff
 8001c78:	4bb3      	ldr	r3, [pc, #716]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	4ab2      	ldr	r2, [pc, #712]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001c7e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001c82:	6093      	str	r3, [r2, #8]
 8001c84:	4bb0      	ldr	r3, [pc, #704]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001c86:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c90:	49ad      	ldr	r1, [pc, #692]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0310 	and.w	r3, r3, #16
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d010      	beq.n	8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001ca2:	4ba9      	ldr	r3, [pc, #676]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001ca4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001ca8:	4aa7      	ldr	r2, [pc, #668]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001caa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001cae:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001cb2:	4ba5      	ldr	r3, [pc, #660]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001cb4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cbc:	49a2      	ldr	r1, [pc, #648]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d00a      	beq.n	8001ce6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001cd0:	4b9d      	ldr	r3, [pc, #628]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cd6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001cde:	499a      	ldr	r1, [pc, #616]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d00a      	beq.n	8001d08 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001cf2:	4b95      	ldr	r3, [pc, #596]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cf8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d00:	4991      	ldr	r1, [pc, #580]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d02:	4313      	orrs	r3, r2
 8001d04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d00a      	beq.n	8001d2a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001d14:	4b8c      	ldr	r3, [pc, #560]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d1a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d22:	4989      	ldr	r1, [pc, #548]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d24:	4313      	orrs	r3, r2
 8001d26:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d00a      	beq.n	8001d4c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001d36:	4b84      	ldr	r3, [pc, #528]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d3c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d44:	4980      	ldr	r1, [pc, #512]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d46:	4313      	orrs	r3, r2
 8001d48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d00a      	beq.n	8001d6e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d58:	4b7b      	ldr	r3, [pc, #492]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d5e:	f023 0203 	bic.w	r2, r3, #3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	4978      	ldr	r1, [pc, #480]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00a      	beq.n	8001d90 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d7a:	4b73      	ldr	r3, [pc, #460]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d80:	f023 020c 	bic.w	r2, r3, #12
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d88:	496f      	ldr	r1, [pc, #444]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d00a      	beq.n	8001db2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001d9c:	4b6a      	ldr	r3, [pc, #424]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001da2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001daa:	4967      	ldr	r1, [pc, #412]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001dac:	4313      	orrs	r3, r2
 8001dae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d00a      	beq.n	8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001dbe:	4b62      	ldr	r3, [pc, #392]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dc4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dcc:	495e      	ldr	r1, [pc, #376]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d00a      	beq.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001de0:	4b59      	ldr	r3, [pc, #356]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001de6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dee:	4956      	ldr	r1, [pc, #344]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001df0:	4313      	orrs	r3, r2
 8001df2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d00a      	beq.n	8001e18 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001e02:	4b51      	ldr	r3, [pc, #324]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e08:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e10:	494d      	ldr	r1, [pc, #308]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001e12:	4313      	orrs	r3, r2
 8001e14:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d00a      	beq.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001e24:	4b48      	ldr	r3, [pc, #288]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e2a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e32:	4945      	ldr	r1, [pc, #276]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001e34:	4313      	orrs	r3, r2
 8001e36:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00a      	beq.n	8001e5c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001e46:	4b40      	ldr	r3, [pc, #256]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e4c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e54:	493c      	ldr	r1, [pc, #240]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d00a      	beq.n	8001e7e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001e68:	4b37      	ldr	r3, [pc, #220]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e6e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001e76:	4934      	ldr	r1, [pc, #208]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d011      	beq.n	8001eae <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001e8a:	4b2f      	ldr	r3, [pc, #188]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e90:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001e98:	492b      	ldr	r1, [pc, #172]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001ea4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001ea8:	d101      	bne.n	8001eae <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0308 	and.w	r3, r3, #8
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d00a      	beq.n	8001ee0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001eca:	4b1f      	ldr	r3, [pc, #124]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ed0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ed8:	491b      	ldr	r1, [pc, #108]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001eda:	4313      	orrs	r3, r2
 8001edc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d00b      	beq.n	8001f04 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001eec:	4b16      	ldr	r3, [pc, #88]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ef2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001efc:	4912      	ldr	r1, [pc, #72]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001efe:	4313      	orrs	r3, r2
 8001f00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d00b      	beq.n	8001f28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8001f10:	4b0d      	ldr	r3, [pc, #52]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f16:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f20:	4909      	ldr	r1, [pc, #36]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001f22:	4313      	orrs	r3, r2
 8001f24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d00f      	beq.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001f34:	4b04      	ldr	r3, [pc, #16]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001f36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f3a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f44:	e002      	b.n	8001f4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8001f46:	bf00      	nop
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	4986      	ldr	r1, [pc, #536]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d00b      	beq.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001f60:	4b81      	ldr	r3, [pc, #516]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001f62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f66:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f70:	497d      	ldr	r1, [pc, #500]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d006      	beq.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	f000 80d6 	beq.w	8002138 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001f8c:	4b76      	ldr	r3, [pc, #472]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a75      	ldr	r2, [pc, #468]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001f92:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001f96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f98:	f7fe fe20 	bl	8000bdc <HAL_GetTick>
 8001f9c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001fa0:	f7fe fe1c 	bl	8000bdc <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b64      	cmp	r3, #100	; 0x64
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e195      	b.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001fb2:	4b6d      	ldr	r3, [pc, #436]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1f0      	bne.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d021      	beq.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d11d      	bne.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001fd2:	4b65      	ldr	r3, [pc, #404]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001fd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001fd8:	0c1b      	lsrs	r3, r3, #16
 8001fda:	f003 0303 	and.w	r3, r3, #3
 8001fde:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001fe0:	4b61      	ldr	r3, [pc, #388]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001fe2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001fe6:	0e1b      	lsrs	r3, r3, #24
 8001fe8:	f003 030f 	and.w	r3, r3, #15
 8001fec:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	019a      	lsls	r2, r3, #6
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	041b      	lsls	r3, r3, #16
 8001ff8:	431a      	orrs	r2, r3
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	061b      	lsls	r3, r3, #24
 8001ffe:	431a      	orrs	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	071b      	lsls	r3, r3, #28
 8002006:	4958      	ldr	r1, [pc, #352]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002008:	4313      	orrs	r3, r2
 800200a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d004      	beq.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800201e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002022:	d00a      	beq.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800202c:	2b00      	cmp	r3, #0
 800202e:	d02e      	beq.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002034:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002038:	d129      	bne.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800203a:	4b4b      	ldr	r3, [pc, #300]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800203c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002040:	0c1b      	lsrs	r3, r3, #16
 8002042:	f003 0303 	and.w	r3, r3, #3
 8002046:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002048:	4b47      	ldr	r3, [pc, #284]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800204a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800204e:	0f1b      	lsrs	r3, r3, #28
 8002050:	f003 0307 	and.w	r3, r3, #7
 8002054:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	019a      	lsls	r2, r3, #6
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	041b      	lsls	r3, r3, #16
 8002060:	431a      	orrs	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	061b      	lsls	r3, r3, #24
 8002068:	431a      	orrs	r2, r3
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	071b      	lsls	r3, r3, #28
 800206e:	493e      	ldr	r1, [pc, #248]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002070:	4313      	orrs	r3, r2
 8002072:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002076:	4b3c      	ldr	r3, [pc, #240]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002078:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800207c:	f023 021f 	bic.w	r2, r3, #31
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002084:	3b01      	subs	r3, #1
 8002086:	4938      	ldr	r1, [pc, #224]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002088:	4313      	orrs	r3, r2
 800208a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d01d      	beq.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800209a:	4b33      	ldr	r3, [pc, #204]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800209c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80020a0:	0e1b      	lsrs	r3, r3, #24
 80020a2:	f003 030f 	and.w	r3, r3, #15
 80020a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80020a8:	4b2f      	ldr	r3, [pc, #188]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80020aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80020ae:	0f1b      	lsrs	r3, r3, #28
 80020b0:	f003 0307 	and.w	r3, r3, #7
 80020b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	019a      	lsls	r2, r3, #6
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	691b      	ldr	r3, [r3, #16]
 80020c0:	041b      	lsls	r3, r3, #16
 80020c2:	431a      	orrs	r2, r3
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	061b      	lsls	r3, r3, #24
 80020c8:	431a      	orrs	r2, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	071b      	lsls	r3, r3, #28
 80020ce:	4926      	ldr	r1, [pc, #152]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80020d0:	4313      	orrs	r3, r2
 80020d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d011      	beq.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	019a      	lsls	r2, r3, #6
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	691b      	ldr	r3, [r3, #16]
 80020ec:	041b      	lsls	r3, r3, #16
 80020ee:	431a      	orrs	r2, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	061b      	lsls	r3, r3, #24
 80020f6:	431a      	orrs	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	071b      	lsls	r3, r3, #28
 80020fe:	491a      	ldr	r1, [pc, #104]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002100:	4313      	orrs	r3, r2
 8002102:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002106:	4b18      	ldr	r3, [pc, #96]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a17      	ldr	r2, [pc, #92]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800210c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002110:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002112:	f7fe fd63 	bl	8000bdc <HAL_GetTick>
 8002116:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002118:	e008      	b.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800211a:	f7fe fd5f 	bl	8000bdc <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b64      	cmp	r3, #100	; 0x64
 8002126:	d901      	bls.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e0d8      	b.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800212c:	4b0e      	ldr	r3, [pc, #56]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d0f0      	beq.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	2b01      	cmp	r3, #1
 800213c:	f040 80ce 	bne.w	80022dc <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002140:	4b09      	ldr	r3, [pc, #36]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a08      	ldr	r2, [pc, #32]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002146:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800214a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800214c:	f7fe fd46 	bl	8000bdc <HAL_GetTick>
 8002150:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002152:	e00b      	b.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002154:	f7fe fd42 	bl	8000bdc <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b64      	cmp	r3, #100	; 0x64
 8002160:	d904      	bls.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e0bb      	b.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800216c:	4b5e      	ldr	r3, [pc, #376]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002174:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002178:	d0ec      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d003      	beq.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800218a:	2b00      	cmp	r3, #0
 800218c:	d009      	beq.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002196:	2b00      	cmp	r3, #0
 8002198:	d02e      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d12a      	bne.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80021a2:	4b51      	ldr	r3, [pc, #324]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80021a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021a8:	0c1b      	lsrs	r3, r3, #16
 80021aa:	f003 0303 	and.w	r3, r3, #3
 80021ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80021b0:	4b4d      	ldr	r3, [pc, #308]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80021b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021b6:	0f1b      	lsrs	r3, r3, #28
 80021b8:	f003 0307 	and.w	r3, r3, #7
 80021bc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	019a      	lsls	r2, r3, #6
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	041b      	lsls	r3, r3, #16
 80021c8:	431a      	orrs	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	699b      	ldr	r3, [r3, #24]
 80021ce:	061b      	lsls	r3, r3, #24
 80021d0:	431a      	orrs	r2, r3
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	071b      	lsls	r3, r3, #28
 80021d6:	4944      	ldr	r1, [pc, #272]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80021d8:	4313      	orrs	r3, r2
 80021da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80021de:	4b42      	ldr	r3, [pc, #264]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80021e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021e4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ec:	3b01      	subs	r3, #1
 80021ee:	021b      	lsls	r3, r3, #8
 80021f0:	493d      	ldr	r1, [pc, #244]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80021f2:	4313      	orrs	r3, r2
 80021f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d022      	beq.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002208:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800220c:	d11d      	bne.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800220e:	4b36      	ldr	r3, [pc, #216]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002210:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002214:	0e1b      	lsrs	r3, r3, #24
 8002216:	f003 030f 	and.w	r3, r3, #15
 800221a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800221c:	4b32      	ldr	r3, [pc, #200]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800221e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002222:	0f1b      	lsrs	r3, r3, #28
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	019a      	lsls	r2, r3, #6
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a1b      	ldr	r3, [r3, #32]
 8002234:	041b      	lsls	r3, r3, #16
 8002236:	431a      	orrs	r2, r3
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	061b      	lsls	r3, r3, #24
 800223c:	431a      	orrs	r2, r3
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	071b      	lsls	r3, r3, #28
 8002242:	4929      	ldr	r1, [pc, #164]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002244:	4313      	orrs	r3, r2
 8002246:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0308 	and.w	r3, r3, #8
 8002252:	2b00      	cmp	r3, #0
 8002254:	d028      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002256:	4b24      	ldr	r3, [pc, #144]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800225c:	0e1b      	lsrs	r3, r3, #24
 800225e:	f003 030f 	and.w	r3, r3, #15
 8002262:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002264:	4b20      	ldr	r3, [pc, #128]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800226a:	0c1b      	lsrs	r3, r3, #16
 800226c:	f003 0303 	and.w	r3, r3, #3
 8002270:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	695b      	ldr	r3, [r3, #20]
 8002276:	019a      	lsls	r2, r3, #6
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	041b      	lsls	r3, r3, #16
 800227c:	431a      	orrs	r2, r3
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	061b      	lsls	r3, r3, #24
 8002282:	431a      	orrs	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	69db      	ldr	r3, [r3, #28]
 8002288:	071b      	lsls	r3, r3, #28
 800228a:	4917      	ldr	r1, [pc, #92]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800228c:	4313      	orrs	r3, r2
 800228e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002292:	4b15      	ldr	r3, [pc, #84]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002294:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002298:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a0:	4911      	ldr	r1, [pc, #68]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80022a8:	4b0f      	ldr	r3, [pc, #60]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a0e      	ldr	r2, [pc, #56]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80022ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022b4:	f7fe fc92 	bl	8000bdc <HAL_GetTick>
 80022b8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80022ba:	e008      	b.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80022bc:	f7fe fc8e 	bl	8000bdc <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b64      	cmp	r3, #100	; 0x64
 80022c8:	d901      	bls.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e007      	b.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80022ce:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022da:	d1ef      	bne.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80022dc:	2300      	movs	r3, #0
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3720      	adds	r7, #32
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	40023800 	.word	0x40023800

080022ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e040      	b.n	8002380 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002302:	2b00      	cmp	r3, #0
 8002304:	d106      	bne.n	8002314 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f7fe fac0 	bl	8000894 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2224      	movs	r2, #36	; 0x24
 8002318:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f022 0201 	bic.w	r2, r2, #1
 8002328:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f000 f8c0 	bl	80024b0 <UART_SetConfig>
 8002330:	4603      	mov	r3, r0
 8002332:	2b01      	cmp	r3, #1
 8002334:	d101      	bne.n	800233a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e022      	b.n	8002380 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233e:	2b00      	cmp	r3, #0
 8002340:	d002      	beq.n	8002348 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f000 fb16 	bl	8002974 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002356:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002366:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f042 0201 	orr.w	r2, r2, #1
 8002376:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f000 fb9d 	bl	8002ab8 <UART_CheckIdleState>
 800237e:	4603      	mov	r3, r0
}
 8002380:	4618      	mov	r0, r3
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b08a      	sub	sp, #40	; 0x28
 800238c:	af02      	add	r7, sp, #8
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	603b      	str	r3, [r7, #0]
 8002394:	4613      	mov	r3, r2
 8002396:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800239c:	2b20      	cmp	r3, #32
 800239e:	f040 8081 	bne.w	80024a4 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d002      	beq.n	80023ae <HAL_UART_Transmit+0x26>
 80023a8:	88fb      	ldrh	r3, [r7, #6]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d101      	bne.n	80023b2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e079      	b.n	80024a6 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d101      	bne.n	80023c0 <HAL_UART_Transmit+0x38>
 80023bc:	2302      	movs	r3, #2
 80023be:	e072      	b.n	80024a6 <HAL_UART_Transmit+0x11e>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2201      	movs	r2, #1
 80023c4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2221      	movs	r2, #33	; 0x21
 80023d4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023d6:	f7fe fc01 	bl	8000bdc <HAL_GetTick>
 80023da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	88fa      	ldrh	r2, [r7, #6]
 80023e0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	88fa      	ldrh	r2, [r7, #6]
 80023e8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023f4:	d108      	bne.n	8002408 <HAL_UART_Transmit+0x80>
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	691b      	ldr	r3, [r3, #16]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d104      	bne.n	8002408 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80023fe:	2300      	movs	r3, #0
 8002400:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	61bb      	str	r3, [r7, #24]
 8002406:	e003      	b.n	8002410 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800240c:	2300      	movs	r3, #0
 800240e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002418:	e02c      	b.n	8002474 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	2200      	movs	r2, #0
 8002422:	2180      	movs	r1, #128	; 0x80
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	f000 fb90 	bl	8002b4a <UART_WaitOnFlagUntilTimeout>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	e038      	b.n	80024a6 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d10b      	bne.n	8002452 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	881b      	ldrh	r3, [r3, #0]
 800243e:	461a      	mov	r2, r3
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002448:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	3302      	adds	r3, #2
 800244e:	61bb      	str	r3, [r7, #24]
 8002450:	e007      	b.n	8002462 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	781a      	ldrb	r2, [r3, #0]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	3301      	adds	r3, #1
 8002460:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002468:	b29b      	uxth	r3, r3
 800246a:	3b01      	subs	r3, #1
 800246c:	b29a      	uxth	r2, r3
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800247a:	b29b      	uxth	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d1cc      	bne.n	800241a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	9300      	str	r3, [sp, #0]
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	2200      	movs	r2, #0
 8002488:	2140      	movs	r1, #64	; 0x40
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	f000 fb5d 	bl	8002b4a <UART_WaitOnFlagUntilTimeout>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e005      	b.n	80024a6 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2220      	movs	r2, #32
 800249e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80024a0:	2300      	movs	r3, #0
 80024a2:	e000      	b.n	80024a6 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80024a4:	2302      	movs	r3, #2
  }
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3720      	adds	r7, #32
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
	...

080024b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b088      	sub	sp, #32
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80024b8:	2300      	movs	r3, #0
 80024ba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689a      	ldr	r2, [r3, #8]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	691b      	ldr	r3, [r3, #16]
 80024c4:	431a      	orrs	r2, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	431a      	orrs	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	69db      	ldr	r3, [r3, #28]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	4ba7      	ldr	r3, [pc, #668]	; (8002778 <UART_SetConfig+0x2c8>)
 80024dc:	4013      	ands	r3, r2
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	6812      	ldr	r2, [r2, #0]
 80024e2:	6979      	ldr	r1, [r7, #20]
 80024e4:	430b      	orrs	r3, r1
 80024e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68da      	ldr	r2, [r3, #12]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	430a      	orrs	r2, r1
 80024fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	699b      	ldr	r3, [r3, #24]
 8002502:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	697a      	ldr	r2, [r7, #20]
 800250a:	4313      	orrs	r3, r2
 800250c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	697a      	ldr	r2, [r7, #20]
 800251e:	430a      	orrs	r2, r1
 8002520:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a95      	ldr	r2, [pc, #596]	; (800277c <UART_SetConfig+0x2cc>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d120      	bne.n	800256e <UART_SetConfig+0xbe>
 800252c:	4b94      	ldr	r3, [pc, #592]	; (8002780 <UART_SetConfig+0x2d0>)
 800252e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002532:	f003 0303 	and.w	r3, r3, #3
 8002536:	2b03      	cmp	r3, #3
 8002538:	d816      	bhi.n	8002568 <UART_SetConfig+0xb8>
 800253a:	a201      	add	r2, pc, #4	; (adr r2, 8002540 <UART_SetConfig+0x90>)
 800253c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002540:	08002551 	.word	0x08002551
 8002544:	0800255d 	.word	0x0800255d
 8002548:	08002557 	.word	0x08002557
 800254c:	08002563 	.word	0x08002563
 8002550:	2301      	movs	r3, #1
 8002552:	77fb      	strb	r3, [r7, #31]
 8002554:	e14f      	b.n	80027f6 <UART_SetConfig+0x346>
 8002556:	2302      	movs	r3, #2
 8002558:	77fb      	strb	r3, [r7, #31]
 800255a:	e14c      	b.n	80027f6 <UART_SetConfig+0x346>
 800255c:	2304      	movs	r3, #4
 800255e:	77fb      	strb	r3, [r7, #31]
 8002560:	e149      	b.n	80027f6 <UART_SetConfig+0x346>
 8002562:	2308      	movs	r3, #8
 8002564:	77fb      	strb	r3, [r7, #31]
 8002566:	e146      	b.n	80027f6 <UART_SetConfig+0x346>
 8002568:	2310      	movs	r3, #16
 800256a:	77fb      	strb	r3, [r7, #31]
 800256c:	e143      	b.n	80027f6 <UART_SetConfig+0x346>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a84      	ldr	r2, [pc, #528]	; (8002784 <UART_SetConfig+0x2d4>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d132      	bne.n	80025de <UART_SetConfig+0x12e>
 8002578:	4b81      	ldr	r3, [pc, #516]	; (8002780 <UART_SetConfig+0x2d0>)
 800257a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800257e:	f003 030c 	and.w	r3, r3, #12
 8002582:	2b0c      	cmp	r3, #12
 8002584:	d828      	bhi.n	80025d8 <UART_SetConfig+0x128>
 8002586:	a201      	add	r2, pc, #4	; (adr r2, 800258c <UART_SetConfig+0xdc>)
 8002588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800258c:	080025c1 	.word	0x080025c1
 8002590:	080025d9 	.word	0x080025d9
 8002594:	080025d9 	.word	0x080025d9
 8002598:	080025d9 	.word	0x080025d9
 800259c:	080025cd 	.word	0x080025cd
 80025a0:	080025d9 	.word	0x080025d9
 80025a4:	080025d9 	.word	0x080025d9
 80025a8:	080025d9 	.word	0x080025d9
 80025ac:	080025c7 	.word	0x080025c7
 80025b0:	080025d9 	.word	0x080025d9
 80025b4:	080025d9 	.word	0x080025d9
 80025b8:	080025d9 	.word	0x080025d9
 80025bc:	080025d3 	.word	0x080025d3
 80025c0:	2300      	movs	r3, #0
 80025c2:	77fb      	strb	r3, [r7, #31]
 80025c4:	e117      	b.n	80027f6 <UART_SetConfig+0x346>
 80025c6:	2302      	movs	r3, #2
 80025c8:	77fb      	strb	r3, [r7, #31]
 80025ca:	e114      	b.n	80027f6 <UART_SetConfig+0x346>
 80025cc:	2304      	movs	r3, #4
 80025ce:	77fb      	strb	r3, [r7, #31]
 80025d0:	e111      	b.n	80027f6 <UART_SetConfig+0x346>
 80025d2:	2308      	movs	r3, #8
 80025d4:	77fb      	strb	r3, [r7, #31]
 80025d6:	e10e      	b.n	80027f6 <UART_SetConfig+0x346>
 80025d8:	2310      	movs	r3, #16
 80025da:	77fb      	strb	r3, [r7, #31]
 80025dc:	e10b      	b.n	80027f6 <UART_SetConfig+0x346>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a69      	ldr	r2, [pc, #420]	; (8002788 <UART_SetConfig+0x2d8>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d120      	bne.n	800262a <UART_SetConfig+0x17a>
 80025e8:	4b65      	ldr	r3, [pc, #404]	; (8002780 <UART_SetConfig+0x2d0>)
 80025ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80025f2:	2b30      	cmp	r3, #48	; 0x30
 80025f4:	d013      	beq.n	800261e <UART_SetConfig+0x16e>
 80025f6:	2b30      	cmp	r3, #48	; 0x30
 80025f8:	d814      	bhi.n	8002624 <UART_SetConfig+0x174>
 80025fa:	2b20      	cmp	r3, #32
 80025fc:	d009      	beq.n	8002612 <UART_SetConfig+0x162>
 80025fe:	2b20      	cmp	r3, #32
 8002600:	d810      	bhi.n	8002624 <UART_SetConfig+0x174>
 8002602:	2b00      	cmp	r3, #0
 8002604:	d002      	beq.n	800260c <UART_SetConfig+0x15c>
 8002606:	2b10      	cmp	r3, #16
 8002608:	d006      	beq.n	8002618 <UART_SetConfig+0x168>
 800260a:	e00b      	b.n	8002624 <UART_SetConfig+0x174>
 800260c:	2300      	movs	r3, #0
 800260e:	77fb      	strb	r3, [r7, #31]
 8002610:	e0f1      	b.n	80027f6 <UART_SetConfig+0x346>
 8002612:	2302      	movs	r3, #2
 8002614:	77fb      	strb	r3, [r7, #31]
 8002616:	e0ee      	b.n	80027f6 <UART_SetConfig+0x346>
 8002618:	2304      	movs	r3, #4
 800261a:	77fb      	strb	r3, [r7, #31]
 800261c:	e0eb      	b.n	80027f6 <UART_SetConfig+0x346>
 800261e:	2308      	movs	r3, #8
 8002620:	77fb      	strb	r3, [r7, #31]
 8002622:	e0e8      	b.n	80027f6 <UART_SetConfig+0x346>
 8002624:	2310      	movs	r3, #16
 8002626:	77fb      	strb	r3, [r7, #31]
 8002628:	e0e5      	b.n	80027f6 <UART_SetConfig+0x346>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a57      	ldr	r2, [pc, #348]	; (800278c <UART_SetConfig+0x2dc>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d120      	bne.n	8002676 <UART_SetConfig+0x1c6>
 8002634:	4b52      	ldr	r3, [pc, #328]	; (8002780 <UART_SetConfig+0x2d0>)
 8002636:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800263a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800263e:	2bc0      	cmp	r3, #192	; 0xc0
 8002640:	d013      	beq.n	800266a <UART_SetConfig+0x1ba>
 8002642:	2bc0      	cmp	r3, #192	; 0xc0
 8002644:	d814      	bhi.n	8002670 <UART_SetConfig+0x1c0>
 8002646:	2b80      	cmp	r3, #128	; 0x80
 8002648:	d009      	beq.n	800265e <UART_SetConfig+0x1ae>
 800264a:	2b80      	cmp	r3, #128	; 0x80
 800264c:	d810      	bhi.n	8002670 <UART_SetConfig+0x1c0>
 800264e:	2b00      	cmp	r3, #0
 8002650:	d002      	beq.n	8002658 <UART_SetConfig+0x1a8>
 8002652:	2b40      	cmp	r3, #64	; 0x40
 8002654:	d006      	beq.n	8002664 <UART_SetConfig+0x1b4>
 8002656:	e00b      	b.n	8002670 <UART_SetConfig+0x1c0>
 8002658:	2300      	movs	r3, #0
 800265a:	77fb      	strb	r3, [r7, #31]
 800265c:	e0cb      	b.n	80027f6 <UART_SetConfig+0x346>
 800265e:	2302      	movs	r3, #2
 8002660:	77fb      	strb	r3, [r7, #31]
 8002662:	e0c8      	b.n	80027f6 <UART_SetConfig+0x346>
 8002664:	2304      	movs	r3, #4
 8002666:	77fb      	strb	r3, [r7, #31]
 8002668:	e0c5      	b.n	80027f6 <UART_SetConfig+0x346>
 800266a:	2308      	movs	r3, #8
 800266c:	77fb      	strb	r3, [r7, #31]
 800266e:	e0c2      	b.n	80027f6 <UART_SetConfig+0x346>
 8002670:	2310      	movs	r3, #16
 8002672:	77fb      	strb	r3, [r7, #31]
 8002674:	e0bf      	b.n	80027f6 <UART_SetConfig+0x346>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a45      	ldr	r2, [pc, #276]	; (8002790 <UART_SetConfig+0x2e0>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d125      	bne.n	80026cc <UART_SetConfig+0x21c>
 8002680:	4b3f      	ldr	r3, [pc, #252]	; (8002780 <UART_SetConfig+0x2d0>)
 8002682:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002686:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800268a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800268e:	d017      	beq.n	80026c0 <UART_SetConfig+0x210>
 8002690:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002694:	d817      	bhi.n	80026c6 <UART_SetConfig+0x216>
 8002696:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800269a:	d00b      	beq.n	80026b4 <UART_SetConfig+0x204>
 800269c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026a0:	d811      	bhi.n	80026c6 <UART_SetConfig+0x216>
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d003      	beq.n	80026ae <UART_SetConfig+0x1fe>
 80026a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026aa:	d006      	beq.n	80026ba <UART_SetConfig+0x20a>
 80026ac:	e00b      	b.n	80026c6 <UART_SetConfig+0x216>
 80026ae:	2300      	movs	r3, #0
 80026b0:	77fb      	strb	r3, [r7, #31]
 80026b2:	e0a0      	b.n	80027f6 <UART_SetConfig+0x346>
 80026b4:	2302      	movs	r3, #2
 80026b6:	77fb      	strb	r3, [r7, #31]
 80026b8:	e09d      	b.n	80027f6 <UART_SetConfig+0x346>
 80026ba:	2304      	movs	r3, #4
 80026bc:	77fb      	strb	r3, [r7, #31]
 80026be:	e09a      	b.n	80027f6 <UART_SetConfig+0x346>
 80026c0:	2308      	movs	r3, #8
 80026c2:	77fb      	strb	r3, [r7, #31]
 80026c4:	e097      	b.n	80027f6 <UART_SetConfig+0x346>
 80026c6:	2310      	movs	r3, #16
 80026c8:	77fb      	strb	r3, [r7, #31]
 80026ca:	e094      	b.n	80027f6 <UART_SetConfig+0x346>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a30      	ldr	r2, [pc, #192]	; (8002794 <UART_SetConfig+0x2e4>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d125      	bne.n	8002722 <UART_SetConfig+0x272>
 80026d6:	4b2a      	ldr	r3, [pc, #168]	; (8002780 <UART_SetConfig+0x2d0>)
 80026d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80026e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80026e4:	d017      	beq.n	8002716 <UART_SetConfig+0x266>
 80026e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80026ea:	d817      	bhi.n	800271c <UART_SetConfig+0x26c>
 80026ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026f0:	d00b      	beq.n	800270a <UART_SetConfig+0x25a>
 80026f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026f6:	d811      	bhi.n	800271c <UART_SetConfig+0x26c>
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d003      	beq.n	8002704 <UART_SetConfig+0x254>
 80026fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002700:	d006      	beq.n	8002710 <UART_SetConfig+0x260>
 8002702:	e00b      	b.n	800271c <UART_SetConfig+0x26c>
 8002704:	2301      	movs	r3, #1
 8002706:	77fb      	strb	r3, [r7, #31]
 8002708:	e075      	b.n	80027f6 <UART_SetConfig+0x346>
 800270a:	2302      	movs	r3, #2
 800270c:	77fb      	strb	r3, [r7, #31]
 800270e:	e072      	b.n	80027f6 <UART_SetConfig+0x346>
 8002710:	2304      	movs	r3, #4
 8002712:	77fb      	strb	r3, [r7, #31]
 8002714:	e06f      	b.n	80027f6 <UART_SetConfig+0x346>
 8002716:	2308      	movs	r3, #8
 8002718:	77fb      	strb	r3, [r7, #31]
 800271a:	e06c      	b.n	80027f6 <UART_SetConfig+0x346>
 800271c:	2310      	movs	r3, #16
 800271e:	77fb      	strb	r3, [r7, #31]
 8002720:	e069      	b.n	80027f6 <UART_SetConfig+0x346>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a1c      	ldr	r2, [pc, #112]	; (8002798 <UART_SetConfig+0x2e8>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d137      	bne.n	800279c <UART_SetConfig+0x2ec>
 800272c:	4b14      	ldr	r3, [pc, #80]	; (8002780 <UART_SetConfig+0x2d0>)
 800272e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002732:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002736:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800273a:	d017      	beq.n	800276c <UART_SetConfig+0x2bc>
 800273c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002740:	d817      	bhi.n	8002772 <UART_SetConfig+0x2c2>
 8002742:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002746:	d00b      	beq.n	8002760 <UART_SetConfig+0x2b0>
 8002748:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800274c:	d811      	bhi.n	8002772 <UART_SetConfig+0x2c2>
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <UART_SetConfig+0x2aa>
 8002752:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002756:	d006      	beq.n	8002766 <UART_SetConfig+0x2b6>
 8002758:	e00b      	b.n	8002772 <UART_SetConfig+0x2c2>
 800275a:	2300      	movs	r3, #0
 800275c:	77fb      	strb	r3, [r7, #31]
 800275e:	e04a      	b.n	80027f6 <UART_SetConfig+0x346>
 8002760:	2302      	movs	r3, #2
 8002762:	77fb      	strb	r3, [r7, #31]
 8002764:	e047      	b.n	80027f6 <UART_SetConfig+0x346>
 8002766:	2304      	movs	r3, #4
 8002768:	77fb      	strb	r3, [r7, #31]
 800276a:	e044      	b.n	80027f6 <UART_SetConfig+0x346>
 800276c:	2308      	movs	r3, #8
 800276e:	77fb      	strb	r3, [r7, #31]
 8002770:	e041      	b.n	80027f6 <UART_SetConfig+0x346>
 8002772:	2310      	movs	r3, #16
 8002774:	77fb      	strb	r3, [r7, #31]
 8002776:	e03e      	b.n	80027f6 <UART_SetConfig+0x346>
 8002778:	efff69f3 	.word	0xefff69f3
 800277c:	40011000 	.word	0x40011000
 8002780:	40023800 	.word	0x40023800
 8002784:	40004400 	.word	0x40004400
 8002788:	40004800 	.word	0x40004800
 800278c:	40004c00 	.word	0x40004c00
 8002790:	40005000 	.word	0x40005000
 8002794:	40011400 	.word	0x40011400
 8002798:	40007800 	.word	0x40007800
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a71      	ldr	r2, [pc, #452]	; (8002968 <UART_SetConfig+0x4b8>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d125      	bne.n	80027f2 <UART_SetConfig+0x342>
 80027a6:	4b71      	ldr	r3, [pc, #452]	; (800296c <UART_SetConfig+0x4bc>)
 80027a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80027b0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80027b4:	d017      	beq.n	80027e6 <UART_SetConfig+0x336>
 80027b6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80027ba:	d817      	bhi.n	80027ec <UART_SetConfig+0x33c>
 80027bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027c0:	d00b      	beq.n	80027da <UART_SetConfig+0x32a>
 80027c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027c6:	d811      	bhi.n	80027ec <UART_SetConfig+0x33c>
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d003      	beq.n	80027d4 <UART_SetConfig+0x324>
 80027cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027d0:	d006      	beq.n	80027e0 <UART_SetConfig+0x330>
 80027d2:	e00b      	b.n	80027ec <UART_SetConfig+0x33c>
 80027d4:	2300      	movs	r3, #0
 80027d6:	77fb      	strb	r3, [r7, #31]
 80027d8:	e00d      	b.n	80027f6 <UART_SetConfig+0x346>
 80027da:	2302      	movs	r3, #2
 80027dc:	77fb      	strb	r3, [r7, #31]
 80027de:	e00a      	b.n	80027f6 <UART_SetConfig+0x346>
 80027e0:	2304      	movs	r3, #4
 80027e2:	77fb      	strb	r3, [r7, #31]
 80027e4:	e007      	b.n	80027f6 <UART_SetConfig+0x346>
 80027e6:	2308      	movs	r3, #8
 80027e8:	77fb      	strb	r3, [r7, #31]
 80027ea:	e004      	b.n	80027f6 <UART_SetConfig+0x346>
 80027ec:	2310      	movs	r3, #16
 80027ee:	77fb      	strb	r3, [r7, #31]
 80027f0:	e001      	b.n	80027f6 <UART_SetConfig+0x346>
 80027f2:	2310      	movs	r3, #16
 80027f4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027fe:	d15b      	bne.n	80028b8 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8002800:	7ffb      	ldrb	r3, [r7, #31]
 8002802:	2b08      	cmp	r3, #8
 8002804:	d827      	bhi.n	8002856 <UART_SetConfig+0x3a6>
 8002806:	a201      	add	r2, pc, #4	; (adr r2, 800280c <UART_SetConfig+0x35c>)
 8002808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800280c:	08002831 	.word	0x08002831
 8002810:	08002839 	.word	0x08002839
 8002814:	08002841 	.word	0x08002841
 8002818:	08002857 	.word	0x08002857
 800281c:	08002847 	.word	0x08002847
 8002820:	08002857 	.word	0x08002857
 8002824:	08002857 	.word	0x08002857
 8002828:	08002857 	.word	0x08002857
 800282c:	0800284f 	.word	0x0800284f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002830:	f7ff f90c 	bl	8001a4c <HAL_RCC_GetPCLK1Freq>
 8002834:	61b8      	str	r0, [r7, #24]
        break;
 8002836:	e013      	b.n	8002860 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002838:	f7ff f91c 	bl	8001a74 <HAL_RCC_GetPCLK2Freq>
 800283c:	61b8      	str	r0, [r7, #24]
        break;
 800283e:	e00f      	b.n	8002860 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002840:	4b4b      	ldr	r3, [pc, #300]	; (8002970 <UART_SetConfig+0x4c0>)
 8002842:	61bb      	str	r3, [r7, #24]
        break;
 8002844:	e00c      	b.n	8002860 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002846:	f7ff f83f 	bl	80018c8 <HAL_RCC_GetSysClockFreq>
 800284a:	61b8      	str	r0, [r7, #24]
        break;
 800284c:	e008      	b.n	8002860 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800284e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002852:	61bb      	str	r3, [r7, #24]
        break;
 8002854:	e004      	b.n	8002860 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8002856:	2300      	movs	r3, #0
 8002858:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	77bb      	strb	r3, [r7, #30]
        break;
 800285e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d074      	beq.n	8002950 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	005a      	lsls	r2, r3, #1
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	085b      	lsrs	r3, r3, #1
 8002870:	441a      	add	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	fbb2 f3f3 	udiv	r3, r2, r3
 800287a:	b29b      	uxth	r3, r3
 800287c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	2b0f      	cmp	r3, #15
 8002882:	d916      	bls.n	80028b2 <UART_SetConfig+0x402>
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800288a:	d212      	bcs.n	80028b2 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	b29b      	uxth	r3, r3
 8002890:	f023 030f 	bic.w	r3, r3, #15
 8002894:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	085b      	lsrs	r3, r3, #1
 800289a:	b29b      	uxth	r3, r3
 800289c:	f003 0307 	and.w	r3, r3, #7
 80028a0:	b29a      	uxth	r2, r3
 80028a2:	89fb      	ldrh	r3, [r7, #14]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	89fa      	ldrh	r2, [r7, #14]
 80028ae:	60da      	str	r2, [r3, #12]
 80028b0:	e04e      	b.n	8002950 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	77bb      	strb	r3, [r7, #30]
 80028b6:	e04b      	b.n	8002950 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80028b8:	7ffb      	ldrb	r3, [r7, #31]
 80028ba:	2b08      	cmp	r3, #8
 80028bc:	d827      	bhi.n	800290e <UART_SetConfig+0x45e>
 80028be:	a201      	add	r2, pc, #4	; (adr r2, 80028c4 <UART_SetConfig+0x414>)
 80028c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028c4:	080028e9 	.word	0x080028e9
 80028c8:	080028f1 	.word	0x080028f1
 80028cc:	080028f9 	.word	0x080028f9
 80028d0:	0800290f 	.word	0x0800290f
 80028d4:	080028ff 	.word	0x080028ff
 80028d8:	0800290f 	.word	0x0800290f
 80028dc:	0800290f 	.word	0x0800290f
 80028e0:	0800290f 	.word	0x0800290f
 80028e4:	08002907 	.word	0x08002907
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80028e8:	f7ff f8b0 	bl	8001a4c <HAL_RCC_GetPCLK1Freq>
 80028ec:	61b8      	str	r0, [r7, #24]
        break;
 80028ee:	e013      	b.n	8002918 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80028f0:	f7ff f8c0 	bl	8001a74 <HAL_RCC_GetPCLK2Freq>
 80028f4:	61b8      	str	r0, [r7, #24]
        break;
 80028f6:	e00f      	b.n	8002918 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80028f8:	4b1d      	ldr	r3, [pc, #116]	; (8002970 <UART_SetConfig+0x4c0>)
 80028fa:	61bb      	str	r3, [r7, #24]
        break;
 80028fc:	e00c      	b.n	8002918 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028fe:	f7fe ffe3 	bl	80018c8 <HAL_RCC_GetSysClockFreq>
 8002902:	61b8      	str	r0, [r7, #24]
        break;
 8002904:	e008      	b.n	8002918 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002906:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800290a:	61bb      	str	r3, [r7, #24]
        break;
 800290c:	e004      	b.n	8002918 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800290e:	2300      	movs	r3, #0
 8002910:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	77bb      	strb	r3, [r7, #30]
        break;
 8002916:	bf00      	nop
    }

    if (pclk != 0U)
 8002918:	69bb      	ldr	r3, [r7, #24]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d018      	beq.n	8002950 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	085a      	lsrs	r2, r3, #1
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	441a      	add	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002930:	b29b      	uxth	r3, r3
 8002932:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	2b0f      	cmp	r3, #15
 8002938:	d908      	bls.n	800294c <UART_SetConfig+0x49c>
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002940:	d204      	bcs.n	800294c <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	e001      	b.n	8002950 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800295c:	7fbb      	ldrb	r3, [r7, #30]
}
 800295e:	4618      	mov	r0, r3
 8002960:	3720      	adds	r7, #32
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40007c00 	.word	0x40007c00
 800296c:	40023800 	.word	0x40023800
 8002970:	00f42400 	.word	0x00f42400

08002974 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002980:	f003 0301 	and.w	r3, r3, #1
 8002984:	2b00      	cmp	r3, #0
 8002986:	d00a      	beq.n	800299e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	430a      	orrs	r2, r1
 800299c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00a      	beq.n	80029c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	430a      	orrs	r2, r1
 80029be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00a      	beq.n	80029e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	430a      	orrs	r2, r1
 80029e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e6:	f003 0308 	and.w	r3, r3, #8
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	430a      	orrs	r2, r1
 8002a02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a08:	f003 0310 	and.w	r3, r3, #16
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00a      	beq.n	8002a26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	430a      	orrs	r2, r1
 8002a24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2a:	f003 0320 	and.w	r3, r3, #32
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00a      	beq.n	8002a48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	430a      	orrs	r2, r1
 8002a46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d01a      	beq.n	8002a8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	430a      	orrs	r2, r1
 8002a68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a72:	d10a      	bne.n	8002a8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	430a      	orrs	r2, r1
 8002a88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00a      	beq.n	8002aac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	605a      	str	r2, [r3, #4]
  }
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af02      	add	r7, sp, #8
 8002abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002ac8:	f7fe f888 	bl	8000bdc <HAL_GetTick>
 8002acc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0308 	and.w	r3, r3, #8
 8002ad8:	2b08      	cmp	r3, #8
 8002ada:	d10e      	bne.n	8002afa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002adc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002ae0:	9300      	str	r3, [sp, #0]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 f82d 	bl	8002b4a <UART_WaitOnFlagUntilTimeout>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e023      	b.n	8002b42 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0304 	and.w	r3, r3, #4
 8002b04:	2b04      	cmp	r3, #4
 8002b06:	d10e      	bne.n	8002b26 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b08:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f000 f817 	bl	8002b4a <UART_WaitOnFlagUntilTimeout>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e00d      	b.n	8002b42 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2220      	movs	r2, #32
 8002b2a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2220      	movs	r2, #32
 8002b30:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}

08002b4a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002b4a:	b580      	push	{r7, lr}
 8002b4c:	b084      	sub	sp, #16
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	60f8      	str	r0, [r7, #12]
 8002b52:	60b9      	str	r1, [r7, #8]
 8002b54:	603b      	str	r3, [r7, #0]
 8002b56:	4613      	mov	r3, r2
 8002b58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b5a:	e05e      	b.n	8002c1a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b62:	d05a      	beq.n	8002c1a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b64:	f7fe f83a 	bl	8000bdc <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d302      	bcc.n	8002b7a <UART_WaitOnFlagUntilTimeout+0x30>
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d11b      	bne.n	8002bb2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002b88:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	689a      	ldr	r2, [r3, #8]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 0201 	bic.w	r2, r2, #1
 8002b98:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2220      	movs	r2, #32
 8002b9e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e043      	b.n	8002c3a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0304 	and.w	r3, r3, #4
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d02c      	beq.n	8002c1a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	69db      	ldr	r3, [r3, #28]
 8002bc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bce:	d124      	bne.n	8002c1a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002bd8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002be8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	689a      	ldr	r2, [r3, #8]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f022 0201 	bic.w	r2, r2, #1
 8002bf8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2220      	movs	r2, #32
 8002bfe:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2220      	movs	r2, #32
 8002c04:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2220      	movs	r2, #32
 8002c0a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e00f      	b.n	8002c3a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	69da      	ldr	r2, [r3, #28]
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	4013      	ands	r3, r2
 8002c24:	68ba      	ldr	r2, [r7, #8]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	bf0c      	ite	eq
 8002c2a:	2301      	moveq	r3, #1
 8002c2c:	2300      	movne	r3, #0
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	461a      	mov	r2, r3
 8002c32:	79fb      	ldrb	r3, [r7, #7]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d091      	beq.n	8002b5c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
	...

08002c44 <__errno>:
 8002c44:	4b01      	ldr	r3, [pc, #4]	; (8002c4c <__errno+0x8>)
 8002c46:	6818      	ldr	r0, [r3, #0]
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	2000000c 	.word	0x2000000c

08002c50 <__libc_init_array>:
 8002c50:	b570      	push	{r4, r5, r6, lr}
 8002c52:	4d0d      	ldr	r5, [pc, #52]	; (8002c88 <__libc_init_array+0x38>)
 8002c54:	4c0d      	ldr	r4, [pc, #52]	; (8002c8c <__libc_init_array+0x3c>)
 8002c56:	1b64      	subs	r4, r4, r5
 8002c58:	10a4      	asrs	r4, r4, #2
 8002c5a:	2600      	movs	r6, #0
 8002c5c:	42a6      	cmp	r6, r4
 8002c5e:	d109      	bne.n	8002c74 <__libc_init_array+0x24>
 8002c60:	4d0b      	ldr	r5, [pc, #44]	; (8002c90 <__libc_init_array+0x40>)
 8002c62:	4c0c      	ldr	r4, [pc, #48]	; (8002c94 <__libc_init_array+0x44>)
 8002c64:	f000 ffec 	bl	8003c40 <_init>
 8002c68:	1b64      	subs	r4, r4, r5
 8002c6a:	10a4      	asrs	r4, r4, #2
 8002c6c:	2600      	movs	r6, #0
 8002c6e:	42a6      	cmp	r6, r4
 8002c70:	d105      	bne.n	8002c7e <__libc_init_array+0x2e>
 8002c72:	bd70      	pop	{r4, r5, r6, pc}
 8002c74:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c78:	4798      	blx	r3
 8002c7a:	3601      	adds	r6, #1
 8002c7c:	e7ee      	b.n	8002c5c <__libc_init_array+0xc>
 8002c7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c82:	4798      	blx	r3
 8002c84:	3601      	adds	r6, #1
 8002c86:	e7f2      	b.n	8002c6e <__libc_init_array+0x1e>
 8002c88:	08003d64 	.word	0x08003d64
 8002c8c:	08003d64 	.word	0x08003d64
 8002c90:	08003d64 	.word	0x08003d64
 8002c94:	08003d68 	.word	0x08003d68

08002c98 <memset>:
 8002c98:	4402      	add	r2, r0
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d100      	bne.n	8002ca2 <memset+0xa>
 8002ca0:	4770      	bx	lr
 8002ca2:	f803 1b01 	strb.w	r1, [r3], #1
 8002ca6:	e7f9      	b.n	8002c9c <memset+0x4>

08002ca8 <iprintf>:
 8002ca8:	b40f      	push	{r0, r1, r2, r3}
 8002caa:	4b0a      	ldr	r3, [pc, #40]	; (8002cd4 <iprintf+0x2c>)
 8002cac:	b513      	push	{r0, r1, r4, lr}
 8002cae:	681c      	ldr	r4, [r3, #0]
 8002cb0:	b124      	cbz	r4, 8002cbc <iprintf+0x14>
 8002cb2:	69a3      	ldr	r3, [r4, #24]
 8002cb4:	b913      	cbnz	r3, 8002cbc <iprintf+0x14>
 8002cb6:	4620      	mov	r0, r4
 8002cb8:	f000 fa5e 	bl	8003178 <__sinit>
 8002cbc:	ab05      	add	r3, sp, #20
 8002cbe:	9a04      	ldr	r2, [sp, #16]
 8002cc0:	68a1      	ldr	r1, [r4, #8]
 8002cc2:	9301      	str	r3, [sp, #4]
 8002cc4:	4620      	mov	r0, r4
 8002cc6:	f000 fc2f 	bl	8003528 <_vfiprintf_r>
 8002cca:	b002      	add	sp, #8
 8002ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002cd0:	b004      	add	sp, #16
 8002cd2:	4770      	bx	lr
 8002cd4:	2000000c 	.word	0x2000000c

08002cd8 <_puts_r>:
 8002cd8:	b570      	push	{r4, r5, r6, lr}
 8002cda:	460e      	mov	r6, r1
 8002cdc:	4605      	mov	r5, r0
 8002cde:	b118      	cbz	r0, 8002ce8 <_puts_r+0x10>
 8002ce0:	6983      	ldr	r3, [r0, #24]
 8002ce2:	b90b      	cbnz	r3, 8002ce8 <_puts_r+0x10>
 8002ce4:	f000 fa48 	bl	8003178 <__sinit>
 8002ce8:	69ab      	ldr	r3, [r5, #24]
 8002cea:	68ac      	ldr	r4, [r5, #8]
 8002cec:	b913      	cbnz	r3, 8002cf4 <_puts_r+0x1c>
 8002cee:	4628      	mov	r0, r5
 8002cf0:	f000 fa42 	bl	8003178 <__sinit>
 8002cf4:	4b2c      	ldr	r3, [pc, #176]	; (8002da8 <_puts_r+0xd0>)
 8002cf6:	429c      	cmp	r4, r3
 8002cf8:	d120      	bne.n	8002d3c <_puts_r+0x64>
 8002cfa:	686c      	ldr	r4, [r5, #4]
 8002cfc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002cfe:	07db      	lsls	r3, r3, #31
 8002d00:	d405      	bmi.n	8002d0e <_puts_r+0x36>
 8002d02:	89a3      	ldrh	r3, [r4, #12]
 8002d04:	0598      	lsls	r0, r3, #22
 8002d06:	d402      	bmi.n	8002d0e <_puts_r+0x36>
 8002d08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d0a:	f000 fad3 	bl	80032b4 <__retarget_lock_acquire_recursive>
 8002d0e:	89a3      	ldrh	r3, [r4, #12]
 8002d10:	0719      	lsls	r1, r3, #28
 8002d12:	d51d      	bpl.n	8002d50 <_puts_r+0x78>
 8002d14:	6923      	ldr	r3, [r4, #16]
 8002d16:	b1db      	cbz	r3, 8002d50 <_puts_r+0x78>
 8002d18:	3e01      	subs	r6, #1
 8002d1a:	68a3      	ldr	r3, [r4, #8]
 8002d1c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002d20:	3b01      	subs	r3, #1
 8002d22:	60a3      	str	r3, [r4, #8]
 8002d24:	bb39      	cbnz	r1, 8002d76 <_puts_r+0x9e>
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	da38      	bge.n	8002d9c <_puts_r+0xc4>
 8002d2a:	4622      	mov	r2, r4
 8002d2c:	210a      	movs	r1, #10
 8002d2e:	4628      	mov	r0, r5
 8002d30:	f000 f848 	bl	8002dc4 <__swbuf_r>
 8002d34:	3001      	adds	r0, #1
 8002d36:	d011      	beq.n	8002d5c <_puts_r+0x84>
 8002d38:	250a      	movs	r5, #10
 8002d3a:	e011      	b.n	8002d60 <_puts_r+0x88>
 8002d3c:	4b1b      	ldr	r3, [pc, #108]	; (8002dac <_puts_r+0xd4>)
 8002d3e:	429c      	cmp	r4, r3
 8002d40:	d101      	bne.n	8002d46 <_puts_r+0x6e>
 8002d42:	68ac      	ldr	r4, [r5, #8]
 8002d44:	e7da      	b.n	8002cfc <_puts_r+0x24>
 8002d46:	4b1a      	ldr	r3, [pc, #104]	; (8002db0 <_puts_r+0xd8>)
 8002d48:	429c      	cmp	r4, r3
 8002d4a:	bf08      	it	eq
 8002d4c:	68ec      	ldreq	r4, [r5, #12]
 8002d4e:	e7d5      	b.n	8002cfc <_puts_r+0x24>
 8002d50:	4621      	mov	r1, r4
 8002d52:	4628      	mov	r0, r5
 8002d54:	f000 f888 	bl	8002e68 <__swsetup_r>
 8002d58:	2800      	cmp	r0, #0
 8002d5a:	d0dd      	beq.n	8002d18 <_puts_r+0x40>
 8002d5c:	f04f 35ff 	mov.w	r5, #4294967295
 8002d60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d62:	07da      	lsls	r2, r3, #31
 8002d64:	d405      	bmi.n	8002d72 <_puts_r+0x9a>
 8002d66:	89a3      	ldrh	r3, [r4, #12]
 8002d68:	059b      	lsls	r3, r3, #22
 8002d6a:	d402      	bmi.n	8002d72 <_puts_r+0x9a>
 8002d6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d6e:	f000 faa2 	bl	80032b6 <__retarget_lock_release_recursive>
 8002d72:	4628      	mov	r0, r5
 8002d74:	bd70      	pop	{r4, r5, r6, pc}
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	da04      	bge.n	8002d84 <_puts_r+0xac>
 8002d7a:	69a2      	ldr	r2, [r4, #24]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	dc06      	bgt.n	8002d8e <_puts_r+0xb6>
 8002d80:	290a      	cmp	r1, #10
 8002d82:	d004      	beq.n	8002d8e <_puts_r+0xb6>
 8002d84:	6823      	ldr	r3, [r4, #0]
 8002d86:	1c5a      	adds	r2, r3, #1
 8002d88:	6022      	str	r2, [r4, #0]
 8002d8a:	7019      	strb	r1, [r3, #0]
 8002d8c:	e7c5      	b.n	8002d1a <_puts_r+0x42>
 8002d8e:	4622      	mov	r2, r4
 8002d90:	4628      	mov	r0, r5
 8002d92:	f000 f817 	bl	8002dc4 <__swbuf_r>
 8002d96:	3001      	adds	r0, #1
 8002d98:	d1bf      	bne.n	8002d1a <_puts_r+0x42>
 8002d9a:	e7df      	b.n	8002d5c <_puts_r+0x84>
 8002d9c:	6823      	ldr	r3, [r4, #0]
 8002d9e:	250a      	movs	r5, #10
 8002da0:	1c5a      	adds	r2, r3, #1
 8002da2:	6022      	str	r2, [r4, #0]
 8002da4:	701d      	strb	r5, [r3, #0]
 8002da6:	e7db      	b.n	8002d60 <_puts_r+0x88>
 8002da8:	08003ce8 	.word	0x08003ce8
 8002dac:	08003d08 	.word	0x08003d08
 8002db0:	08003cc8 	.word	0x08003cc8

08002db4 <puts>:
 8002db4:	4b02      	ldr	r3, [pc, #8]	; (8002dc0 <puts+0xc>)
 8002db6:	4601      	mov	r1, r0
 8002db8:	6818      	ldr	r0, [r3, #0]
 8002dba:	f7ff bf8d 	b.w	8002cd8 <_puts_r>
 8002dbe:	bf00      	nop
 8002dc0:	2000000c 	.word	0x2000000c

08002dc4 <__swbuf_r>:
 8002dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dc6:	460e      	mov	r6, r1
 8002dc8:	4614      	mov	r4, r2
 8002dca:	4605      	mov	r5, r0
 8002dcc:	b118      	cbz	r0, 8002dd6 <__swbuf_r+0x12>
 8002dce:	6983      	ldr	r3, [r0, #24]
 8002dd0:	b90b      	cbnz	r3, 8002dd6 <__swbuf_r+0x12>
 8002dd2:	f000 f9d1 	bl	8003178 <__sinit>
 8002dd6:	4b21      	ldr	r3, [pc, #132]	; (8002e5c <__swbuf_r+0x98>)
 8002dd8:	429c      	cmp	r4, r3
 8002dda:	d12b      	bne.n	8002e34 <__swbuf_r+0x70>
 8002ddc:	686c      	ldr	r4, [r5, #4]
 8002dde:	69a3      	ldr	r3, [r4, #24]
 8002de0:	60a3      	str	r3, [r4, #8]
 8002de2:	89a3      	ldrh	r3, [r4, #12]
 8002de4:	071a      	lsls	r2, r3, #28
 8002de6:	d52f      	bpl.n	8002e48 <__swbuf_r+0x84>
 8002de8:	6923      	ldr	r3, [r4, #16]
 8002dea:	b36b      	cbz	r3, 8002e48 <__swbuf_r+0x84>
 8002dec:	6923      	ldr	r3, [r4, #16]
 8002dee:	6820      	ldr	r0, [r4, #0]
 8002df0:	1ac0      	subs	r0, r0, r3
 8002df2:	6963      	ldr	r3, [r4, #20]
 8002df4:	b2f6      	uxtb	r6, r6
 8002df6:	4283      	cmp	r3, r0
 8002df8:	4637      	mov	r7, r6
 8002dfa:	dc04      	bgt.n	8002e06 <__swbuf_r+0x42>
 8002dfc:	4621      	mov	r1, r4
 8002dfe:	4628      	mov	r0, r5
 8002e00:	f000 f926 	bl	8003050 <_fflush_r>
 8002e04:	bb30      	cbnz	r0, 8002e54 <__swbuf_r+0x90>
 8002e06:	68a3      	ldr	r3, [r4, #8]
 8002e08:	3b01      	subs	r3, #1
 8002e0a:	60a3      	str	r3, [r4, #8]
 8002e0c:	6823      	ldr	r3, [r4, #0]
 8002e0e:	1c5a      	adds	r2, r3, #1
 8002e10:	6022      	str	r2, [r4, #0]
 8002e12:	701e      	strb	r6, [r3, #0]
 8002e14:	6963      	ldr	r3, [r4, #20]
 8002e16:	3001      	adds	r0, #1
 8002e18:	4283      	cmp	r3, r0
 8002e1a:	d004      	beq.n	8002e26 <__swbuf_r+0x62>
 8002e1c:	89a3      	ldrh	r3, [r4, #12]
 8002e1e:	07db      	lsls	r3, r3, #31
 8002e20:	d506      	bpl.n	8002e30 <__swbuf_r+0x6c>
 8002e22:	2e0a      	cmp	r6, #10
 8002e24:	d104      	bne.n	8002e30 <__swbuf_r+0x6c>
 8002e26:	4621      	mov	r1, r4
 8002e28:	4628      	mov	r0, r5
 8002e2a:	f000 f911 	bl	8003050 <_fflush_r>
 8002e2e:	b988      	cbnz	r0, 8002e54 <__swbuf_r+0x90>
 8002e30:	4638      	mov	r0, r7
 8002e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e34:	4b0a      	ldr	r3, [pc, #40]	; (8002e60 <__swbuf_r+0x9c>)
 8002e36:	429c      	cmp	r4, r3
 8002e38:	d101      	bne.n	8002e3e <__swbuf_r+0x7a>
 8002e3a:	68ac      	ldr	r4, [r5, #8]
 8002e3c:	e7cf      	b.n	8002dde <__swbuf_r+0x1a>
 8002e3e:	4b09      	ldr	r3, [pc, #36]	; (8002e64 <__swbuf_r+0xa0>)
 8002e40:	429c      	cmp	r4, r3
 8002e42:	bf08      	it	eq
 8002e44:	68ec      	ldreq	r4, [r5, #12]
 8002e46:	e7ca      	b.n	8002dde <__swbuf_r+0x1a>
 8002e48:	4621      	mov	r1, r4
 8002e4a:	4628      	mov	r0, r5
 8002e4c:	f000 f80c 	bl	8002e68 <__swsetup_r>
 8002e50:	2800      	cmp	r0, #0
 8002e52:	d0cb      	beq.n	8002dec <__swbuf_r+0x28>
 8002e54:	f04f 37ff 	mov.w	r7, #4294967295
 8002e58:	e7ea      	b.n	8002e30 <__swbuf_r+0x6c>
 8002e5a:	bf00      	nop
 8002e5c:	08003ce8 	.word	0x08003ce8
 8002e60:	08003d08 	.word	0x08003d08
 8002e64:	08003cc8 	.word	0x08003cc8

08002e68 <__swsetup_r>:
 8002e68:	4b32      	ldr	r3, [pc, #200]	; (8002f34 <__swsetup_r+0xcc>)
 8002e6a:	b570      	push	{r4, r5, r6, lr}
 8002e6c:	681d      	ldr	r5, [r3, #0]
 8002e6e:	4606      	mov	r6, r0
 8002e70:	460c      	mov	r4, r1
 8002e72:	b125      	cbz	r5, 8002e7e <__swsetup_r+0x16>
 8002e74:	69ab      	ldr	r3, [r5, #24]
 8002e76:	b913      	cbnz	r3, 8002e7e <__swsetup_r+0x16>
 8002e78:	4628      	mov	r0, r5
 8002e7a:	f000 f97d 	bl	8003178 <__sinit>
 8002e7e:	4b2e      	ldr	r3, [pc, #184]	; (8002f38 <__swsetup_r+0xd0>)
 8002e80:	429c      	cmp	r4, r3
 8002e82:	d10f      	bne.n	8002ea4 <__swsetup_r+0x3c>
 8002e84:	686c      	ldr	r4, [r5, #4]
 8002e86:	89a3      	ldrh	r3, [r4, #12]
 8002e88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002e8c:	0719      	lsls	r1, r3, #28
 8002e8e:	d42c      	bmi.n	8002eea <__swsetup_r+0x82>
 8002e90:	06dd      	lsls	r5, r3, #27
 8002e92:	d411      	bmi.n	8002eb8 <__swsetup_r+0x50>
 8002e94:	2309      	movs	r3, #9
 8002e96:	6033      	str	r3, [r6, #0]
 8002e98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002e9c:	81a3      	strh	r3, [r4, #12]
 8002e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea2:	e03e      	b.n	8002f22 <__swsetup_r+0xba>
 8002ea4:	4b25      	ldr	r3, [pc, #148]	; (8002f3c <__swsetup_r+0xd4>)
 8002ea6:	429c      	cmp	r4, r3
 8002ea8:	d101      	bne.n	8002eae <__swsetup_r+0x46>
 8002eaa:	68ac      	ldr	r4, [r5, #8]
 8002eac:	e7eb      	b.n	8002e86 <__swsetup_r+0x1e>
 8002eae:	4b24      	ldr	r3, [pc, #144]	; (8002f40 <__swsetup_r+0xd8>)
 8002eb0:	429c      	cmp	r4, r3
 8002eb2:	bf08      	it	eq
 8002eb4:	68ec      	ldreq	r4, [r5, #12]
 8002eb6:	e7e6      	b.n	8002e86 <__swsetup_r+0x1e>
 8002eb8:	0758      	lsls	r0, r3, #29
 8002eba:	d512      	bpl.n	8002ee2 <__swsetup_r+0x7a>
 8002ebc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002ebe:	b141      	cbz	r1, 8002ed2 <__swsetup_r+0x6a>
 8002ec0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002ec4:	4299      	cmp	r1, r3
 8002ec6:	d002      	beq.n	8002ece <__swsetup_r+0x66>
 8002ec8:	4630      	mov	r0, r6
 8002eca:	f000 fa59 	bl	8003380 <_free_r>
 8002ece:	2300      	movs	r3, #0
 8002ed0:	6363      	str	r3, [r4, #52]	; 0x34
 8002ed2:	89a3      	ldrh	r3, [r4, #12]
 8002ed4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002ed8:	81a3      	strh	r3, [r4, #12]
 8002eda:	2300      	movs	r3, #0
 8002edc:	6063      	str	r3, [r4, #4]
 8002ede:	6923      	ldr	r3, [r4, #16]
 8002ee0:	6023      	str	r3, [r4, #0]
 8002ee2:	89a3      	ldrh	r3, [r4, #12]
 8002ee4:	f043 0308 	orr.w	r3, r3, #8
 8002ee8:	81a3      	strh	r3, [r4, #12]
 8002eea:	6923      	ldr	r3, [r4, #16]
 8002eec:	b94b      	cbnz	r3, 8002f02 <__swsetup_r+0x9a>
 8002eee:	89a3      	ldrh	r3, [r4, #12]
 8002ef0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002ef4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ef8:	d003      	beq.n	8002f02 <__swsetup_r+0x9a>
 8002efa:	4621      	mov	r1, r4
 8002efc:	4630      	mov	r0, r6
 8002efe:	f000 f9ff 	bl	8003300 <__smakebuf_r>
 8002f02:	89a0      	ldrh	r0, [r4, #12]
 8002f04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002f08:	f010 0301 	ands.w	r3, r0, #1
 8002f0c:	d00a      	beq.n	8002f24 <__swsetup_r+0xbc>
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60a3      	str	r3, [r4, #8]
 8002f12:	6963      	ldr	r3, [r4, #20]
 8002f14:	425b      	negs	r3, r3
 8002f16:	61a3      	str	r3, [r4, #24]
 8002f18:	6923      	ldr	r3, [r4, #16]
 8002f1a:	b943      	cbnz	r3, 8002f2e <__swsetup_r+0xc6>
 8002f1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002f20:	d1ba      	bne.n	8002e98 <__swsetup_r+0x30>
 8002f22:	bd70      	pop	{r4, r5, r6, pc}
 8002f24:	0781      	lsls	r1, r0, #30
 8002f26:	bf58      	it	pl
 8002f28:	6963      	ldrpl	r3, [r4, #20]
 8002f2a:	60a3      	str	r3, [r4, #8]
 8002f2c:	e7f4      	b.n	8002f18 <__swsetup_r+0xb0>
 8002f2e:	2000      	movs	r0, #0
 8002f30:	e7f7      	b.n	8002f22 <__swsetup_r+0xba>
 8002f32:	bf00      	nop
 8002f34:	2000000c 	.word	0x2000000c
 8002f38:	08003ce8 	.word	0x08003ce8
 8002f3c:	08003d08 	.word	0x08003d08
 8002f40:	08003cc8 	.word	0x08003cc8

08002f44 <__sflush_r>:
 8002f44:	898a      	ldrh	r2, [r1, #12]
 8002f46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f4a:	4605      	mov	r5, r0
 8002f4c:	0710      	lsls	r0, r2, #28
 8002f4e:	460c      	mov	r4, r1
 8002f50:	d458      	bmi.n	8003004 <__sflush_r+0xc0>
 8002f52:	684b      	ldr	r3, [r1, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	dc05      	bgt.n	8002f64 <__sflush_r+0x20>
 8002f58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	dc02      	bgt.n	8002f64 <__sflush_r+0x20>
 8002f5e:	2000      	movs	r0, #0
 8002f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f66:	2e00      	cmp	r6, #0
 8002f68:	d0f9      	beq.n	8002f5e <__sflush_r+0x1a>
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002f70:	682f      	ldr	r7, [r5, #0]
 8002f72:	602b      	str	r3, [r5, #0]
 8002f74:	d032      	beq.n	8002fdc <__sflush_r+0x98>
 8002f76:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002f78:	89a3      	ldrh	r3, [r4, #12]
 8002f7a:	075a      	lsls	r2, r3, #29
 8002f7c:	d505      	bpl.n	8002f8a <__sflush_r+0x46>
 8002f7e:	6863      	ldr	r3, [r4, #4]
 8002f80:	1ac0      	subs	r0, r0, r3
 8002f82:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002f84:	b10b      	cbz	r3, 8002f8a <__sflush_r+0x46>
 8002f86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002f88:	1ac0      	subs	r0, r0, r3
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f90:	6a21      	ldr	r1, [r4, #32]
 8002f92:	4628      	mov	r0, r5
 8002f94:	47b0      	blx	r6
 8002f96:	1c43      	adds	r3, r0, #1
 8002f98:	89a3      	ldrh	r3, [r4, #12]
 8002f9a:	d106      	bne.n	8002faa <__sflush_r+0x66>
 8002f9c:	6829      	ldr	r1, [r5, #0]
 8002f9e:	291d      	cmp	r1, #29
 8002fa0:	d82c      	bhi.n	8002ffc <__sflush_r+0xb8>
 8002fa2:	4a2a      	ldr	r2, [pc, #168]	; (800304c <__sflush_r+0x108>)
 8002fa4:	40ca      	lsrs	r2, r1
 8002fa6:	07d6      	lsls	r6, r2, #31
 8002fa8:	d528      	bpl.n	8002ffc <__sflush_r+0xb8>
 8002faa:	2200      	movs	r2, #0
 8002fac:	6062      	str	r2, [r4, #4]
 8002fae:	04d9      	lsls	r1, r3, #19
 8002fb0:	6922      	ldr	r2, [r4, #16]
 8002fb2:	6022      	str	r2, [r4, #0]
 8002fb4:	d504      	bpl.n	8002fc0 <__sflush_r+0x7c>
 8002fb6:	1c42      	adds	r2, r0, #1
 8002fb8:	d101      	bne.n	8002fbe <__sflush_r+0x7a>
 8002fba:	682b      	ldr	r3, [r5, #0]
 8002fbc:	b903      	cbnz	r3, 8002fc0 <__sflush_r+0x7c>
 8002fbe:	6560      	str	r0, [r4, #84]	; 0x54
 8002fc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fc2:	602f      	str	r7, [r5, #0]
 8002fc4:	2900      	cmp	r1, #0
 8002fc6:	d0ca      	beq.n	8002f5e <__sflush_r+0x1a>
 8002fc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002fcc:	4299      	cmp	r1, r3
 8002fce:	d002      	beq.n	8002fd6 <__sflush_r+0x92>
 8002fd0:	4628      	mov	r0, r5
 8002fd2:	f000 f9d5 	bl	8003380 <_free_r>
 8002fd6:	2000      	movs	r0, #0
 8002fd8:	6360      	str	r0, [r4, #52]	; 0x34
 8002fda:	e7c1      	b.n	8002f60 <__sflush_r+0x1c>
 8002fdc:	6a21      	ldr	r1, [r4, #32]
 8002fde:	2301      	movs	r3, #1
 8002fe0:	4628      	mov	r0, r5
 8002fe2:	47b0      	blx	r6
 8002fe4:	1c41      	adds	r1, r0, #1
 8002fe6:	d1c7      	bne.n	8002f78 <__sflush_r+0x34>
 8002fe8:	682b      	ldr	r3, [r5, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d0c4      	beq.n	8002f78 <__sflush_r+0x34>
 8002fee:	2b1d      	cmp	r3, #29
 8002ff0:	d001      	beq.n	8002ff6 <__sflush_r+0xb2>
 8002ff2:	2b16      	cmp	r3, #22
 8002ff4:	d101      	bne.n	8002ffa <__sflush_r+0xb6>
 8002ff6:	602f      	str	r7, [r5, #0]
 8002ff8:	e7b1      	b.n	8002f5e <__sflush_r+0x1a>
 8002ffa:	89a3      	ldrh	r3, [r4, #12]
 8002ffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003000:	81a3      	strh	r3, [r4, #12]
 8003002:	e7ad      	b.n	8002f60 <__sflush_r+0x1c>
 8003004:	690f      	ldr	r7, [r1, #16]
 8003006:	2f00      	cmp	r7, #0
 8003008:	d0a9      	beq.n	8002f5e <__sflush_r+0x1a>
 800300a:	0793      	lsls	r3, r2, #30
 800300c:	680e      	ldr	r6, [r1, #0]
 800300e:	bf08      	it	eq
 8003010:	694b      	ldreq	r3, [r1, #20]
 8003012:	600f      	str	r7, [r1, #0]
 8003014:	bf18      	it	ne
 8003016:	2300      	movne	r3, #0
 8003018:	eba6 0807 	sub.w	r8, r6, r7
 800301c:	608b      	str	r3, [r1, #8]
 800301e:	f1b8 0f00 	cmp.w	r8, #0
 8003022:	dd9c      	ble.n	8002f5e <__sflush_r+0x1a>
 8003024:	6a21      	ldr	r1, [r4, #32]
 8003026:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003028:	4643      	mov	r3, r8
 800302a:	463a      	mov	r2, r7
 800302c:	4628      	mov	r0, r5
 800302e:	47b0      	blx	r6
 8003030:	2800      	cmp	r0, #0
 8003032:	dc06      	bgt.n	8003042 <__sflush_r+0xfe>
 8003034:	89a3      	ldrh	r3, [r4, #12]
 8003036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800303a:	81a3      	strh	r3, [r4, #12]
 800303c:	f04f 30ff 	mov.w	r0, #4294967295
 8003040:	e78e      	b.n	8002f60 <__sflush_r+0x1c>
 8003042:	4407      	add	r7, r0
 8003044:	eba8 0800 	sub.w	r8, r8, r0
 8003048:	e7e9      	b.n	800301e <__sflush_r+0xda>
 800304a:	bf00      	nop
 800304c:	20400001 	.word	0x20400001

08003050 <_fflush_r>:
 8003050:	b538      	push	{r3, r4, r5, lr}
 8003052:	690b      	ldr	r3, [r1, #16]
 8003054:	4605      	mov	r5, r0
 8003056:	460c      	mov	r4, r1
 8003058:	b913      	cbnz	r3, 8003060 <_fflush_r+0x10>
 800305a:	2500      	movs	r5, #0
 800305c:	4628      	mov	r0, r5
 800305e:	bd38      	pop	{r3, r4, r5, pc}
 8003060:	b118      	cbz	r0, 800306a <_fflush_r+0x1a>
 8003062:	6983      	ldr	r3, [r0, #24]
 8003064:	b90b      	cbnz	r3, 800306a <_fflush_r+0x1a>
 8003066:	f000 f887 	bl	8003178 <__sinit>
 800306a:	4b14      	ldr	r3, [pc, #80]	; (80030bc <_fflush_r+0x6c>)
 800306c:	429c      	cmp	r4, r3
 800306e:	d11b      	bne.n	80030a8 <_fflush_r+0x58>
 8003070:	686c      	ldr	r4, [r5, #4]
 8003072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d0ef      	beq.n	800305a <_fflush_r+0xa>
 800307a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800307c:	07d0      	lsls	r0, r2, #31
 800307e:	d404      	bmi.n	800308a <_fflush_r+0x3a>
 8003080:	0599      	lsls	r1, r3, #22
 8003082:	d402      	bmi.n	800308a <_fflush_r+0x3a>
 8003084:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003086:	f000 f915 	bl	80032b4 <__retarget_lock_acquire_recursive>
 800308a:	4628      	mov	r0, r5
 800308c:	4621      	mov	r1, r4
 800308e:	f7ff ff59 	bl	8002f44 <__sflush_r>
 8003092:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003094:	07da      	lsls	r2, r3, #31
 8003096:	4605      	mov	r5, r0
 8003098:	d4e0      	bmi.n	800305c <_fflush_r+0xc>
 800309a:	89a3      	ldrh	r3, [r4, #12]
 800309c:	059b      	lsls	r3, r3, #22
 800309e:	d4dd      	bmi.n	800305c <_fflush_r+0xc>
 80030a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030a2:	f000 f908 	bl	80032b6 <__retarget_lock_release_recursive>
 80030a6:	e7d9      	b.n	800305c <_fflush_r+0xc>
 80030a8:	4b05      	ldr	r3, [pc, #20]	; (80030c0 <_fflush_r+0x70>)
 80030aa:	429c      	cmp	r4, r3
 80030ac:	d101      	bne.n	80030b2 <_fflush_r+0x62>
 80030ae:	68ac      	ldr	r4, [r5, #8]
 80030b0:	e7df      	b.n	8003072 <_fflush_r+0x22>
 80030b2:	4b04      	ldr	r3, [pc, #16]	; (80030c4 <_fflush_r+0x74>)
 80030b4:	429c      	cmp	r4, r3
 80030b6:	bf08      	it	eq
 80030b8:	68ec      	ldreq	r4, [r5, #12]
 80030ba:	e7da      	b.n	8003072 <_fflush_r+0x22>
 80030bc:	08003ce8 	.word	0x08003ce8
 80030c0:	08003d08 	.word	0x08003d08
 80030c4:	08003cc8 	.word	0x08003cc8

080030c8 <std>:
 80030c8:	2300      	movs	r3, #0
 80030ca:	b510      	push	{r4, lr}
 80030cc:	4604      	mov	r4, r0
 80030ce:	e9c0 3300 	strd	r3, r3, [r0]
 80030d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80030d6:	6083      	str	r3, [r0, #8]
 80030d8:	8181      	strh	r1, [r0, #12]
 80030da:	6643      	str	r3, [r0, #100]	; 0x64
 80030dc:	81c2      	strh	r2, [r0, #14]
 80030de:	6183      	str	r3, [r0, #24]
 80030e0:	4619      	mov	r1, r3
 80030e2:	2208      	movs	r2, #8
 80030e4:	305c      	adds	r0, #92	; 0x5c
 80030e6:	f7ff fdd7 	bl	8002c98 <memset>
 80030ea:	4b05      	ldr	r3, [pc, #20]	; (8003100 <std+0x38>)
 80030ec:	6263      	str	r3, [r4, #36]	; 0x24
 80030ee:	4b05      	ldr	r3, [pc, #20]	; (8003104 <std+0x3c>)
 80030f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80030f2:	4b05      	ldr	r3, [pc, #20]	; (8003108 <std+0x40>)
 80030f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80030f6:	4b05      	ldr	r3, [pc, #20]	; (800310c <std+0x44>)
 80030f8:	6224      	str	r4, [r4, #32]
 80030fa:	6323      	str	r3, [r4, #48]	; 0x30
 80030fc:	bd10      	pop	{r4, pc}
 80030fe:	bf00      	nop
 8003100:	08003ad1 	.word	0x08003ad1
 8003104:	08003af3 	.word	0x08003af3
 8003108:	08003b2b 	.word	0x08003b2b
 800310c:	08003b4f 	.word	0x08003b4f

08003110 <_cleanup_r>:
 8003110:	4901      	ldr	r1, [pc, #4]	; (8003118 <_cleanup_r+0x8>)
 8003112:	f000 b8af 	b.w	8003274 <_fwalk_reent>
 8003116:	bf00      	nop
 8003118:	08003051 	.word	0x08003051

0800311c <__sfmoreglue>:
 800311c:	b570      	push	{r4, r5, r6, lr}
 800311e:	1e4a      	subs	r2, r1, #1
 8003120:	2568      	movs	r5, #104	; 0x68
 8003122:	4355      	muls	r5, r2
 8003124:	460e      	mov	r6, r1
 8003126:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800312a:	f000 f979 	bl	8003420 <_malloc_r>
 800312e:	4604      	mov	r4, r0
 8003130:	b140      	cbz	r0, 8003144 <__sfmoreglue+0x28>
 8003132:	2100      	movs	r1, #0
 8003134:	e9c0 1600 	strd	r1, r6, [r0]
 8003138:	300c      	adds	r0, #12
 800313a:	60a0      	str	r0, [r4, #8]
 800313c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003140:	f7ff fdaa 	bl	8002c98 <memset>
 8003144:	4620      	mov	r0, r4
 8003146:	bd70      	pop	{r4, r5, r6, pc}

08003148 <__sfp_lock_acquire>:
 8003148:	4801      	ldr	r0, [pc, #4]	; (8003150 <__sfp_lock_acquire+0x8>)
 800314a:	f000 b8b3 	b.w	80032b4 <__retarget_lock_acquire_recursive>
 800314e:	bf00      	nop
 8003150:	20000128 	.word	0x20000128

08003154 <__sfp_lock_release>:
 8003154:	4801      	ldr	r0, [pc, #4]	; (800315c <__sfp_lock_release+0x8>)
 8003156:	f000 b8ae 	b.w	80032b6 <__retarget_lock_release_recursive>
 800315a:	bf00      	nop
 800315c:	20000128 	.word	0x20000128

08003160 <__sinit_lock_acquire>:
 8003160:	4801      	ldr	r0, [pc, #4]	; (8003168 <__sinit_lock_acquire+0x8>)
 8003162:	f000 b8a7 	b.w	80032b4 <__retarget_lock_acquire_recursive>
 8003166:	bf00      	nop
 8003168:	20000123 	.word	0x20000123

0800316c <__sinit_lock_release>:
 800316c:	4801      	ldr	r0, [pc, #4]	; (8003174 <__sinit_lock_release+0x8>)
 800316e:	f000 b8a2 	b.w	80032b6 <__retarget_lock_release_recursive>
 8003172:	bf00      	nop
 8003174:	20000123 	.word	0x20000123

08003178 <__sinit>:
 8003178:	b510      	push	{r4, lr}
 800317a:	4604      	mov	r4, r0
 800317c:	f7ff fff0 	bl	8003160 <__sinit_lock_acquire>
 8003180:	69a3      	ldr	r3, [r4, #24]
 8003182:	b11b      	cbz	r3, 800318c <__sinit+0x14>
 8003184:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003188:	f7ff bff0 	b.w	800316c <__sinit_lock_release>
 800318c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003190:	6523      	str	r3, [r4, #80]	; 0x50
 8003192:	4b13      	ldr	r3, [pc, #76]	; (80031e0 <__sinit+0x68>)
 8003194:	4a13      	ldr	r2, [pc, #76]	; (80031e4 <__sinit+0x6c>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	62a2      	str	r2, [r4, #40]	; 0x28
 800319a:	42a3      	cmp	r3, r4
 800319c:	bf04      	itt	eq
 800319e:	2301      	moveq	r3, #1
 80031a0:	61a3      	streq	r3, [r4, #24]
 80031a2:	4620      	mov	r0, r4
 80031a4:	f000 f820 	bl	80031e8 <__sfp>
 80031a8:	6060      	str	r0, [r4, #4]
 80031aa:	4620      	mov	r0, r4
 80031ac:	f000 f81c 	bl	80031e8 <__sfp>
 80031b0:	60a0      	str	r0, [r4, #8]
 80031b2:	4620      	mov	r0, r4
 80031b4:	f000 f818 	bl	80031e8 <__sfp>
 80031b8:	2200      	movs	r2, #0
 80031ba:	60e0      	str	r0, [r4, #12]
 80031bc:	2104      	movs	r1, #4
 80031be:	6860      	ldr	r0, [r4, #4]
 80031c0:	f7ff ff82 	bl	80030c8 <std>
 80031c4:	68a0      	ldr	r0, [r4, #8]
 80031c6:	2201      	movs	r2, #1
 80031c8:	2109      	movs	r1, #9
 80031ca:	f7ff ff7d 	bl	80030c8 <std>
 80031ce:	68e0      	ldr	r0, [r4, #12]
 80031d0:	2202      	movs	r2, #2
 80031d2:	2112      	movs	r1, #18
 80031d4:	f7ff ff78 	bl	80030c8 <std>
 80031d8:	2301      	movs	r3, #1
 80031da:	61a3      	str	r3, [r4, #24]
 80031dc:	e7d2      	b.n	8003184 <__sinit+0xc>
 80031de:	bf00      	nop
 80031e0:	08003cc4 	.word	0x08003cc4
 80031e4:	08003111 	.word	0x08003111

080031e8 <__sfp>:
 80031e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ea:	4607      	mov	r7, r0
 80031ec:	f7ff ffac 	bl	8003148 <__sfp_lock_acquire>
 80031f0:	4b1e      	ldr	r3, [pc, #120]	; (800326c <__sfp+0x84>)
 80031f2:	681e      	ldr	r6, [r3, #0]
 80031f4:	69b3      	ldr	r3, [r6, #24]
 80031f6:	b913      	cbnz	r3, 80031fe <__sfp+0x16>
 80031f8:	4630      	mov	r0, r6
 80031fa:	f7ff ffbd 	bl	8003178 <__sinit>
 80031fe:	3648      	adds	r6, #72	; 0x48
 8003200:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003204:	3b01      	subs	r3, #1
 8003206:	d503      	bpl.n	8003210 <__sfp+0x28>
 8003208:	6833      	ldr	r3, [r6, #0]
 800320a:	b30b      	cbz	r3, 8003250 <__sfp+0x68>
 800320c:	6836      	ldr	r6, [r6, #0]
 800320e:	e7f7      	b.n	8003200 <__sfp+0x18>
 8003210:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003214:	b9d5      	cbnz	r5, 800324c <__sfp+0x64>
 8003216:	4b16      	ldr	r3, [pc, #88]	; (8003270 <__sfp+0x88>)
 8003218:	60e3      	str	r3, [r4, #12]
 800321a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800321e:	6665      	str	r5, [r4, #100]	; 0x64
 8003220:	f000 f847 	bl	80032b2 <__retarget_lock_init_recursive>
 8003224:	f7ff ff96 	bl	8003154 <__sfp_lock_release>
 8003228:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800322c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003230:	6025      	str	r5, [r4, #0]
 8003232:	61a5      	str	r5, [r4, #24]
 8003234:	2208      	movs	r2, #8
 8003236:	4629      	mov	r1, r5
 8003238:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800323c:	f7ff fd2c 	bl	8002c98 <memset>
 8003240:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003244:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003248:	4620      	mov	r0, r4
 800324a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800324c:	3468      	adds	r4, #104	; 0x68
 800324e:	e7d9      	b.n	8003204 <__sfp+0x1c>
 8003250:	2104      	movs	r1, #4
 8003252:	4638      	mov	r0, r7
 8003254:	f7ff ff62 	bl	800311c <__sfmoreglue>
 8003258:	4604      	mov	r4, r0
 800325a:	6030      	str	r0, [r6, #0]
 800325c:	2800      	cmp	r0, #0
 800325e:	d1d5      	bne.n	800320c <__sfp+0x24>
 8003260:	f7ff ff78 	bl	8003154 <__sfp_lock_release>
 8003264:	230c      	movs	r3, #12
 8003266:	603b      	str	r3, [r7, #0]
 8003268:	e7ee      	b.n	8003248 <__sfp+0x60>
 800326a:	bf00      	nop
 800326c:	08003cc4 	.word	0x08003cc4
 8003270:	ffff0001 	.word	0xffff0001

08003274 <_fwalk_reent>:
 8003274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003278:	4606      	mov	r6, r0
 800327a:	4688      	mov	r8, r1
 800327c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003280:	2700      	movs	r7, #0
 8003282:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003286:	f1b9 0901 	subs.w	r9, r9, #1
 800328a:	d505      	bpl.n	8003298 <_fwalk_reent+0x24>
 800328c:	6824      	ldr	r4, [r4, #0]
 800328e:	2c00      	cmp	r4, #0
 8003290:	d1f7      	bne.n	8003282 <_fwalk_reent+0xe>
 8003292:	4638      	mov	r0, r7
 8003294:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003298:	89ab      	ldrh	r3, [r5, #12]
 800329a:	2b01      	cmp	r3, #1
 800329c:	d907      	bls.n	80032ae <_fwalk_reent+0x3a>
 800329e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80032a2:	3301      	adds	r3, #1
 80032a4:	d003      	beq.n	80032ae <_fwalk_reent+0x3a>
 80032a6:	4629      	mov	r1, r5
 80032a8:	4630      	mov	r0, r6
 80032aa:	47c0      	blx	r8
 80032ac:	4307      	orrs	r7, r0
 80032ae:	3568      	adds	r5, #104	; 0x68
 80032b0:	e7e9      	b.n	8003286 <_fwalk_reent+0x12>

080032b2 <__retarget_lock_init_recursive>:
 80032b2:	4770      	bx	lr

080032b4 <__retarget_lock_acquire_recursive>:
 80032b4:	4770      	bx	lr

080032b6 <__retarget_lock_release_recursive>:
 80032b6:	4770      	bx	lr

080032b8 <__swhatbuf_r>:
 80032b8:	b570      	push	{r4, r5, r6, lr}
 80032ba:	460e      	mov	r6, r1
 80032bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032c0:	2900      	cmp	r1, #0
 80032c2:	b096      	sub	sp, #88	; 0x58
 80032c4:	4614      	mov	r4, r2
 80032c6:	461d      	mov	r5, r3
 80032c8:	da07      	bge.n	80032da <__swhatbuf_r+0x22>
 80032ca:	2300      	movs	r3, #0
 80032cc:	602b      	str	r3, [r5, #0]
 80032ce:	89b3      	ldrh	r3, [r6, #12]
 80032d0:	061a      	lsls	r2, r3, #24
 80032d2:	d410      	bmi.n	80032f6 <__swhatbuf_r+0x3e>
 80032d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032d8:	e00e      	b.n	80032f8 <__swhatbuf_r+0x40>
 80032da:	466a      	mov	r2, sp
 80032dc:	f000 fc5e 	bl	8003b9c <_fstat_r>
 80032e0:	2800      	cmp	r0, #0
 80032e2:	dbf2      	blt.n	80032ca <__swhatbuf_r+0x12>
 80032e4:	9a01      	ldr	r2, [sp, #4]
 80032e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80032ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80032ee:	425a      	negs	r2, r3
 80032f0:	415a      	adcs	r2, r3
 80032f2:	602a      	str	r2, [r5, #0]
 80032f4:	e7ee      	b.n	80032d4 <__swhatbuf_r+0x1c>
 80032f6:	2340      	movs	r3, #64	; 0x40
 80032f8:	2000      	movs	r0, #0
 80032fa:	6023      	str	r3, [r4, #0]
 80032fc:	b016      	add	sp, #88	; 0x58
 80032fe:	bd70      	pop	{r4, r5, r6, pc}

08003300 <__smakebuf_r>:
 8003300:	898b      	ldrh	r3, [r1, #12]
 8003302:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003304:	079d      	lsls	r5, r3, #30
 8003306:	4606      	mov	r6, r0
 8003308:	460c      	mov	r4, r1
 800330a:	d507      	bpl.n	800331c <__smakebuf_r+0x1c>
 800330c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003310:	6023      	str	r3, [r4, #0]
 8003312:	6123      	str	r3, [r4, #16]
 8003314:	2301      	movs	r3, #1
 8003316:	6163      	str	r3, [r4, #20]
 8003318:	b002      	add	sp, #8
 800331a:	bd70      	pop	{r4, r5, r6, pc}
 800331c:	ab01      	add	r3, sp, #4
 800331e:	466a      	mov	r2, sp
 8003320:	f7ff ffca 	bl	80032b8 <__swhatbuf_r>
 8003324:	9900      	ldr	r1, [sp, #0]
 8003326:	4605      	mov	r5, r0
 8003328:	4630      	mov	r0, r6
 800332a:	f000 f879 	bl	8003420 <_malloc_r>
 800332e:	b948      	cbnz	r0, 8003344 <__smakebuf_r+0x44>
 8003330:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003334:	059a      	lsls	r2, r3, #22
 8003336:	d4ef      	bmi.n	8003318 <__smakebuf_r+0x18>
 8003338:	f023 0303 	bic.w	r3, r3, #3
 800333c:	f043 0302 	orr.w	r3, r3, #2
 8003340:	81a3      	strh	r3, [r4, #12]
 8003342:	e7e3      	b.n	800330c <__smakebuf_r+0xc>
 8003344:	4b0d      	ldr	r3, [pc, #52]	; (800337c <__smakebuf_r+0x7c>)
 8003346:	62b3      	str	r3, [r6, #40]	; 0x28
 8003348:	89a3      	ldrh	r3, [r4, #12]
 800334a:	6020      	str	r0, [r4, #0]
 800334c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003350:	81a3      	strh	r3, [r4, #12]
 8003352:	9b00      	ldr	r3, [sp, #0]
 8003354:	6163      	str	r3, [r4, #20]
 8003356:	9b01      	ldr	r3, [sp, #4]
 8003358:	6120      	str	r0, [r4, #16]
 800335a:	b15b      	cbz	r3, 8003374 <__smakebuf_r+0x74>
 800335c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003360:	4630      	mov	r0, r6
 8003362:	f000 fc2d 	bl	8003bc0 <_isatty_r>
 8003366:	b128      	cbz	r0, 8003374 <__smakebuf_r+0x74>
 8003368:	89a3      	ldrh	r3, [r4, #12]
 800336a:	f023 0303 	bic.w	r3, r3, #3
 800336e:	f043 0301 	orr.w	r3, r3, #1
 8003372:	81a3      	strh	r3, [r4, #12]
 8003374:	89a0      	ldrh	r0, [r4, #12]
 8003376:	4305      	orrs	r5, r0
 8003378:	81a5      	strh	r5, [r4, #12]
 800337a:	e7cd      	b.n	8003318 <__smakebuf_r+0x18>
 800337c:	08003111 	.word	0x08003111

08003380 <_free_r>:
 8003380:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003382:	2900      	cmp	r1, #0
 8003384:	d048      	beq.n	8003418 <_free_r+0x98>
 8003386:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800338a:	9001      	str	r0, [sp, #4]
 800338c:	2b00      	cmp	r3, #0
 800338e:	f1a1 0404 	sub.w	r4, r1, #4
 8003392:	bfb8      	it	lt
 8003394:	18e4      	addlt	r4, r4, r3
 8003396:	f000 fc35 	bl	8003c04 <__malloc_lock>
 800339a:	4a20      	ldr	r2, [pc, #128]	; (800341c <_free_r+0x9c>)
 800339c:	9801      	ldr	r0, [sp, #4]
 800339e:	6813      	ldr	r3, [r2, #0]
 80033a0:	4615      	mov	r5, r2
 80033a2:	b933      	cbnz	r3, 80033b2 <_free_r+0x32>
 80033a4:	6063      	str	r3, [r4, #4]
 80033a6:	6014      	str	r4, [r2, #0]
 80033a8:	b003      	add	sp, #12
 80033aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80033ae:	f000 bc2f 	b.w	8003c10 <__malloc_unlock>
 80033b2:	42a3      	cmp	r3, r4
 80033b4:	d90b      	bls.n	80033ce <_free_r+0x4e>
 80033b6:	6821      	ldr	r1, [r4, #0]
 80033b8:	1862      	adds	r2, r4, r1
 80033ba:	4293      	cmp	r3, r2
 80033bc:	bf04      	itt	eq
 80033be:	681a      	ldreq	r2, [r3, #0]
 80033c0:	685b      	ldreq	r3, [r3, #4]
 80033c2:	6063      	str	r3, [r4, #4]
 80033c4:	bf04      	itt	eq
 80033c6:	1852      	addeq	r2, r2, r1
 80033c8:	6022      	streq	r2, [r4, #0]
 80033ca:	602c      	str	r4, [r5, #0]
 80033cc:	e7ec      	b.n	80033a8 <_free_r+0x28>
 80033ce:	461a      	mov	r2, r3
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	b10b      	cbz	r3, 80033d8 <_free_r+0x58>
 80033d4:	42a3      	cmp	r3, r4
 80033d6:	d9fa      	bls.n	80033ce <_free_r+0x4e>
 80033d8:	6811      	ldr	r1, [r2, #0]
 80033da:	1855      	adds	r5, r2, r1
 80033dc:	42a5      	cmp	r5, r4
 80033de:	d10b      	bne.n	80033f8 <_free_r+0x78>
 80033e0:	6824      	ldr	r4, [r4, #0]
 80033e2:	4421      	add	r1, r4
 80033e4:	1854      	adds	r4, r2, r1
 80033e6:	42a3      	cmp	r3, r4
 80033e8:	6011      	str	r1, [r2, #0]
 80033ea:	d1dd      	bne.n	80033a8 <_free_r+0x28>
 80033ec:	681c      	ldr	r4, [r3, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	6053      	str	r3, [r2, #4]
 80033f2:	4421      	add	r1, r4
 80033f4:	6011      	str	r1, [r2, #0]
 80033f6:	e7d7      	b.n	80033a8 <_free_r+0x28>
 80033f8:	d902      	bls.n	8003400 <_free_r+0x80>
 80033fa:	230c      	movs	r3, #12
 80033fc:	6003      	str	r3, [r0, #0]
 80033fe:	e7d3      	b.n	80033a8 <_free_r+0x28>
 8003400:	6825      	ldr	r5, [r4, #0]
 8003402:	1961      	adds	r1, r4, r5
 8003404:	428b      	cmp	r3, r1
 8003406:	bf04      	itt	eq
 8003408:	6819      	ldreq	r1, [r3, #0]
 800340a:	685b      	ldreq	r3, [r3, #4]
 800340c:	6063      	str	r3, [r4, #4]
 800340e:	bf04      	itt	eq
 8003410:	1949      	addeq	r1, r1, r5
 8003412:	6021      	streq	r1, [r4, #0]
 8003414:	6054      	str	r4, [r2, #4]
 8003416:	e7c7      	b.n	80033a8 <_free_r+0x28>
 8003418:	b003      	add	sp, #12
 800341a:	bd30      	pop	{r4, r5, pc}
 800341c:	20000090 	.word	0x20000090

08003420 <_malloc_r>:
 8003420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003422:	1ccd      	adds	r5, r1, #3
 8003424:	f025 0503 	bic.w	r5, r5, #3
 8003428:	3508      	adds	r5, #8
 800342a:	2d0c      	cmp	r5, #12
 800342c:	bf38      	it	cc
 800342e:	250c      	movcc	r5, #12
 8003430:	2d00      	cmp	r5, #0
 8003432:	4606      	mov	r6, r0
 8003434:	db01      	blt.n	800343a <_malloc_r+0x1a>
 8003436:	42a9      	cmp	r1, r5
 8003438:	d903      	bls.n	8003442 <_malloc_r+0x22>
 800343a:	230c      	movs	r3, #12
 800343c:	6033      	str	r3, [r6, #0]
 800343e:	2000      	movs	r0, #0
 8003440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003442:	f000 fbdf 	bl	8003c04 <__malloc_lock>
 8003446:	4921      	ldr	r1, [pc, #132]	; (80034cc <_malloc_r+0xac>)
 8003448:	680a      	ldr	r2, [r1, #0]
 800344a:	4614      	mov	r4, r2
 800344c:	b99c      	cbnz	r4, 8003476 <_malloc_r+0x56>
 800344e:	4f20      	ldr	r7, [pc, #128]	; (80034d0 <_malloc_r+0xb0>)
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	b923      	cbnz	r3, 800345e <_malloc_r+0x3e>
 8003454:	4621      	mov	r1, r4
 8003456:	4630      	mov	r0, r6
 8003458:	f000 fb2a 	bl	8003ab0 <_sbrk_r>
 800345c:	6038      	str	r0, [r7, #0]
 800345e:	4629      	mov	r1, r5
 8003460:	4630      	mov	r0, r6
 8003462:	f000 fb25 	bl	8003ab0 <_sbrk_r>
 8003466:	1c43      	adds	r3, r0, #1
 8003468:	d123      	bne.n	80034b2 <_malloc_r+0x92>
 800346a:	230c      	movs	r3, #12
 800346c:	6033      	str	r3, [r6, #0]
 800346e:	4630      	mov	r0, r6
 8003470:	f000 fbce 	bl	8003c10 <__malloc_unlock>
 8003474:	e7e3      	b.n	800343e <_malloc_r+0x1e>
 8003476:	6823      	ldr	r3, [r4, #0]
 8003478:	1b5b      	subs	r3, r3, r5
 800347a:	d417      	bmi.n	80034ac <_malloc_r+0x8c>
 800347c:	2b0b      	cmp	r3, #11
 800347e:	d903      	bls.n	8003488 <_malloc_r+0x68>
 8003480:	6023      	str	r3, [r4, #0]
 8003482:	441c      	add	r4, r3
 8003484:	6025      	str	r5, [r4, #0]
 8003486:	e004      	b.n	8003492 <_malloc_r+0x72>
 8003488:	6863      	ldr	r3, [r4, #4]
 800348a:	42a2      	cmp	r2, r4
 800348c:	bf0c      	ite	eq
 800348e:	600b      	streq	r3, [r1, #0]
 8003490:	6053      	strne	r3, [r2, #4]
 8003492:	4630      	mov	r0, r6
 8003494:	f000 fbbc 	bl	8003c10 <__malloc_unlock>
 8003498:	f104 000b 	add.w	r0, r4, #11
 800349c:	1d23      	adds	r3, r4, #4
 800349e:	f020 0007 	bic.w	r0, r0, #7
 80034a2:	1ac2      	subs	r2, r0, r3
 80034a4:	d0cc      	beq.n	8003440 <_malloc_r+0x20>
 80034a6:	1a1b      	subs	r3, r3, r0
 80034a8:	50a3      	str	r3, [r4, r2]
 80034aa:	e7c9      	b.n	8003440 <_malloc_r+0x20>
 80034ac:	4622      	mov	r2, r4
 80034ae:	6864      	ldr	r4, [r4, #4]
 80034b0:	e7cc      	b.n	800344c <_malloc_r+0x2c>
 80034b2:	1cc4      	adds	r4, r0, #3
 80034b4:	f024 0403 	bic.w	r4, r4, #3
 80034b8:	42a0      	cmp	r0, r4
 80034ba:	d0e3      	beq.n	8003484 <_malloc_r+0x64>
 80034bc:	1a21      	subs	r1, r4, r0
 80034be:	4630      	mov	r0, r6
 80034c0:	f000 faf6 	bl	8003ab0 <_sbrk_r>
 80034c4:	3001      	adds	r0, #1
 80034c6:	d1dd      	bne.n	8003484 <_malloc_r+0x64>
 80034c8:	e7cf      	b.n	800346a <_malloc_r+0x4a>
 80034ca:	bf00      	nop
 80034cc:	20000090 	.word	0x20000090
 80034d0:	20000094 	.word	0x20000094

080034d4 <__sfputc_r>:
 80034d4:	6893      	ldr	r3, [r2, #8]
 80034d6:	3b01      	subs	r3, #1
 80034d8:	2b00      	cmp	r3, #0
 80034da:	b410      	push	{r4}
 80034dc:	6093      	str	r3, [r2, #8]
 80034de:	da08      	bge.n	80034f2 <__sfputc_r+0x1e>
 80034e0:	6994      	ldr	r4, [r2, #24]
 80034e2:	42a3      	cmp	r3, r4
 80034e4:	db01      	blt.n	80034ea <__sfputc_r+0x16>
 80034e6:	290a      	cmp	r1, #10
 80034e8:	d103      	bne.n	80034f2 <__sfputc_r+0x1e>
 80034ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80034ee:	f7ff bc69 	b.w	8002dc4 <__swbuf_r>
 80034f2:	6813      	ldr	r3, [r2, #0]
 80034f4:	1c58      	adds	r0, r3, #1
 80034f6:	6010      	str	r0, [r2, #0]
 80034f8:	7019      	strb	r1, [r3, #0]
 80034fa:	4608      	mov	r0, r1
 80034fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003500:	4770      	bx	lr

08003502 <__sfputs_r>:
 8003502:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003504:	4606      	mov	r6, r0
 8003506:	460f      	mov	r7, r1
 8003508:	4614      	mov	r4, r2
 800350a:	18d5      	adds	r5, r2, r3
 800350c:	42ac      	cmp	r4, r5
 800350e:	d101      	bne.n	8003514 <__sfputs_r+0x12>
 8003510:	2000      	movs	r0, #0
 8003512:	e007      	b.n	8003524 <__sfputs_r+0x22>
 8003514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003518:	463a      	mov	r2, r7
 800351a:	4630      	mov	r0, r6
 800351c:	f7ff ffda 	bl	80034d4 <__sfputc_r>
 8003520:	1c43      	adds	r3, r0, #1
 8003522:	d1f3      	bne.n	800350c <__sfputs_r+0xa>
 8003524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003528 <_vfiprintf_r>:
 8003528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800352c:	460d      	mov	r5, r1
 800352e:	b09d      	sub	sp, #116	; 0x74
 8003530:	4614      	mov	r4, r2
 8003532:	4698      	mov	r8, r3
 8003534:	4606      	mov	r6, r0
 8003536:	b118      	cbz	r0, 8003540 <_vfiprintf_r+0x18>
 8003538:	6983      	ldr	r3, [r0, #24]
 800353a:	b90b      	cbnz	r3, 8003540 <_vfiprintf_r+0x18>
 800353c:	f7ff fe1c 	bl	8003178 <__sinit>
 8003540:	4b89      	ldr	r3, [pc, #548]	; (8003768 <_vfiprintf_r+0x240>)
 8003542:	429d      	cmp	r5, r3
 8003544:	d11b      	bne.n	800357e <_vfiprintf_r+0x56>
 8003546:	6875      	ldr	r5, [r6, #4]
 8003548:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800354a:	07d9      	lsls	r1, r3, #31
 800354c:	d405      	bmi.n	800355a <_vfiprintf_r+0x32>
 800354e:	89ab      	ldrh	r3, [r5, #12]
 8003550:	059a      	lsls	r2, r3, #22
 8003552:	d402      	bmi.n	800355a <_vfiprintf_r+0x32>
 8003554:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003556:	f7ff fead 	bl	80032b4 <__retarget_lock_acquire_recursive>
 800355a:	89ab      	ldrh	r3, [r5, #12]
 800355c:	071b      	lsls	r3, r3, #28
 800355e:	d501      	bpl.n	8003564 <_vfiprintf_r+0x3c>
 8003560:	692b      	ldr	r3, [r5, #16]
 8003562:	b9eb      	cbnz	r3, 80035a0 <_vfiprintf_r+0x78>
 8003564:	4629      	mov	r1, r5
 8003566:	4630      	mov	r0, r6
 8003568:	f7ff fc7e 	bl	8002e68 <__swsetup_r>
 800356c:	b1c0      	cbz	r0, 80035a0 <_vfiprintf_r+0x78>
 800356e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003570:	07dc      	lsls	r4, r3, #31
 8003572:	d50e      	bpl.n	8003592 <_vfiprintf_r+0x6a>
 8003574:	f04f 30ff 	mov.w	r0, #4294967295
 8003578:	b01d      	add	sp, #116	; 0x74
 800357a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800357e:	4b7b      	ldr	r3, [pc, #492]	; (800376c <_vfiprintf_r+0x244>)
 8003580:	429d      	cmp	r5, r3
 8003582:	d101      	bne.n	8003588 <_vfiprintf_r+0x60>
 8003584:	68b5      	ldr	r5, [r6, #8]
 8003586:	e7df      	b.n	8003548 <_vfiprintf_r+0x20>
 8003588:	4b79      	ldr	r3, [pc, #484]	; (8003770 <_vfiprintf_r+0x248>)
 800358a:	429d      	cmp	r5, r3
 800358c:	bf08      	it	eq
 800358e:	68f5      	ldreq	r5, [r6, #12]
 8003590:	e7da      	b.n	8003548 <_vfiprintf_r+0x20>
 8003592:	89ab      	ldrh	r3, [r5, #12]
 8003594:	0598      	lsls	r0, r3, #22
 8003596:	d4ed      	bmi.n	8003574 <_vfiprintf_r+0x4c>
 8003598:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800359a:	f7ff fe8c 	bl	80032b6 <__retarget_lock_release_recursive>
 800359e:	e7e9      	b.n	8003574 <_vfiprintf_r+0x4c>
 80035a0:	2300      	movs	r3, #0
 80035a2:	9309      	str	r3, [sp, #36]	; 0x24
 80035a4:	2320      	movs	r3, #32
 80035a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80035aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80035ae:	2330      	movs	r3, #48	; 0x30
 80035b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003774 <_vfiprintf_r+0x24c>
 80035b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80035b8:	f04f 0901 	mov.w	r9, #1
 80035bc:	4623      	mov	r3, r4
 80035be:	469a      	mov	sl, r3
 80035c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80035c4:	b10a      	cbz	r2, 80035ca <_vfiprintf_r+0xa2>
 80035c6:	2a25      	cmp	r2, #37	; 0x25
 80035c8:	d1f9      	bne.n	80035be <_vfiprintf_r+0x96>
 80035ca:	ebba 0b04 	subs.w	fp, sl, r4
 80035ce:	d00b      	beq.n	80035e8 <_vfiprintf_r+0xc0>
 80035d0:	465b      	mov	r3, fp
 80035d2:	4622      	mov	r2, r4
 80035d4:	4629      	mov	r1, r5
 80035d6:	4630      	mov	r0, r6
 80035d8:	f7ff ff93 	bl	8003502 <__sfputs_r>
 80035dc:	3001      	adds	r0, #1
 80035de:	f000 80aa 	beq.w	8003736 <_vfiprintf_r+0x20e>
 80035e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80035e4:	445a      	add	r2, fp
 80035e6:	9209      	str	r2, [sp, #36]	; 0x24
 80035e8:	f89a 3000 	ldrb.w	r3, [sl]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	f000 80a2 	beq.w	8003736 <_vfiprintf_r+0x20e>
 80035f2:	2300      	movs	r3, #0
 80035f4:	f04f 32ff 	mov.w	r2, #4294967295
 80035f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80035fc:	f10a 0a01 	add.w	sl, sl, #1
 8003600:	9304      	str	r3, [sp, #16]
 8003602:	9307      	str	r3, [sp, #28]
 8003604:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003608:	931a      	str	r3, [sp, #104]	; 0x68
 800360a:	4654      	mov	r4, sl
 800360c:	2205      	movs	r2, #5
 800360e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003612:	4858      	ldr	r0, [pc, #352]	; (8003774 <_vfiprintf_r+0x24c>)
 8003614:	f7fc fe14 	bl	8000240 <memchr>
 8003618:	9a04      	ldr	r2, [sp, #16]
 800361a:	b9d8      	cbnz	r0, 8003654 <_vfiprintf_r+0x12c>
 800361c:	06d1      	lsls	r1, r2, #27
 800361e:	bf44      	itt	mi
 8003620:	2320      	movmi	r3, #32
 8003622:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003626:	0713      	lsls	r3, r2, #28
 8003628:	bf44      	itt	mi
 800362a:	232b      	movmi	r3, #43	; 0x2b
 800362c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003630:	f89a 3000 	ldrb.w	r3, [sl]
 8003634:	2b2a      	cmp	r3, #42	; 0x2a
 8003636:	d015      	beq.n	8003664 <_vfiprintf_r+0x13c>
 8003638:	9a07      	ldr	r2, [sp, #28]
 800363a:	4654      	mov	r4, sl
 800363c:	2000      	movs	r0, #0
 800363e:	f04f 0c0a 	mov.w	ip, #10
 8003642:	4621      	mov	r1, r4
 8003644:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003648:	3b30      	subs	r3, #48	; 0x30
 800364a:	2b09      	cmp	r3, #9
 800364c:	d94e      	bls.n	80036ec <_vfiprintf_r+0x1c4>
 800364e:	b1b0      	cbz	r0, 800367e <_vfiprintf_r+0x156>
 8003650:	9207      	str	r2, [sp, #28]
 8003652:	e014      	b.n	800367e <_vfiprintf_r+0x156>
 8003654:	eba0 0308 	sub.w	r3, r0, r8
 8003658:	fa09 f303 	lsl.w	r3, r9, r3
 800365c:	4313      	orrs	r3, r2
 800365e:	9304      	str	r3, [sp, #16]
 8003660:	46a2      	mov	sl, r4
 8003662:	e7d2      	b.n	800360a <_vfiprintf_r+0xe2>
 8003664:	9b03      	ldr	r3, [sp, #12]
 8003666:	1d19      	adds	r1, r3, #4
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	9103      	str	r1, [sp, #12]
 800366c:	2b00      	cmp	r3, #0
 800366e:	bfbb      	ittet	lt
 8003670:	425b      	neglt	r3, r3
 8003672:	f042 0202 	orrlt.w	r2, r2, #2
 8003676:	9307      	strge	r3, [sp, #28]
 8003678:	9307      	strlt	r3, [sp, #28]
 800367a:	bfb8      	it	lt
 800367c:	9204      	strlt	r2, [sp, #16]
 800367e:	7823      	ldrb	r3, [r4, #0]
 8003680:	2b2e      	cmp	r3, #46	; 0x2e
 8003682:	d10c      	bne.n	800369e <_vfiprintf_r+0x176>
 8003684:	7863      	ldrb	r3, [r4, #1]
 8003686:	2b2a      	cmp	r3, #42	; 0x2a
 8003688:	d135      	bne.n	80036f6 <_vfiprintf_r+0x1ce>
 800368a:	9b03      	ldr	r3, [sp, #12]
 800368c:	1d1a      	adds	r2, r3, #4
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	9203      	str	r2, [sp, #12]
 8003692:	2b00      	cmp	r3, #0
 8003694:	bfb8      	it	lt
 8003696:	f04f 33ff 	movlt.w	r3, #4294967295
 800369a:	3402      	adds	r4, #2
 800369c:	9305      	str	r3, [sp, #20]
 800369e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003784 <_vfiprintf_r+0x25c>
 80036a2:	7821      	ldrb	r1, [r4, #0]
 80036a4:	2203      	movs	r2, #3
 80036a6:	4650      	mov	r0, sl
 80036a8:	f7fc fdca 	bl	8000240 <memchr>
 80036ac:	b140      	cbz	r0, 80036c0 <_vfiprintf_r+0x198>
 80036ae:	2340      	movs	r3, #64	; 0x40
 80036b0:	eba0 000a 	sub.w	r0, r0, sl
 80036b4:	fa03 f000 	lsl.w	r0, r3, r0
 80036b8:	9b04      	ldr	r3, [sp, #16]
 80036ba:	4303      	orrs	r3, r0
 80036bc:	3401      	adds	r4, #1
 80036be:	9304      	str	r3, [sp, #16]
 80036c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036c4:	482c      	ldr	r0, [pc, #176]	; (8003778 <_vfiprintf_r+0x250>)
 80036c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80036ca:	2206      	movs	r2, #6
 80036cc:	f7fc fdb8 	bl	8000240 <memchr>
 80036d0:	2800      	cmp	r0, #0
 80036d2:	d03f      	beq.n	8003754 <_vfiprintf_r+0x22c>
 80036d4:	4b29      	ldr	r3, [pc, #164]	; (800377c <_vfiprintf_r+0x254>)
 80036d6:	bb1b      	cbnz	r3, 8003720 <_vfiprintf_r+0x1f8>
 80036d8:	9b03      	ldr	r3, [sp, #12]
 80036da:	3307      	adds	r3, #7
 80036dc:	f023 0307 	bic.w	r3, r3, #7
 80036e0:	3308      	adds	r3, #8
 80036e2:	9303      	str	r3, [sp, #12]
 80036e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036e6:	443b      	add	r3, r7
 80036e8:	9309      	str	r3, [sp, #36]	; 0x24
 80036ea:	e767      	b.n	80035bc <_vfiprintf_r+0x94>
 80036ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80036f0:	460c      	mov	r4, r1
 80036f2:	2001      	movs	r0, #1
 80036f4:	e7a5      	b.n	8003642 <_vfiprintf_r+0x11a>
 80036f6:	2300      	movs	r3, #0
 80036f8:	3401      	adds	r4, #1
 80036fa:	9305      	str	r3, [sp, #20]
 80036fc:	4619      	mov	r1, r3
 80036fe:	f04f 0c0a 	mov.w	ip, #10
 8003702:	4620      	mov	r0, r4
 8003704:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003708:	3a30      	subs	r2, #48	; 0x30
 800370a:	2a09      	cmp	r2, #9
 800370c:	d903      	bls.n	8003716 <_vfiprintf_r+0x1ee>
 800370e:	2b00      	cmp	r3, #0
 8003710:	d0c5      	beq.n	800369e <_vfiprintf_r+0x176>
 8003712:	9105      	str	r1, [sp, #20]
 8003714:	e7c3      	b.n	800369e <_vfiprintf_r+0x176>
 8003716:	fb0c 2101 	mla	r1, ip, r1, r2
 800371a:	4604      	mov	r4, r0
 800371c:	2301      	movs	r3, #1
 800371e:	e7f0      	b.n	8003702 <_vfiprintf_r+0x1da>
 8003720:	ab03      	add	r3, sp, #12
 8003722:	9300      	str	r3, [sp, #0]
 8003724:	462a      	mov	r2, r5
 8003726:	4b16      	ldr	r3, [pc, #88]	; (8003780 <_vfiprintf_r+0x258>)
 8003728:	a904      	add	r1, sp, #16
 800372a:	4630      	mov	r0, r6
 800372c:	f3af 8000 	nop.w
 8003730:	4607      	mov	r7, r0
 8003732:	1c78      	adds	r0, r7, #1
 8003734:	d1d6      	bne.n	80036e4 <_vfiprintf_r+0x1bc>
 8003736:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003738:	07d9      	lsls	r1, r3, #31
 800373a:	d405      	bmi.n	8003748 <_vfiprintf_r+0x220>
 800373c:	89ab      	ldrh	r3, [r5, #12]
 800373e:	059a      	lsls	r2, r3, #22
 8003740:	d402      	bmi.n	8003748 <_vfiprintf_r+0x220>
 8003742:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003744:	f7ff fdb7 	bl	80032b6 <__retarget_lock_release_recursive>
 8003748:	89ab      	ldrh	r3, [r5, #12]
 800374a:	065b      	lsls	r3, r3, #25
 800374c:	f53f af12 	bmi.w	8003574 <_vfiprintf_r+0x4c>
 8003750:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003752:	e711      	b.n	8003578 <_vfiprintf_r+0x50>
 8003754:	ab03      	add	r3, sp, #12
 8003756:	9300      	str	r3, [sp, #0]
 8003758:	462a      	mov	r2, r5
 800375a:	4b09      	ldr	r3, [pc, #36]	; (8003780 <_vfiprintf_r+0x258>)
 800375c:	a904      	add	r1, sp, #16
 800375e:	4630      	mov	r0, r6
 8003760:	f000 f880 	bl	8003864 <_printf_i>
 8003764:	e7e4      	b.n	8003730 <_vfiprintf_r+0x208>
 8003766:	bf00      	nop
 8003768:	08003ce8 	.word	0x08003ce8
 800376c:	08003d08 	.word	0x08003d08
 8003770:	08003cc8 	.word	0x08003cc8
 8003774:	08003d28 	.word	0x08003d28
 8003778:	08003d32 	.word	0x08003d32
 800377c:	00000000 	.word	0x00000000
 8003780:	08003503 	.word	0x08003503
 8003784:	08003d2e 	.word	0x08003d2e

08003788 <_printf_common>:
 8003788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800378c:	4616      	mov	r6, r2
 800378e:	4699      	mov	r9, r3
 8003790:	688a      	ldr	r2, [r1, #8]
 8003792:	690b      	ldr	r3, [r1, #16]
 8003794:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003798:	4293      	cmp	r3, r2
 800379a:	bfb8      	it	lt
 800379c:	4613      	movlt	r3, r2
 800379e:	6033      	str	r3, [r6, #0]
 80037a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80037a4:	4607      	mov	r7, r0
 80037a6:	460c      	mov	r4, r1
 80037a8:	b10a      	cbz	r2, 80037ae <_printf_common+0x26>
 80037aa:	3301      	adds	r3, #1
 80037ac:	6033      	str	r3, [r6, #0]
 80037ae:	6823      	ldr	r3, [r4, #0]
 80037b0:	0699      	lsls	r1, r3, #26
 80037b2:	bf42      	ittt	mi
 80037b4:	6833      	ldrmi	r3, [r6, #0]
 80037b6:	3302      	addmi	r3, #2
 80037b8:	6033      	strmi	r3, [r6, #0]
 80037ba:	6825      	ldr	r5, [r4, #0]
 80037bc:	f015 0506 	ands.w	r5, r5, #6
 80037c0:	d106      	bne.n	80037d0 <_printf_common+0x48>
 80037c2:	f104 0a19 	add.w	sl, r4, #25
 80037c6:	68e3      	ldr	r3, [r4, #12]
 80037c8:	6832      	ldr	r2, [r6, #0]
 80037ca:	1a9b      	subs	r3, r3, r2
 80037cc:	42ab      	cmp	r3, r5
 80037ce:	dc26      	bgt.n	800381e <_printf_common+0x96>
 80037d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80037d4:	1e13      	subs	r3, r2, #0
 80037d6:	6822      	ldr	r2, [r4, #0]
 80037d8:	bf18      	it	ne
 80037da:	2301      	movne	r3, #1
 80037dc:	0692      	lsls	r2, r2, #26
 80037de:	d42b      	bmi.n	8003838 <_printf_common+0xb0>
 80037e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80037e4:	4649      	mov	r1, r9
 80037e6:	4638      	mov	r0, r7
 80037e8:	47c0      	blx	r8
 80037ea:	3001      	adds	r0, #1
 80037ec:	d01e      	beq.n	800382c <_printf_common+0xa4>
 80037ee:	6823      	ldr	r3, [r4, #0]
 80037f0:	68e5      	ldr	r5, [r4, #12]
 80037f2:	6832      	ldr	r2, [r6, #0]
 80037f4:	f003 0306 	and.w	r3, r3, #6
 80037f8:	2b04      	cmp	r3, #4
 80037fa:	bf08      	it	eq
 80037fc:	1aad      	subeq	r5, r5, r2
 80037fe:	68a3      	ldr	r3, [r4, #8]
 8003800:	6922      	ldr	r2, [r4, #16]
 8003802:	bf0c      	ite	eq
 8003804:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003808:	2500      	movne	r5, #0
 800380a:	4293      	cmp	r3, r2
 800380c:	bfc4      	itt	gt
 800380e:	1a9b      	subgt	r3, r3, r2
 8003810:	18ed      	addgt	r5, r5, r3
 8003812:	2600      	movs	r6, #0
 8003814:	341a      	adds	r4, #26
 8003816:	42b5      	cmp	r5, r6
 8003818:	d11a      	bne.n	8003850 <_printf_common+0xc8>
 800381a:	2000      	movs	r0, #0
 800381c:	e008      	b.n	8003830 <_printf_common+0xa8>
 800381e:	2301      	movs	r3, #1
 8003820:	4652      	mov	r2, sl
 8003822:	4649      	mov	r1, r9
 8003824:	4638      	mov	r0, r7
 8003826:	47c0      	blx	r8
 8003828:	3001      	adds	r0, #1
 800382a:	d103      	bne.n	8003834 <_printf_common+0xac>
 800382c:	f04f 30ff 	mov.w	r0, #4294967295
 8003830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003834:	3501      	adds	r5, #1
 8003836:	e7c6      	b.n	80037c6 <_printf_common+0x3e>
 8003838:	18e1      	adds	r1, r4, r3
 800383a:	1c5a      	adds	r2, r3, #1
 800383c:	2030      	movs	r0, #48	; 0x30
 800383e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003842:	4422      	add	r2, r4
 8003844:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003848:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800384c:	3302      	adds	r3, #2
 800384e:	e7c7      	b.n	80037e0 <_printf_common+0x58>
 8003850:	2301      	movs	r3, #1
 8003852:	4622      	mov	r2, r4
 8003854:	4649      	mov	r1, r9
 8003856:	4638      	mov	r0, r7
 8003858:	47c0      	blx	r8
 800385a:	3001      	adds	r0, #1
 800385c:	d0e6      	beq.n	800382c <_printf_common+0xa4>
 800385e:	3601      	adds	r6, #1
 8003860:	e7d9      	b.n	8003816 <_printf_common+0x8e>
	...

08003864 <_printf_i>:
 8003864:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003868:	460c      	mov	r4, r1
 800386a:	4691      	mov	r9, r2
 800386c:	7e27      	ldrb	r7, [r4, #24]
 800386e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003870:	2f78      	cmp	r7, #120	; 0x78
 8003872:	4680      	mov	r8, r0
 8003874:	469a      	mov	sl, r3
 8003876:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800387a:	d807      	bhi.n	800388c <_printf_i+0x28>
 800387c:	2f62      	cmp	r7, #98	; 0x62
 800387e:	d80a      	bhi.n	8003896 <_printf_i+0x32>
 8003880:	2f00      	cmp	r7, #0
 8003882:	f000 80d8 	beq.w	8003a36 <_printf_i+0x1d2>
 8003886:	2f58      	cmp	r7, #88	; 0x58
 8003888:	f000 80a3 	beq.w	80039d2 <_printf_i+0x16e>
 800388c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003890:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003894:	e03a      	b.n	800390c <_printf_i+0xa8>
 8003896:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800389a:	2b15      	cmp	r3, #21
 800389c:	d8f6      	bhi.n	800388c <_printf_i+0x28>
 800389e:	a001      	add	r0, pc, #4	; (adr r0, 80038a4 <_printf_i+0x40>)
 80038a0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80038a4:	080038fd 	.word	0x080038fd
 80038a8:	08003911 	.word	0x08003911
 80038ac:	0800388d 	.word	0x0800388d
 80038b0:	0800388d 	.word	0x0800388d
 80038b4:	0800388d 	.word	0x0800388d
 80038b8:	0800388d 	.word	0x0800388d
 80038bc:	08003911 	.word	0x08003911
 80038c0:	0800388d 	.word	0x0800388d
 80038c4:	0800388d 	.word	0x0800388d
 80038c8:	0800388d 	.word	0x0800388d
 80038cc:	0800388d 	.word	0x0800388d
 80038d0:	08003a1d 	.word	0x08003a1d
 80038d4:	08003941 	.word	0x08003941
 80038d8:	080039ff 	.word	0x080039ff
 80038dc:	0800388d 	.word	0x0800388d
 80038e0:	0800388d 	.word	0x0800388d
 80038e4:	08003a3f 	.word	0x08003a3f
 80038e8:	0800388d 	.word	0x0800388d
 80038ec:	08003941 	.word	0x08003941
 80038f0:	0800388d 	.word	0x0800388d
 80038f4:	0800388d 	.word	0x0800388d
 80038f8:	08003a07 	.word	0x08003a07
 80038fc:	680b      	ldr	r3, [r1, #0]
 80038fe:	1d1a      	adds	r2, r3, #4
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	600a      	str	r2, [r1, #0]
 8003904:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003908:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800390c:	2301      	movs	r3, #1
 800390e:	e0a3      	b.n	8003a58 <_printf_i+0x1f4>
 8003910:	6825      	ldr	r5, [r4, #0]
 8003912:	6808      	ldr	r0, [r1, #0]
 8003914:	062e      	lsls	r6, r5, #24
 8003916:	f100 0304 	add.w	r3, r0, #4
 800391a:	d50a      	bpl.n	8003932 <_printf_i+0xce>
 800391c:	6805      	ldr	r5, [r0, #0]
 800391e:	600b      	str	r3, [r1, #0]
 8003920:	2d00      	cmp	r5, #0
 8003922:	da03      	bge.n	800392c <_printf_i+0xc8>
 8003924:	232d      	movs	r3, #45	; 0x2d
 8003926:	426d      	negs	r5, r5
 8003928:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800392c:	485e      	ldr	r0, [pc, #376]	; (8003aa8 <_printf_i+0x244>)
 800392e:	230a      	movs	r3, #10
 8003930:	e019      	b.n	8003966 <_printf_i+0x102>
 8003932:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003936:	6805      	ldr	r5, [r0, #0]
 8003938:	600b      	str	r3, [r1, #0]
 800393a:	bf18      	it	ne
 800393c:	b22d      	sxthne	r5, r5
 800393e:	e7ef      	b.n	8003920 <_printf_i+0xbc>
 8003940:	680b      	ldr	r3, [r1, #0]
 8003942:	6825      	ldr	r5, [r4, #0]
 8003944:	1d18      	adds	r0, r3, #4
 8003946:	6008      	str	r0, [r1, #0]
 8003948:	0628      	lsls	r0, r5, #24
 800394a:	d501      	bpl.n	8003950 <_printf_i+0xec>
 800394c:	681d      	ldr	r5, [r3, #0]
 800394e:	e002      	b.n	8003956 <_printf_i+0xf2>
 8003950:	0669      	lsls	r1, r5, #25
 8003952:	d5fb      	bpl.n	800394c <_printf_i+0xe8>
 8003954:	881d      	ldrh	r5, [r3, #0]
 8003956:	4854      	ldr	r0, [pc, #336]	; (8003aa8 <_printf_i+0x244>)
 8003958:	2f6f      	cmp	r7, #111	; 0x6f
 800395a:	bf0c      	ite	eq
 800395c:	2308      	moveq	r3, #8
 800395e:	230a      	movne	r3, #10
 8003960:	2100      	movs	r1, #0
 8003962:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003966:	6866      	ldr	r6, [r4, #4]
 8003968:	60a6      	str	r6, [r4, #8]
 800396a:	2e00      	cmp	r6, #0
 800396c:	bfa2      	ittt	ge
 800396e:	6821      	ldrge	r1, [r4, #0]
 8003970:	f021 0104 	bicge.w	r1, r1, #4
 8003974:	6021      	strge	r1, [r4, #0]
 8003976:	b90d      	cbnz	r5, 800397c <_printf_i+0x118>
 8003978:	2e00      	cmp	r6, #0
 800397a:	d04d      	beq.n	8003a18 <_printf_i+0x1b4>
 800397c:	4616      	mov	r6, r2
 800397e:	fbb5 f1f3 	udiv	r1, r5, r3
 8003982:	fb03 5711 	mls	r7, r3, r1, r5
 8003986:	5dc7      	ldrb	r7, [r0, r7]
 8003988:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800398c:	462f      	mov	r7, r5
 800398e:	42bb      	cmp	r3, r7
 8003990:	460d      	mov	r5, r1
 8003992:	d9f4      	bls.n	800397e <_printf_i+0x11a>
 8003994:	2b08      	cmp	r3, #8
 8003996:	d10b      	bne.n	80039b0 <_printf_i+0x14c>
 8003998:	6823      	ldr	r3, [r4, #0]
 800399a:	07df      	lsls	r7, r3, #31
 800399c:	d508      	bpl.n	80039b0 <_printf_i+0x14c>
 800399e:	6923      	ldr	r3, [r4, #16]
 80039a0:	6861      	ldr	r1, [r4, #4]
 80039a2:	4299      	cmp	r1, r3
 80039a4:	bfde      	ittt	le
 80039a6:	2330      	movle	r3, #48	; 0x30
 80039a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039ac:	f106 36ff 	addle.w	r6, r6, #4294967295
 80039b0:	1b92      	subs	r2, r2, r6
 80039b2:	6122      	str	r2, [r4, #16]
 80039b4:	f8cd a000 	str.w	sl, [sp]
 80039b8:	464b      	mov	r3, r9
 80039ba:	aa03      	add	r2, sp, #12
 80039bc:	4621      	mov	r1, r4
 80039be:	4640      	mov	r0, r8
 80039c0:	f7ff fee2 	bl	8003788 <_printf_common>
 80039c4:	3001      	adds	r0, #1
 80039c6:	d14c      	bne.n	8003a62 <_printf_i+0x1fe>
 80039c8:	f04f 30ff 	mov.w	r0, #4294967295
 80039cc:	b004      	add	sp, #16
 80039ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039d2:	4835      	ldr	r0, [pc, #212]	; (8003aa8 <_printf_i+0x244>)
 80039d4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80039d8:	6823      	ldr	r3, [r4, #0]
 80039da:	680e      	ldr	r6, [r1, #0]
 80039dc:	061f      	lsls	r7, r3, #24
 80039de:	f856 5b04 	ldr.w	r5, [r6], #4
 80039e2:	600e      	str	r6, [r1, #0]
 80039e4:	d514      	bpl.n	8003a10 <_printf_i+0x1ac>
 80039e6:	07d9      	lsls	r1, r3, #31
 80039e8:	bf44      	itt	mi
 80039ea:	f043 0320 	orrmi.w	r3, r3, #32
 80039ee:	6023      	strmi	r3, [r4, #0]
 80039f0:	b91d      	cbnz	r5, 80039fa <_printf_i+0x196>
 80039f2:	6823      	ldr	r3, [r4, #0]
 80039f4:	f023 0320 	bic.w	r3, r3, #32
 80039f8:	6023      	str	r3, [r4, #0]
 80039fa:	2310      	movs	r3, #16
 80039fc:	e7b0      	b.n	8003960 <_printf_i+0xfc>
 80039fe:	6823      	ldr	r3, [r4, #0]
 8003a00:	f043 0320 	orr.w	r3, r3, #32
 8003a04:	6023      	str	r3, [r4, #0]
 8003a06:	2378      	movs	r3, #120	; 0x78
 8003a08:	4828      	ldr	r0, [pc, #160]	; (8003aac <_printf_i+0x248>)
 8003a0a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003a0e:	e7e3      	b.n	80039d8 <_printf_i+0x174>
 8003a10:	065e      	lsls	r6, r3, #25
 8003a12:	bf48      	it	mi
 8003a14:	b2ad      	uxthmi	r5, r5
 8003a16:	e7e6      	b.n	80039e6 <_printf_i+0x182>
 8003a18:	4616      	mov	r6, r2
 8003a1a:	e7bb      	b.n	8003994 <_printf_i+0x130>
 8003a1c:	680b      	ldr	r3, [r1, #0]
 8003a1e:	6826      	ldr	r6, [r4, #0]
 8003a20:	6960      	ldr	r0, [r4, #20]
 8003a22:	1d1d      	adds	r5, r3, #4
 8003a24:	600d      	str	r5, [r1, #0]
 8003a26:	0635      	lsls	r5, r6, #24
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	d501      	bpl.n	8003a30 <_printf_i+0x1cc>
 8003a2c:	6018      	str	r0, [r3, #0]
 8003a2e:	e002      	b.n	8003a36 <_printf_i+0x1d2>
 8003a30:	0671      	lsls	r1, r6, #25
 8003a32:	d5fb      	bpl.n	8003a2c <_printf_i+0x1c8>
 8003a34:	8018      	strh	r0, [r3, #0]
 8003a36:	2300      	movs	r3, #0
 8003a38:	6123      	str	r3, [r4, #16]
 8003a3a:	4616      	mov	r6, r2
 8003a3c:	e7ba      	b.n	80039b4 <_printf_i+0x150>
 8003a3e:	680b      	ldr	r3, [r1, #0]
 8003a40:	1d1a      	adds	r2, r3, #4
 8003a42:	600a      	str	r2, [r1, #0]
 8003a44:	681e      	ldr	r6, [r3, #0]
 8003a46:	6862      	ldr	r2, [r4, #4]
 8003a48:	2100      	movs	r1, #0
 8003a4a:	4630      	mov	r0, r6
 8003a4c:	f7fc fbf8 	bl	8000240 <memchr>
 8003a50:	b108      	cbz	r0, 8003a56 <_printf_i+0x1f2>
 8003a52:	1b80      	subs	r0, r0, r6
 8003a54:	6060      	str	r0, [r4, #4]
 8003a56:	6863      	ldr	r3, [r4, #4]
 8003a58:	6123      	str	r3, [r4, #16]
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a60:	e7a8      	b.n	80039b4 <_printf_i+0x150>
 8003a62:	6923      	ldr	r3, [r4, #16]
 8003a64:	4632      	mov	r2, r6
 8003a66:	4649      	mov	r1, r9
 8003a68:	4640      	mov	r0, r8
 8003a6a:	47d0      	blx	sl
 8003a6c:	3001      	adds	r0, #1
 8003a6e:	d0ab      	beq.n	80039c8 <_printf_i+0x164>
 8003a70:	6823      	ldr	r3, [r4, #0]
 8003a72:	079b      	lsls	r3, r3, #30
 8003a74:	d413      	bmi.n	8003a9e <_printf_i+0x23a>
 8003a76:	68e0      	ldr	r0, [r4, #12]
 8003a78:	9b03      	ldr	r3, [sp, #12]
 8003a7a:	4298      	cmp	r0, r3
 8003a7c:	bfb8      	it	lt
 8003a7e:	4618      	movlt	r0, r3
 8003a80:	e7a4      	b.n	80039cc <_printf_i+0x168>
 8003a82:	2301      	movs	r3, #1
 8003a84:	4632      	mov	r2, r6
 8003a86:	4649      	mov	r1, r9
 8003a88:	4640      	mov	r0, r8
 8003a8a:	47d0      	blx	sl
 8003a8c:	3001      	adds	r0, #1
 8003a8e:	d09b      	beq.n	80039c8 <_printf_i+0x164>
 8003a90:	3501      	adds	r5, #1
 8003a92:	68e3      	ldr	r3, [r4, #12]
 8003a94:	9903      	ldr	r1, [sp, #12]
 8003a96:	1a5b      	subs	r3, r3, r1
 8003a98:	42ab      	cmp	r3, r5
 8003a9a:	dcf2      	bgt.n	8003a82 <_printf_i+0x21e>
 8003a9c:	e7eb      	b.n	8003a76 <_printf_i+0x212>
 8003a9e:	2500      	movs	r5, #0
 8003aa0:	f104 0619 	add.w	r6, r4, #25
 8003aa4:	e7f5      	b.n	8003a92 <_printf_i+0x22e>
 8003aa6:	bf00      	nop
 8003aa8:	08003d39 	.word	0x08003d39
 8003aac:	08003d4a 	.word	0x08003d4a

08003ab0 <_sbrk_r>:
 8003ab0:	b538      	push	{r3, r4, r5, lr}
 8003ab2:	4d06      	ldr	r5, [pc, #24]	; (8003acc <_sbrk_r+0x1c>)
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	4604      	mov	r4, r0
 8003ab8:	4608      	mov	r0, r1
 8003aba:	602b      	str	r3, [r5, #0]
 8003abc:	f7fc ffcc 	bl	8000a58 <_sbrk>
 8003ac0:	1c43      	adds	r3, r0, #1
 8003ac2:	d102      	bne.n	8003aca <_sbrk_r+0x1a>
 8003ac4:	682b      	ldr	r3, [r5, #0]
 8003ac6:	b103      	cbz	r3, 8003aca <_sbrk_r+0x1a>
 8003ac8:	6023      	str	r3, [r4, #0]
 8003aca:	bd38      	pop	{r3, r4, r5, pc}
 8003acc:	2000012c 	.word	0x2000012c

08003ad0 <__sread>:
 8003ad0:	b510      	push	{r4, lr}
 8003ad2:	460c      	mov	r4, r1
 8003ad4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ad8:	f000 f8a0 	bl	8003c1c <_read_r>
 8003adc:	2800      	cmp	r0, #0
 8003ade:	bfab      	itete	ge
 8003ae0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003ae2:	89a3      	ldrhlt	r3, [r4, #12]
 8003ae4:	181b      	addge	r3, r3, r0
 8003ae6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003aea:	bfac      	ite	ge
 8003aec:	6563      	strge	r3, [r4, #84]	; 0x54
 8003aee:	81a3      	strhlt	r3, [r4, #12]
 8003af0:	bd10      	pop	{r4, pc}

08003af2 <__swrite>:
 8003af2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003af6:	461f      	mov	r7, r3
 8003af8:	898b      	ldrh	r3, [r1, #12]
 8003afa:	05db      	lsls	r3, r3, #23
 8003afc:	4605      	mov	r5, r0
 8003afe:	460c      	mov	r4, r1
 8003b00:	4616      	mov	r6, r2
 8003b02:	d505      	bpl.n	8003b10 <__swrite+0x1e>
 8003b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b08:	2302      	movs	r3, #2
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f000 f868 	bl	8003be0 <_lseek_r>
 8003b10:	89a3      	ldrh	r3, [r4, #12]
 8003b12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b1a:	81a3      	strh	r3, [r4, #12]
 8003b1c:	4632      	mov	r2, r6
 8003b1e:	463b      	mov	r3, r7
 8003b20:	4628      	mov	r0, r5
 8003b22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b26:	f000 b817 	b.w	8003b58 <_write_r>

08003b2a <__sseek>:
 8003b2a:	b510      	push	{r4, lr}
 8003b2c:	460c      	mov	r4, r1
 8003b2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b32:	f000 f855 	bl	8003be0 <_lseek_r>
 8003b36:	1c43      	adds	r3, r0, #1
 8003b38:	89a3      	ldrh	r3, [r4, #12]
 8003b3a:	bf15      	itete	ne
 8003b3c:	6560      	strne	r0, [r4, #84]	; 0x54
 8003b3e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003b42:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003b46:	81a3      	strheq	r3, [r4, #12]
 8003b48:	bf18      	it	ne
 8003b4a:	81a3      	strhne	r3, [r4, #12]
 8003b4c:	bd10      	pop	{r4, pc}

08003b4e <__sclose>:
 8003b4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b52:	f000 b813 	b.w	8003b7c <_close_r>
	...

08003b58 <_write_r>:
 8003b58:	b538      	push	{r3, r4, r5, lr}
 8003b5a:	4d07      	ldr	r5, [pc, #28]	; (8003b78 <_write_r+0x20>)
 8003b5c:	4604      	mov	r4, r0
 8003b5e:	4608      	mov	r0, r1
 8003b60:	4611      	mov	r1, r2
 8003b62:	2200      	movs	r2, #0
 8003b64:	602a      	str	r2, [r5, #0]
 8003b66:	461a      	mov	r2, r3
 8003b68:	f7fc ff25 	bl	80009b6 <_write>
 8003b6c:	1c43      	adds	r3, r0, #1
 8003b6e:	d102      	bne.n	8003b76 <_write_r+0x1e>
 8003b70:	682b      	ldr	r3, [r5, #0]
 8003b72:	b103      	cbz	r3, 8003b76 <_write_r+0x1e>
 8003b74:	6023      	str	r3, [r4, #0]
 8003b76:	bd38      	pop	{r3, r4, r5, pc}
 8003b78:	2000012c 	.word	0x2000012c

08003b7c <_close_r>:
 8003b7c:	b538      	push	{r3, r4, r5, lr}
 8003b7e:	4d06      	ldr	r5, [pc, #24]	; (8003b98 <_close_r+0x1c>)
 8003b80:	2300      	movs	r3, #0
 8003b82:	4604      	mov	r4, r0
 8003b84:	4608      	mov	r0, r1
 8003b86:	602b      	str	r3, [r5, #0]
 8003b88:	f7fc ff31 	bl	80009ee <_close>
 8003b8c:	1c43      	adds	r3, r0, #1
 8003b8e:	d102      	bne.n	8003b96 <_close_r+0x1a>
 8003b90:	682b      	ldr	r3, [r5, #0]
 8003b92:	b103      	cbz	r3, 8003b96 <_close_r+0x1a>
 8003b94:	6023      	str	r3, [r4, #0]
 8003b96:	bd38      	pop	{r3, r4, r5, pc}
 8003b98:	2000012c 	.word	0x2000012c

08003b9c <_fstat_r>:
 8003b9c:	b538      	push	{r3, r4, r5, lr}
 8003b9e:	4d07      	ldr	r5, [pc, #28]	; (8003bbc <_fstat_r+0x20>)
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	4604      	mov	r4, r0
 8003ba4:	4608      	mov	r0, r1
 8003ba6:	4611      	mov	r1, r2
 8003ba8:	602b      	str	r3, [r5, #0]
 8003baa:	f7fc ff2c 	bl	8000a06 <_fstat>
 8003bae:	1c43      	adds	r3, r0, #1
 8003bb0:	d102      	bne.n	8003bb8 <_fstat_r+0x1c>
 8003bb2:	682b      	ldr	r3, [r5, #0]
 8003bb4:	b103      	cbz	r3, 8003bb8 <_fstat_r+0x1c>
 8003bb6:	6023      	str	r3, [r4, #0]
 8003bb8:	bd38      	pop	{r3, r4, r5, pc}
 8003bba:	bf00      	nop
 8003bbc:	2000012c 	.word	0x2000012c

08003bc0 <_isatty_r>:
 8003bc0:	b538      	push	{r3, r4, r5, lr}
 8003bc2:	4d06      	ldr	r5, [pc, #24]	; (8003bdc <_isatty_r+0x1c>)
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	4604      	mov	r4, r0
 8003bc8:	4608      	mov	r0, r1
 8003bca:	602b      	str	r3, [r5, #0]
 8003bcc:	f7fc ff2b 	bl	8000a26 <_isatty>
 8003bd0:	1c43      	adds	r3, r0, #1
 8003bd2:	d102      	bne.n	8003bda <_isatty_r+0x1a>
 8003bd4:	682b      	ldr	r3, [r5, #0]
 8003bd6:	b103      	cbz	r3, 8003bda <_isatty_r+0x1a>
 8003bd8:	6023      	str	r3, [r4, #0]
 8003bda:	bd38      	pop	{r3, r4, r5, pc}
 8003bdc:	2000012c 	.word	0x2000012c

08003be0 <_lseek_r>:
 8003be0:	b538      	push	{r3, r4, r5, lr}
 8003be2:	4d07      	ldr	r5, [pc, #28]	; (8003c00 <_lseek_r+0x20>)
 8003be4:	4604      	mov	r4, r0
 8003be6:	4608      	mov	r0, r1
 8003be8:	4611      	mov	r1, r2
 8003bea:	2200      	movs	r2, #0
 8003bec:	602a      	str	r2, [r5, #0]
 8003bee:	461a      	mov	r2, r3
 8003bf0:	f7fc ff24 	bl	8000a3c <_lseek>
 8003bf4:	1c43      	adds	r3, r0, #1
 8003bf6:	d102      	bne.n	8003bfe <_lseek_r+0x1e>
 8003bf8:	682b      	ldr	r3, [r5, #0]
 8003bfa:	b103      	cbz	r3, 8003bfe <_lseek_r+0x1e>
 8003bfc:	6023      	str	r3, [r4, #0]
 8003bfe:	bd38      	pop	{r3, r4, r5, pc}
 8003c00:	2000012c 	.word	0x2000012c

08003c04 <__malloc_lock>:
 8003c04:	4801      	ldr	r0, [pc, #4]	; (8003c0c <__malloc_lock+0x8>)
 8003c06:	f7ff bb55 	b.w	80032b4 <__retarget_lock_acquire_recursive>
 8003c0a:	bf00      	nop
 8003c0c:	20000124 	.word	0x20000124

08003c10 <__malloc_unlock>:
 8003c10:	4801      	ldr	r0, [pc, #4]	; (8003c18 <__malloc_unlock+0x8>)
 8003c12:	f7ff bb50 	b.w	80032b6 <__retarget_lock_release_recursive>
 8003c16:	bf00      	nop
 8003c18:	20000124 	.word	0x20000124

08003c1c <_read_r>:
 8003c1c:	b538      	push	{r3, r4, r5, lr}
 8003c1e:	4d07      	ldr	r5, [pc, #28]	; (8003c3c <_read_r+0x20>)
 8003c20:	4604      	mov	r4, r0
 8003c22:	4608      	mov	r0, r1
 8003c24:	4611      	mov	r1, r2
 8003c26:	2200      	movs	r2, #0
 8003c28:	602a      	str	r2, [r5, #0]
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	f7fc fea6 	bl	800097c <_read>
 8003c30:	1c43      	adds	r3, r0, #1
 8003c32:	d102      	bne.n	8003c3a <_read_r+0x1e>
 8003c34:	682b      	ldr	r3, [r5, #0]
 8003c36:	b103      	cbz	r3, 8003c3a <_read_r+0x1e>
 8003c38:	6023      	str	r3, [r4, #0]
 8003c3a:	bd38      	pop	{r3, r4, r5, pc}
 8003c3c:	2000012c 	.word	0x2000012c

08003c40 <_init>:
 8003c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c42:	bf00      	nop
 8003c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c46:	bc08      	pop	{r3}
 8003c48:	469e      	mov	lr, r3
 8003c4a:	4770      	bx	lr

08003c4c <_fini>:
 8003c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c4e:	bf00      	nop
 8003c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c52:	bc08      	pop	{r3}
 8003c54:	469e      	mov	lr, r3
 8003c56:	4770      	bx	lr
