module LFSR(
	clk,
	rst,
	out
	);
	
	input clk;
	input rst;
	output reg [15:0] out;
	
	wire feedback = out[14] ^ out[15];
	
	always @(posedge clk or posedge rst)
	begin
		if (rst)
			out = 1;
		else
		begin
			out = out << 1;
			out[0] = feedback;
		end
	end
endmodule
	