A forward direction implementation of PythonDS3 Runestone Academy Logic Gate Simulation. The current output is a simulation of MUX circuit.
