

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Wed Apr  5 09:09:39 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       matrixmul_2b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  106|  106|  107|  107|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |  104|  104|        15|          6|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1922|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|      31|    159|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     95|
|Register         |        -|      -|    1234|      4|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1265|   2180|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+----------------------+---------+-------+----+----+
    |matrixmul_mul_32scud_U2  |matrixmul_mul_32scud  |        0|      4|   0|   0|
    |matrixmul_mul_32scud_U5  |matrixmul_mul_32scud  |        0|      4|   0|   0|
    |matrixmul_mul_32scud_U6  |matrixmul_mul_32scud  |        0|      4|   0|   0|
    |matrixmul_mul_32scud_U9  |matrixmul_mul_32scud  |        0|      4|   0|   0|
    |matrixmul_mux_42_bkb_U1  |matrixmul_mux_42_bkb  |        0|      0|   0|  32|
    |matrixmul_mux_42_bkb_U3  |matrixmul_mux_42_bkb  |        0|      0|   0|  32|
    |matrixmul_mux_42_bkb_U4  |matrixmul_mux_42_bkb  |        0|      0|   0|  32|
    |matrixmul_mux_42_bkb_U7  |matrixmul_mux_42_bkb  |        0|      0|   0|  32|
    |matrixmul_urem_4ndEe_U8  |matrixmul_urem_4ndEe  |        0|      0|  31|  31|
    +-------------------------+----------------------+---------+-------+----+----+
    |Total                    |                      |        0|     16|  31| 159|
    +-------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_297_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_291_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_920_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp8_fu_1102_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_1106_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp_12_3_fu_1110_p2            |     +    |      0|  0|  16|          32|          32|
    |tmp_18_fu_801_p2               |     +    |      0|  0|   5|           5|           5|
    |tmp_19_fu_384_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_20_fu_1127_p2              |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_285_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_303_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_445_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_450_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_440_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_323_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_5_fu_435_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_317_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_10_fu_367_p2               |    or    |      0|  0|   6|           5|           1|
    |tmp_12_fu_395_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_14_fu_421_p2               |    or    |      0|  0|   6|           5|           2|
    |a_row_0_1_fu_627_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_621_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_615_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_608_p3            |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_861_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_868_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_882_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_889_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_896_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_826_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_875_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_819_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_833_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_840_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_847_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_854_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_812_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_1006_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_1013_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_1027_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_1034_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_1041_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_971_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_1020_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_964_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_978_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_985_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_992_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_999_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_957_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_508_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_516_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_530_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_537_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_544_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_470_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_523_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_462_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_478_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_485_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_493_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_501_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_455_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_687_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_694_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_707_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_714_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_721_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_654_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_700_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_647_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_661_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_667_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_674_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_681_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_641_p3           |  select  |      0|  0|  32|           1|          32|
    |i2_mid2_v_fu_337_p3            |  select  |      0|  0|   3|           1|           3|
    |j_mid2_fu_309_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_mid2_fu_329_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1922|         214|        1938|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          7|   32|        224|
    |a_1_Addr_A_orig               |  32|          4|   32|        128|
    |a_1_WEN_A                     |   4|          2|    4|          8|
    |ap_NS_fsm                     |   4|          9|    1|          9|
    |ap_enable_reg_pp0_iter2       |   1|          2|    1|          2|
    |i_phi_fu_267_p4               |   3|          2|    3|          6|
    |i_reg_263                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_256_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_252        |   5|          2|    5|         10|
    |j_phi_fu_278_p4               |   3|          2|    3|          6|
    |j_reg_274                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  95|         36|   92|        415|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |a_row_0_1_reg_1449                            |  32|   0|   32|          0|
    |a_row_0_2_fu_92                               |  32|   0|   32|          0|
    |a_row_0_reg_1336                              |  32|   0|   32|          0|
    |a_row_1_1_reg_1444                            |  32|   0|   32|          0|
    |a_row_1_2_fu_96                               |  32|   0|   32|          0|
    |a_row_1_reg_1359                              |  32|   0|   32|          0|
    |a_row_2_2_fu_100                              |  32|   0|   32|          0|
    |a_row_2_reg_1385                              |  32|   0|   32|          0|
    |a_row_3_1_reg_1434                            |  32|   0|   32|          0|
    |a_row_3_2_fu_104                              |  32|   0|   32|          0|
    |ap_CS_fsm                                     |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_i2_mid2_v_reg_1297  |   3|   0|    3|          0|
    |b_copy_0_3_11_fu_108                          |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_116                          |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_120                           |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_112                           |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_124                          |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_132                          |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_136                           |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_128                           |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_140                          |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_148                          |  32|   0|   32|          0|
    |b_copy_2_3_19_reg_1346                        |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_152                           |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_144                           |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_156                          |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_164                          |  32|   0|   32|          0|
    |b_copy_3_3_19_reg_1364                        |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_168                           |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_160                           |  32|   0|   32|          0|
    |exitcond_flatten_reg_1258                     |   1|   0|    1|          0|
    |i2_mid2_v_reg_1297                            |   3|   0|    3|          0|
    |i_reg_263                                     |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1262                  |   5|   0|    5|          0|
    |indvar_flatten_reg_252                        |   5|   0|    5|          0|
    |j_1_reg_1474                                  |   3|   0|    3|          0|
    |j_mid2_reg_1267                               |   3|   0|    3|          0|
    |j_reg_274                                     |   3|   0|    3|          0|
    |sel_tmp2_reg_1400                             |   1|   0|    1|          0|
    |sel_tmp4_reg_1413                             |   1|   0|    1|          0|
    |sel_tmp_reg_1390                              |   1|   0|    1|          0|
    |tmp_11_1_reg_1504                             |  32|   0|   32|          0|
    |tmp_11_2_reg_1489                             |  32|   0|   32|          0|
    |tmp_11_3_reg_1494                             |  32|   0|   32|          0|
    |tmp_12_3_reg_1509                             |  32|   0|   32|          0|
    |tmp_1_reg_1303                                |   3|   0|    5|          2|
    |tmp_3_reg_1469                                |  32|   0|   32|          0|
    |tmp_4_reg_1479                                |  32|   0|   32|          0|
    |tmp_5_reg_1377                                |   1|   0|    1|          0|
    |tmp_6_reg_1429                                |  32|   0|   32|          0|
    |tmp_7_reg_1459                                |  32|   0|   32|          0|
    |tmp_mid2_reg_1277                             |   1|   0|    1|          0|
    |tmp_reg_1320                                  |   2|   0|    2|          0|
    |tmp_s_reg_1499                                |  32|   0|   32|          0|
    |exitcond_flatten_reg_1258                     |   0|   1|    1|          0|
    |j_mid2_reg_1267                               |   0|   3|    3|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1234|   4| 1240|          2|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 1
  Pipeline-0: II = 6, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	17  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	2  / true
17 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: a_row_0_2 (3)  [1/1] 0.00ns
:0  %a_row_0_2 = alloca i32

ST_1: a_row_1_2 (4)  [1/1] 0.00ns
:1  %a_row_1_2 = alloca i32

ST_1: a_row_2_2 (5)  [1/1] 0.00ns
:2  %a_row_2_2 = alloca i32

ST_1: a_row_3_2 (6)  [1/1] 0.00ns
:3  %a_row_3_2 = alloca i32

ST_1: b_copy_0_3_11 (7)  [1/1] 0.00ns
:4  %b_copy_0_3_11 = alloca i32

ST_1: b_copy_0_3_8 (8)  [1/1] 0.00ns
:5  %b_copy_0_3_8 = alloca i32

ST_1: b_copy_0_3_12 (9)  [1/1] 0.00ns
:6  %b_copy_0_3_12 = alloca i32

ST_1: b_copy_0_3_1 (10)  [1/1] 0.00ns
:7  %b_copy_0_3_1 = alloca i32

ST_1: b_copy_1_3_11 (11)  [1/1] 0.00ns
:8  %b_copy_1_3_11 = alloca i32

ST_1: b_copy_1_3_8 (12)  [1/1] 0.00ns
:9  %b_copy_1_3_8 = alloca i32

ST_1: b_copy_1_3_12 (13)  [1/1] 0.00ns
:10  %b_copy_1_3_12 = alloca i32

ST_1: b_copy_1_3_1 (14)  [1/1] 0.00ns
:11  %b_copy_1_3_1 = alloca i32

ST_1: b_copy_2_3_11 (15)  [1/1] 0.00ns
:12  %b_copy_2_3_11 = alloca i32

ST_1: b_copy_2_3_8 (16)  [1/1] 0.00ns
:13  %b_copy_2_3_8 = alloca i32

ST_1: b_copy_2_3_12 (17)  [1/1] 0.00ns
:14  %b_copy_2_3_12 = alloca i32

ST_1: b_copy_2_3_1 (18)  [1/1] 0.00ns
:15  %b_copy_2_3_1 = alloca i32

ST_1: b_copy_3_3_11 (19)  [1/1] 0.00ns
:16  %b_copy_3_3_11 = alloca i32

ST_1: b_copy_3_3_8 (20)  [1/1] 0.00ns
:17  %b_copy_3_3_8 = alloca i32

ST_1: b_copy_3_3_12 (21)  [1/1] 0.00ns
:18  %b_copy_3_3_12 = alloca i32

ST_1: b_copy_3_3_1 (22)  [1/1] 0.00ns
:19  %b_copy_3_3_1 = alloca i32

ST_1: StgValue_38 (23)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([24 x i32]* %a_1), !map !7

ST_1: StgValue_39 (24)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap([24 x i32]* %a_0), !map !14

ST_1: StgValue_40 (25)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: StgValue_41 (26)  [1/1] 0.00ns  loc: matrixmul.cpp:50
:23  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_42 (27)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface([24 x i32]* %a_0, [24 x i32]* %a_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_43 (28)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecMemCore([24 x i32]* %a_0, [24 x i32]* %a_1, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_44 (29)  [1/1] 1.57ns  loc: matrixmul.cpp:63
:26  br label %.preheader7


 <State 2>: 5.70ns
ST_2: indvar_flatten (31)  [1/1] 0.00ns
.preheader7:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %.preheader7.preheader ]

ST_2: i (32)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7:1  %i = phi i3 [ 0, %0 ], [ %i2_mid2_v, %.preheader7.preheader ]

ST_2: j (33)  [1/1] 0.00ns
.preheader7:2  %j = phi i3 [ 0, %0 ], [ %j_1, %.preheader7.preheader ]

ST_2: exitcond_flatten (34)  [1/1] 2.37ns
.preheader7:3  %exitcond_flatten = icmp eq i5 %indvar_flatten, -16

ST_2: indvar_flatten_next (35)  [1/1] 1.67ns
.preheader7:4  %indvar_flatten_next = add i5 %indvar_flatten, 1

ST_2: StgValue_50 (36)  [1/1] 0.00ns
.preheader7:5  br i1 %exitcond_flatten, label %1, label %.preheader7.preheader

ST_2: i_1 (58)  [1/1] 0.75ns  loc: matrixmul.cpp:63
.preheader7.preheader:20  %i_1 = add i3 1, %i

ST_2: exitcond (61)  [1/1] 1.94ns  loc: matrixmul.cpp:64
.preheader7.preheader:23  %exitcond = icmp eq i3 %j, -4

ST_2: j_mid2 (62)  [1/1] 1.37ns  loc: matrixmul.cpp:64
.preheader7.preheader:24  %j_mid2 = select i1 %exitcond, i3 0, i3 %j

ST_2: tmp_mid1 (63)  [1/1] 1.94ns  loc: matrixmul.cpp:75
.preheader7.preheader:25  %tmp_mid1 = icmp eq i3 %i_1, 0

ST_2: tmp1 (64)  [1/1] 1.94ns  loc: matrixmul.cpp:75
.preheader7.preheader:26  %tmp1 = icmp eq i3 %i, 0

ST_2: tmp_mid2 (65)  [1/1] 1.37ns  loc: matrixmul.cpp:75
.preheader7.preheader:27  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp1

ST_2: i2_mid2_v (66)  [1/1] 1.37ns  loc: matrixmul.cpp:64
.preheader7.preheader:28  %i2_mid2_v = select i1 %exitcond, i3 %i_1, i3 %i

ST_2: tmp_1 (67)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:29  %tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i2_mid2_v, i2 0)

ST_2: tmp_9 (68)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:30  %tmp_9 = zext i5 %tmp_1 to i64

ST_2: a_0_addr (69)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:31  %a_0_addr = getelementptr [24 x i32]* %a_0, i64 0, i64 %tmp_9

ST_2: a_row_0 (86)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:48  %a_row_0 = load i32* %a_0_addr, align 4

ST_2: tmp_8 (94)  [1/1] 0.00ns  loc: matrixmul.cpp:77
.preheader7.preheader:56  %tmp_8 = zext i3 %j_mid2 to i64

ST_2: a_1_addr (103)  [1/1] 0.00ns  loc: matrixmul.cpp:77
.preheader7.preheader:65  %a_1_addr = getelementptr [24 x i32]* %a_1, i64 0, i64 %tmp_8

ST_2: tmp (111)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:73  %tmp = trunc i3 %j_mid2 to i2

ST_2: b_copy_2_3_19 (134)  [2/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:96  %b_copy_2_3_19 = load i32* %a_1_addr, align 4


 <State 3>: 3.14ns
ST_3: tmp_10 (70)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:32  %tmp_10 = or i5 %tmp_1, 1

ST_3: tmp_11 (71)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:33  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %tmp_10)

ST_3: a_0_addr_1 (72)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:34  %a_0_addr_1 = getelementptr [24 x i32]* %a_0, i64 0, i64 %tmp_11

ST_3: a_row_0 (86)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:48  %a_row_0 = load i32* %a_0_addr, align 4

ST_3: a_row_1 (87)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:49  %a_row_1 = load i32* %a_0_addr_1, align 4

ST_3: tmp_8_cast5 (96)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:58  %tmp_8_cast5 = zext i3 %j_mid2 to i4

ST_3: tmp_19 (104)  [1/1] 0.75ns  loc: matrixmul.cpp:64
.preheader7.preheader:66  %tmp_19 = add i4 4, %tmp_8_cast5

ST_3: tmp_20_cast (105)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:67  %tmp_20_cast = zext i4 %tmp_19 to i64

ST_3: a_1_addr_1 (106)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:68  %a_1_addr_1 = getelementptr [24 x i32]* %a_1, i64 0, i64 %tmp_20_cast

ST_3: b_copy_2_3_19 (134)  [1/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:96  %b_copy_2_3_19 = load i32* %a_1_addr, align 4

ST_3: b_copy_3_3_19 (144)  [2/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:106  %b_copy_3_3_19 = load i32* %a_1_addr_1, align 4


 <State 4>: 2.39ns
ST_4: tmp_12 (73)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:35  %tmp_12 = or i5 %tmp_1, 2

ST_4: tmp_13 (74)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:36  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %tmp_12)

ST_4: a_0_addr_2 (75)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:37  %a_0_addr_2 = getelementptr [24 x i32]* %a_0, i64 0, i64 %tmp_13

ST_4: a_row_1 (87)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:49  %a_row_1 = load i32* %a_0_addr_1, align 4

ST_4: a_row_2 (88)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:50  %a_row_2 = load i32* %a_0_addr_2, align 4

ST_4: b_copy_3_3_19 (144)  [1/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:106  %b_copy_3_3_19 = load i32* %a_1_addr_1, align 4


 <State 5>: 5.86ns
ST_5: b_copy_2_3_11_load (50)  [1/1] 0.00ns
.preheader7.preheader:12  %b_copy_2_3_11_load = load i32* %b_copy_2_3_11

ST_5: b_copy_2_3_8_load (51)  [1/1] 0.00ns
.preheader7.preheader:13  %b_copy_2_3_8_load = load i32* %b_copy_2_3_8

ST_5: b_copy_2_3_12_load (52)  [1/1] 0.00ns
.preheader7.preheader:14  %b_copy_2_3_12_load = load i32* %b_copy_2_3_12

ST_5: b_copy_2_3_1_load (53)  [1/1] 0.00ns
.preheader7.preheader:15  %b_copy_2_3_1_load = load i32* %b_copy_2_3_1

ST_5: tmp_14 (76)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:38  %tmp_14 = or i5 %tmp_1, 3

ST_5: tmp_15 (77)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:39  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %tmp_14)

ST_5: a_0_addr_3 (78)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:40  %a_0_addr_3 = getelementptr [24 x i32]* %a_0, i64 0, i64 %tmp_15

ST_5: tmp_5 (85)  [1/1] 1.94ns  loc: matrixmul.cpp:69
.preheader7.preheader:47  %tmp_5 = icmp eq i3 %j_mid2, 0

ST_5: a_row_2 (88)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:50  %a_row_2 = load i32* %a_0_addr_2, align 4

ST_5: a_row_3 (89)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:51  %a_row_3 = load i32* %a_0_addr_3, align 4

ST_5: sel_tmp (112)  [1/1] 1.54ns  loc: matrixmul.cpp:64
.preheader7.preheader:74  %sel_tmp = icmp eq i2 %tmp, -2

ST_5: sel_tmp2 (114)  [1/1] 1.54ns  loc: matrixmul.cpp:64
.preheader7.preheader:76  %sel_tmp2 = icmp eq i2 %tmp, 1

ST_5: sel_tmp4 (116)  [1/1] 1.54ns  loc: matrixmul.cpp:64
.preheader7.preheader:78  %sel_tmp4 = icmp eq i2 %tmp, 0

ST_5: b_copy_2_3 (135)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_2_3_4)
.preheader7.preheader:97  %b_copy_2_3 = select i1 %sel_tmp, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3_19

ST_5: b_copy_2_3_4 (136)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:98  %b_copy_2_3_4 = select i1 %sel_tmp2, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3

ST_5: b_copy_2_3_2 (137)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_2_3_3)
.preheader7.preheader:99  %b_copy_2_3_2 = select i1 %sel_tmp4, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3_4

ST_5: b_copy_2_3_5 (138)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_2_3_6)
.preheader7.preheader:100  %b_copy_2_3_5 = select i1 %sel_tmp, i32 %b_copy_2_3_19, i32 %b_copy_2_3_12_load

ST_5: b_copy_2_3_6 (139)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:101  %b_copy_2_3_6 = select i1 %sel_tmp2, i32 %b_copy_2_3_12_load, i32 %b_copy_2_3_5

ST_5: b_copy_2_3_7 (140)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_2_3_16)
.preheader7.preheader:102  %b_copy_2_3_7 = select i1 %sel_tmp4, i32 %b_copy_2_3_12_load, i32 %b_copy_2_3_6

ST_5: b_copy_2_3_9 (141)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_2_3_14)
.preheader7.preheader:103  %b_copy_2_3_9 = select i1 %sel_tmp2, i32 %b_copy_2_3_19, i32 %b_copy_2_3_8_load

ST_5: b_copy_2_3_14 (142)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:104  %b_copy_2_3_14 = select i1 %sel_tmp4, i32 %b_copy_2_3_8_load, i32 %b_copy_2_3_9

ST_5: b_copy_2_3_15 (143)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_2_3_18)
.preheader7.preheader:105  %b_copy_2_3_15 = select i1 %sel_tmp4, i32 %b_copy_2_3_19, i32 %b_copy_2_3_11_load

ST_5: b_copy_2_3_3 (158)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:120  %b_copy_2_3_3 = select i1 %tmp_mid2, i32 %b_copy_2_3_2, i32 %b_copy_2_3_1_load

ST_5: b_copy_2_3_16 (159)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:121  %b_copy_2_3_16 = select i1 %tmp_mid2, i32 %b_copy_2_3_7, i32 %b_copy_2_3_12_load

ST_5: b_copy_2_3_17 (160)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:122  %b_copy_2_3_17 = select i1 %tmp_mid2, i32 %b_copy_2_3_14, i32 %b_copy_2_3_8_load

ST_5: b_copy_2_3_18 (161)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:123  %b_copy_2_3_18 = select i1 %tmp_mid2, i32 %b_copy_2_3_15, i32 %b_copy_2_3_11_load

ST_5: tmp_6 (174)  [1/1] 1.57ns  loc: matrixmul.cpp:75
.preheader7.preheader:136  %tmp_6 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_2_3_18, i32 %b_copy_2_3_17, i32 %b_copy_2_3_16, i32 %b_copy_2_3_3, i2 %tmp)

ST_5: StgValue_110 (188)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:150  store i32 %b_copy_2_3_3, i32* %b_copy_2_3_1

ST_5: StgValue_111 (189)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:151  store i32 %b_copy_2_3_16, i32* %b_copy_2_3_12

ST_5: StgValue_112 (190)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:152  store i32 %b_copy_2_3_17, i32* %b_copy_2_3_8

ST_5: StgValue_113 (191)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:153  store i32 %b_copy_2_3_18, i32* %b_copy_2_3_11


 <State 6>: 8.05ns
ST_6: a_row_0_2_load (38)  [1/1] 0.00ns
.preheader7.preheader:0  %a_row_0_2_load = load i32* %a_row_0_2

ST_6: a_row_1_2_load (39)  [1/1] 0.00ns
.preheader7.preheader:1  %a_row_1_2_load = load i32* %a_row_1_2

ST_6: a_row_2_2_load (40)  [1/1] 0.00ns
.preheader7.preheader:2  %a_row_2_2_load = load i32* %a_row_2_2

ST_6: a_row_3_2_load (41)  [1/1] 0.00ns
.preheader7.preheader:3  %a_row_3_2_load = load i32* %a_row_3_2

ST_6: b_copy_3_3_11_load (54)  [1/1] 0.00ns
.preheader7.preheader:16  %b_copy_3_3_11_load = load i32* %b_copy_3_3_11

ST_6: b_copy_3_3_8_load (55)  [1/1] 0.00ns
.preheader7.preheader:17  %b_copy_3_3_8_load = load i32* %b_copy_3_3_8

ST_6: b_copy_3_3_12_load (56)  [1/1] 0.00ns
.preheader7.preheader:18  %b_copy_3_3_12_load = load i32* %b_copy_3_3_12

ST_6: b_copy_3_3_1_load (57)  [1/1] 0.00ns
.preheader7.preheader:19  %b_copy_3_3_1_load = load i32* %b_copy_3_3_1

ST_6: a_row_3 (89)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:51  %a_row_3 = load i32* %a_0_addr_3, align 4

ST_6: a_row_3_1 (90)  [1/1] 1.37ns  loc: matrixmul.cpp:69
.preheader7.preheader:52  %a_row_3_1 = select i1 %tmp_5, i32 %a_row_3, i32 %a_row_3_2_load

ST_6: a_row_2_1 (91)  [1/1] 1.37ns  loc: matrixmul.cpp:69
.preheader7.preheader:53  %a_row_2_1 = select i1 %tmp_5, i32 %a_row_2, i32 %a_row_2_2_load

ST_6: a_row_1_1 (92)  [1/1] 1.37ns  loc: matrixmul.cpp:69
.preheader7.preheader:54  %a_row_1_1 = select i1 %tmp_5, i32 %a_row_1, i32 %a_row_1_2_load

ST_6: a_row_0_1 (93)  [1/1] 1.37ns  loc: matrixmul.cpp:69
.preheader7.preheader:55  %a_row_0_1 = select i1 %tmp_5, i32 %a_row_0, i32 %a_row_0_2_load

ST_6: tmp_17 (98)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:60  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 2, i3 %j_mid2)

ST_6: a_0_addr_4 (99)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:61  %a_0_addr_4 = getelementptr [24 x i32]* %a_0, i64 0, i64 %tmp_17

ST_6: b_copy_0_3_19 (110)  [2/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:72  %b_copy_0_3_19 = load i32* %a_0_addr_4, align 4

ST_6: b_copy_3_3 (145)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_3_3_4)
.preheader7.preheader:107  %b_copy_3_3 = select i1 %sel_tmp, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3_19

ST_6: b_copy_3_3_4 (146)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:108  %b_copy_3_3_4 = select i1 %sel_tmp2, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3

ST_6: b_copy_3_3_2 (147)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_3_3_3)
.preheader7.preheader:109  %b_copy_3_3_2 = select i1 %sel_tmp4, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3_4

ST_6: b_copy_3_3_5 (148)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_3_3_6)
.preheader7.preheader:110  %b_copy_3_3_5 = select i1 %sel_tmp, i32 %b_copy_3_3_19, i32 %b_copy_3_3_12_load

ST_6: b_copy_3_3_6 (149)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:111  %b_copy_3_3_6 = select i1 %sel_tmp2, i32 %b_copy_3_3_12_load, i32 %b_copy_3_3_5

ST_6: b_copy_3_3_7 (150)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_3_3_16)
.preheader7.preheader:112  %b_copy_3_3_7 = select i1 %sel_tmp4, i32 %b_copy_3_3_12_load, i32 %b_copy_3_3_6

ST_6: b_copy_3_3_9 (151)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_3_3_14)
.preheader7.preheader:113  %b_copy_3_3_9 = select i1 %sel_tmp2, i32 %b_copy_3_3_19, i32 %b_copy_3_3_8_load

ST_6: b_copy_3_3_14 (152)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:114  %b_copy_3_3_14 = select i1 %sel_tmp4, i32 %b_copy_3_3_8_load, i32 %b_copy_3_3_9

ST_6: b_copy_3_3_15 (153)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_3_3_18)
.preheader7.preheader:115  %b_copy_3_3_15 = select i1 %sel_tmp4, i32 %b_copy_3_3_19, i32 %b_copy_3_3_11_load

ST_6: b_copy_3_3_3 (154)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:116  %b_copy_3_3_3 = select i1 %tmp_mid2, i32 %b_copy_3_3_2, i32 %b_copy_3_3_1_load

ST_6: b_copy_3_3_16 (155)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:117  %b_copy_3_3_16 = select i1 %tmp_mid2, i32 %b_copy_3_3_7, i32 %b_copy_3_3_12_load

ST_6: b_copy_3_3_17 (156)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:118  %b_copy_3_3_17 = select i1 %tmp_mid2, i32 %b_copy_3_3_14, i32 %b_copy_3_3_8_load

ST_6: b_copy_3_3_18 (157)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:119  %b_copy_3_3_18 = select i1 %tmp_mid2, i32 %b_copy_3_3_15, i32 %b_copy_3_3_11_load

ST_6: tmp_11_2 (175)  [6/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:137  %tmp_11_2 = mul nsw i32 %tmp_6, %a_row_2_1

ST_6: tmp_7 (176)  [1/1] 1.57ns  loc: matrixmul.cpp:75
.preheader7.preheader:138  %tmp_7 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_3_3_18, i32 %b_copy_3_3_17, i32 %b_copy_3_3_16, i32 %b_copy_3_3_3, i2 %tmp)

ST_6: StgValue_145 (184)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:146  store i32 %b_copy_3_3_3, i32* %b_copy_3_3_1

ST_6: StgValue_146 (185)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:147  store i32 %b_copy_3_3_16, i32* %b_copy_3_3_12

ST_6: StgValue_147 (186)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:148  store i32 %b_copy_3_3_17, i32* %b_copy_3_3_8

ST_6: StgValue_148 (187)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:149  store i32 %b_copy_3_3_18, i32* %b_copy_3_3_11

ST_6: StgValue_149 (200)  [1/1] 0.00ns  loc: matrixmul.cpp:69
.preheader7.preheader:162  store i32 %a_row_3_1, i32* %a_row_3_2

ST_6: StgValue_150 (201)  [1/1] 0.00ns  loc: matrixmul.cpp:69
.preheader7.preheader:163  store i32 %a_row_2_1, i32* %a_row_2_2

ST_6: StgValue_151 (202)  [1/1] 0.00ns  loc: matrixmul.cpp:69
.preheader7.preheader:164  store i32 %a_row_1_1, i32* %a_row_1_2

ST_6: StgValue_152 (203)  [1/1] 0.00ns  loc: matrixmul.cpp:69
.preheader7.preheader:165  store i32 %a_row_0_1, i32* %a_row_0_2


 <State 7>: 6.70ns
ST_7: b_copy_0_3_11_load (42)  [1/1] 0.00ns
.preheader7.preheader:4  %b_copy_0_3_11_load = load i32* %b_copy_0_3_11

ST_7: b_copy_0_3_8_load (43)  [1/1] 0.00ns
.preheader7.preheader:5  %b_copy_0_3_8_load = load i32* %b_copy_0_3_8

ST_7: b_copy_0_3_12_load (44)  [1/1] 0.00ns
.preheader7.preheader:6  %b_copy_0_3_12_load = load i32* %b_copy_0_3_12

ST_7: b_copy_0_3_1_load (45)  [1/1] 0.00ns
.preheader7.preheader:7  %b_copy_0_3_1_load = load i32* %b_copy_0_3_1

ST_7: tmp_8_cast (97)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:59  %tmp_8_cast = zext i3 %j_mid2 to i5

ST_7: tmp_18 (100)  [1/1] 1.67ns  loc: matrixmul.cpp:64
.preheader7.preheader:62  %tmp_18 = add i5 -12, %tmp_8_cast

ST_7: tmp_19_cast (101)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:63  %tmp_19_cast = zext i5 %tmp_18 to i64

ST_7: a_0_addr_5 (102)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:64  %a_0_addr_5 = getelementptr [24 x i32]* %a_0, i64 0, i64 %tmp_19_cast

ST_7: b_copy_0_3_19 (110)  [1/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:72  %b_copy_0_3_19 = load i32* %a_0_addr_4, align 4

ST_7: b_copy_0_3 (113)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_0_3_4)
.preheader7.preheader:75  %b_copy_0_3 = select i1 %sel_tmp, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3_19

ST_7: b_copy_0_3_4 (115)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:77  %b_copy_0_3_4 = select i1 %sel_tmp2, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3

ST_7: b_copy_0_3_2 (117)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_0_3_3)
.preheader7.preheader:79  %b_copy_0_3_2 = select i1 %sel_tmp4, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3_4

ST_7: b_copy_0_3_5 (118)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_0_3_6)
.preheader7.preheader:80  %b_copy_0_3_5 = select i1 %sel_tmp, i32 %b_copy_0_3_19, i32 %b_copy_0_3_12_load

ST_7: b_copy_0_3_6 (119)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:81  %b_copy_0_3_6 = select i1 %sel_tmp2, i32 %b_copy_0_3_12_load, i32 %b_copy_0_3_5

ST_7: b_copy_0_3_7 (120)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_0_3_16)
.preheader7.preheader:82  %b_copy_0_3_7 = select i1 %sel_tmp4, i32 %b_copy_0_3_12_load, i32 %b_copy_0_3_6

ST_7: b_copy_0_3_9 (121)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_0_3_14)
.preheader7.preheader:83  %b_copy_0_3_9 = select i1 %sel_tmp2, i32 %b_copy_0_3_19, i32 %b_copy_0_3_8_load

ST_7: b_copy_0_3_14 (122)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:84  %b_copy_0_3_14 = select i1 %sel_tmp4, i32 %b_copy_0_3_8_load, i32 %b_copy_0_3_9

ST_7: b_copy_0_3_15 (123)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_0_3_18)
.preheader7.preheader:85  %b_copy_0_3_15 = select i1 %sel_tmp4, i32 %b_copy_0_3_19, i32 %b_copy_0_3_11_load

ST_7: b_copy_1_3_19 (124)  [2/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:86  %b_copy_1_3_19 = load i32* %a_0_addr_5, align 4

ST_7: b_copy_0_3_3 (166)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:128  %b_copy_0_3_3 = select i1 %tmp_mid2, i32 %b_copy_0_3_2, i32 %b_copy_0_3_1_load

ST_7: b_copy_0_3_16 (167)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:129  %b_copy_0_3_16 = select i1 %tmp_mid2, i32 %b_copy_0_3_7, i32 %b_copy_0_3_12_load

ST_7: b_copy_0_3_17 (168)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:130  %b_copy_0_3_17 = select i1 %tmp_mid2, i32 %b_copy_0_3_14, i32 %b_copy_0_3_8_load

ST_7: b_copy_0_3_18 (169)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:131  %b_copy_0_3_18 = select i1 %tmp_mid2, i32 %b_copy_0_3_15, i32 %b_copy_0_3_11_load

ST_7: tmp_3 (170)  [1/1] 1.57ns  loc: matrixmul.cpp:75
.preheader7.preheader:132  %tmp_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_0_3_18, i32 %b_copy_0_3_17, i32 %b_copy_0_3_16, i32 %b_copy_0_3_3, i2 %tmp)

ST_7: tmp_11_2 (175)  [5/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:137  %tmp_11_2 = mul nsw i32 %tmp_6, %a_row_2_1

ST_7: tmp_11_3 (177)  [6/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:139  %tmp_11_3 = mul nsw i32 %tmp_7, %a_row_3_1

ST_7: j_1 (183)  [1/1] 0.75ns  loc: matrixmul.cpp:64
.preheader7.preheader:145  %j_1 = add i3 1, %j_mid2

ST_7: StgValue_180 (196)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:158  store i32 %b_copy_0_3_3, i32* %b_copy_0_3_1

ST_7: StgValue_181 (197)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:159  store i32 %b_copy_0_3_16, i32* %b_copy_0_3_12

ST_7: StgValue_182 (198)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:160  store i32 %b_copy_0_3_17, i32* %b_copy_0_3_8

ST_7: StgValue_183 (199)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:161  store i32 %b_copy_0_3_18, i32* %b_copy_0_3_11


 <State 8>: 6.70ns
ST_8: b_copy_1_3_11_load (46)  [1/1] 0.00ns
.preheader7.preheader:8  %b_copy_1_3_11_load = load i32* %b_copy_1_3_11

ST_8: b_copy_1_3_8_load (47)  [1/1] 0.00ns
.preheader7.preheader:9  %b_copy_1_3_8_load = load i32* %b_copy_1_3_8

ST_8: b_copy_1_3_12_load (48)  [1/1] 0.00ns
.preheader7.preheader:10  %b_copy_1_3_12_load = load i32* %b_copy_1_3_12

ST_8: b_copy_1_3_1_load (49)  [1/1] 0.00ns
.preheader7.preheader:11  %b_copy_1_3_1_load = load i32* %b_copy_1_3_1

ST_8: b_copy_1_3_19 (124)  [1/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:86  %b_copy_1_3_19 = load i32* %a_0_addr_5, align 4

ST_8: b_copy_1_3 (125)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_1_3_4)
.preheader7.preheader:87  %b_copy_1_3 = select i1 %sel_tmp, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3_19

ST_8: b_copy_1_3_4 (126)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:88  %b_copy_1_3_4 = select i1 %sel_tmp2, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3

ST_8: b_copy_1_3_2 (127)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_1_3_3)
.preheader7.preheader:89  %b_copy_1_3_2 = select i1 %sel_tmp4, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3_4

ST_8: b_copy_1_3_5 (128)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_1_3_6)
.preheader7.preheader:90  %b_copy_1_3_5 = select i1 %sel_tmp, i32 %b_copy_1_3_19, i32 %b_copy_1_3_12_load

ST_8: b_copy_1_3_6 (129)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:91  %b_copy_1_3_6 = select i1 %sel_tmp2, i32 %b_copy_1_3_12_load, i32 %b_copy_1_3_5

ST_8: b_copy_1_3_7 (130)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_1_3_16)
.preheader7.preheader:92  %b_copy_1_3_7 = select i1 %sel_tmp4, i32 %b_copy_1_3_12_load, i32 %b_copy_1_3_6

ST_8: b_copy_1_3_9 (131)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_1_3_14)
.preheader7.preheader:93  %b_copy_1_3_9 = select i1 %sel_tmp2, i32 %b_copy_1_3_19, i32 %b_copy_1_3_8_load

ST_8: b_copy_1_3_14 (132)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:94  %b_copy_1_3_14 = select i1 %sel_tmp4, i32 %b_copy_1_3_8_load, i32 %b_copy_1_3_9

ST_8: b_copy_1_3_15 (133)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_1_3_18)
.preheader7.preheader:95  %b_copy_1_3_15 = select i1 %sel_tmp4, i32 %b_copy_1_3_19, i32 %b_copy_1_3_11_load

ST_8: b_copy_1_3_3 (162)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:124  %b_copy_1_3_3 = select i1 %tmp_mid2, i32 %b_copy_1_3_2, i32 %b_copy_1_3_1_load

ST_8: b_copy_1_3_16 (163)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:125  %b_copy_1_3_16 = select i1 %tmp_mid2, i32 %b_copy_1_3_7, i32 %b_copy_1_3_12_load

ST_8: b_copy_1_3_17 (164)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:126  %b_copy_1_3_17 = select i1 %tmp_mid2, i32 %b_copy_1_3_14, i32 %b_copy_1_3_8_load

ST_8: b_copy_1_3_18 (165)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:127  %b_copy_1_3_18 = select i1 %tmp_mid2, i32 %b_copy_1_3_15, i32 %b_copy_1_3_11_load

ST_8: tmp_s (171)  [6/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:133  %tmp_s = mul nsw i32 %tmp_3, %a_row_0_1

ST_8: tmp_4 (172)  [1/1] 1.57ns  loc: matrixmul.cpp:75
.preheader7.preheader:134  %tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_1_3_18, i32 %b_copy_1_3_17, i32 %b_copy_1_3_16, i32 %b_copy_1_3_3, i2 %tmp)

ST_8: tmp_11_2 (175)  [4/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:137  %tmp_11_2 = mul nsw i32 %tmp_6, %a_row_2_1

ST_8: tmp_11_3 (177)  [5/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:139  %tmp_11_3 = mul nsw i32 %tmp_7, %a_row_3_1

ST_8: StgValue_206 (192)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:154  store i32 %b_copy_1_3_3, i32* %b_copy_1_3_1

ST_8: StgValue_207 (193)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:155  store i32 %b_copy_1_3_16, i32* %b_copy_1_3_12

ST_8: StgValue_208 (194)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:156  store i32 %b_copy_1_3_17, i32* %b_copy_1_3_8

ST_8: StgValue_209 (195)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:157  store i32 %b_copy_1_3_18, i32* %b_copy_1_3_11


 <State 9>: 6.68ns
ST_9: newIndex1_mid2_v_v (79)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:41  %newIndex1_mid2_v_v = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %i2_mid2_v)

ST_9: newIndex1_mid2_v (80)  [8/8] 2.74ns  loc: matrixmul.cpp:64
.preheader7.preheader:42  %newIndex1_mid2_v = urem i4 %newIndex1_mid2_v_v, 6

ST_9: tmp_s (171)  [5/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:133  %tmp_s = mul nsw i32 %tmp_3, %a_row_0_1

ST_9: tmp_11_1 (173)  [6/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:135  %tmp_11_1 = mul nsw i32 %tmp_4, %a_row_1_1

ST_9: tmp_11_2 (175)  [3/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:137  %tmp_11_2 = mul nsw i32 %tmp_6, %a_row_2_1

ST_9: tmp_11_3 (177)  [4/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:139  %tmp_11_3 = mul nsw i32 %tmp_7, %a_row_3_1


 <State 10>: 6.68ns
ST_10: newIndex1_mid2_v (80)  [7/8] 2.74ns  loc: matrixmul.cpp:64
.preheader7.preheader:42  %newIndex1_mid2_v = urem i4 %newIndex1_mid2_v_v, 6

ST_10: tmp_s (171)  [4/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:133  %tmp_s = mul nsw i32 %tmp_3, %a_row_0_1

ST_10: tmp_11_1 (173)  [5/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:135  %tmp_11_1 = mul nsw i32 %tmp_4, %a_row_1_1

ST_10: tmp_11_2 (175)  [2/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:137  %tmp_11_2 = mul nsw i32 %tmp_6, %a_row_2_1

ST_10: tmp_11_3 (177)  [3/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:139  %tmp_11_3 = mul nsw i32 %tmp_7, %a_row_3_1


 <State 11>: 6.68ns
ST_11: newIndex1_mid2_v (80)  [6/8] 2.74ns  loc: matrixmul.cpp:64
.preheader7.preheader:42  %newIndex1_mid2_v = urem i4 %newIndex1_mid2_v_v, 6

ST_11: tmp_s (171)  [3/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:133  %tmp_s = mul nsw i32 %tmp_3, %a_row_0_1

ST_11: tmp_11_1 (173)  [4/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:135  %tmp_11_1 = mul nsw i32 %tmp_4, %a_row_1_1

ST_11: tmp_11_2 (175)  [1/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:137  %tmp_11_2 = mul nsw i32 %tmp_6, %a_row_2_1

ST_11: tmp_11_3 (177)  [2/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:139  %tmp_11_3 = mul nsw i32 %tmp_7, %a_row_3_1


 <State 12>: 6.68ns
ST_12: newIndex1_mid2_v (80)  [5/8] 2.74ns  loc: matrixmul.cpp:64
.preheader7.preheader:42  %newIndex1_mid2_v = urem i4 %newIndex1_mid2_v_v, 6

ST_12: tmp_s (171)  [2/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:133  %tmp_s = mul nsw i32 %tmp_3, %a_row_0_1

ST_12: tmp_11_1 (173)  [3/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:135  %tmp_11_1 = mul nsw i32 %tmp_4, %a_row_1_1

ST_12: tmp_11_3 (177)  [1/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:139  %tmp_11_3 = mul nsw i32 %tmp_7, %a_row_3_1


 <State 13>: 6.68ns
ST_13: newIndex1_mid2_v (80)  [4/8] 2.74ns  loc: matrixmul.cpp:64
.preheader7.preheader:42  %newIndex1_mid2_v = urem i4 %newIndex1_mid2_v_v, 6

ST_13: tmp_s (171)  [1/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:133  %tmp_s = mul nsw i32 %tmp_3, %a_row_0_1

ST_13: tmp_11_1 (173)  [2/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:135  %tmp_11_1 = mul nsw i32 %tmp_4, %a_row_1_1


 <State 14>: 6.68ns
ST_14: newIndex1_mid2_v (80)  [3/8] 2.74ns  loc: matrixmul.cpp:64
.preheader7.preheader:42  %newIndex1_mid2_v = urem i4 %newIndex1_mid2_v_v, 6

ST_14: tmp_11_1 (173)  [1/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:135  %tmp_11_1 = mul nsw i32 %tmp_4, %a_row_1_1


 <State 15>: 4.31ns
ST_15: newIndex1_mid2_v (80)  [2/8] 2.74ns  loc: matrixmul.cpp:64
.preheader7.preheader:42  %newIndex1_mid2_v = urem i4 %newIndex1_mid2_v_v, 6

ST_15: tmp8 (178)  [1/1] 2.39ns  loc: matrixmul.cpp:82
.preheader7.preheader:140  %tmp8 = add i32 %tmp_11_1, %tmp_s

ST_15: tmp9 (179)  [1/1] 1.92ns  loc: matrixmul.cpp:82
.preheader7.preheader:141  %tmp9 = add i32 %tmp_11_3, %tmp_11_2

ST_15: tmp_12_3 (180)  [1/1] 1.92ns  loc: matrixmul.cpp:82
.preheader7.preheader:142  %tmp_12_3 = add nsw i32 %tmp8, %tmp9


 <State 16>: 6.80ns
ST_16: StgValue_239 (59)  [1/1] 0.00ns
.preheader7.preheader:21  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L_col_str)

ST_16: empty (60)  [1/1] 0.00ns
.preheader7.preheader:22  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_16: newIndex1_mid2_v (80)  [1/8] 2.74ns  loc: matrixmul.cpp:64
.preheader7.preheader:42  %newIndex1_mid2_v = urem i4 %newIndex1_mid2_v_v, 6

ST_16: tmp_16 (81)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:43  %tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %newIndex1_mid2_v, i2 0)

ST_16: StgValue_243 (82)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:44  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

ST_16: tmp_2 (83)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:45  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5) nounwind

ST_16: StgValue_245 (84)  [1/1] 0.00ns  loc: matrixmul.cpp:65
.preheader7.preheader:46  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_16: tmp_8_cast6 (95)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:57  %tmp_8_cast6 = zext i3 %j_mid2 to i6

ST_16: tmp_20 (107)  [1/1] 1.67ns  loc: matrixmul.cpp:85
.preheader7.preheader:69  %tmp_20 = add i6 %tmp_16, %tmp_8_cast6

ST_16: tmp_21_cast (108)  [1/1] 0.00ns  loc: matrixmul.cpp:85
.preheader7.preheader:70  %tmp_21_cast = zext i6 %tmp_20 to i64

ST_16: a_1_addr_2 (109)  [1/1] 0.00ns  loc: matrixmul.cpp:85
.preheader7.preheader:71  %a_1_addr_2 = getelementptr [24 x i32]* %a_1, i64 0, i64 %tmp_21_cast

ST_16: StgValue_250 (181)  [1/1] 2.39ns  loc: matrixmul.cpp:85
.preheader7.preheader:143  store i32 %tmp_12_3, i32* %a_1_addr_2, align 4

ST_16: empty_3 (182)  [1/1] 0.00ns  loc: matrixmul.cpp:86
.preheader7.preheader:144  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_2) nounwind

ST_16: StgValue_252 (204)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:166  br label %.preheader7


 <State 17>: 0.00ns
ST_17: StgValue_253 (206)  [1/1] 0.00ns  loc: matrixmul.cpp:88
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_row_0_2           (alloca           ) [ 001111111111111110]
a_row_1_2           (alloca           ) [ 001111111111111110]
a_row_2_2           (alloca           ) [ 001111111111111110]
a_row_3_2           (alloca           ) [ 001111111111111110]
b_copy_0_3_11       (alloca           ) [ 001111111111111110]
b_copy_0_3_8        (alloca           ) [ 001111111111111110]
b_copy_0_3_12       (alloca           ) [ 001111111111111110]
b_copy_0_3_1        (alloca           ) [ 001111111111111110]
b_copy_1_3_11       (alloca           ) [ 001111111111111110]
b_copy_1_3_8        (alloca           ) [ 001111111111111110]
b_copy_1_3_12       (alloca           ) [ 001111111111111110]
b_copy_1_3_1        (alloca           ) [ 001111111111111110]
b_copy_2_3_11       (alloca           ) [ 001111111111111110]
b_copy_2_3_8        (alloca           ) [ 001111111111111110]
b_copy_2_3_12       (alloca           ) [ 001111111111111110]
b_copy_2_3_1        (alloca           ) [ 001111111111111110]
b_copy_3_3_11       (alloca           ) [ 001111111111111110]
b_copy_3_3_8        (alloca           ) [ 001111111111111110]
b_copy_3_3_12       (alloca           ) [ 001111111111111110]
b_copy_3_3_1        (alloca           ) [ 001111111111111110]
StgValue_38         (specbitsmap      ) [ 000000000000000000]
StgValue_39         (specbitsmap      ) [ 000000000000000000]
StgValue_40         (spectopmodule    ) [ 000000000000000000]
StgValue_41         (specinterface    ) [ 000000000000000000]
StgValue_42         (specinterface    ) [ 000000000000000000]
StgValue_43         (specmemcore      ) [ 000000000000000000]
StgValue_44         (br               ) [ 011111111111111110]
indvar_flatten      (phi              ) [ 001000000000000000]
i                   (phi              ) [ 001000000000000000]
j                   (phi              ) [ 001000000000000000]
exitcond_flatten    (icmp             ) [ 001111111111111110]
indvar_flatten_next (add              ) [ 011111111111111110]
StgValue_50         (br               ) [ 000000000000000000]
i_1                 (add              ) [ 000000000000000000]
exitcond            (icmp             ) [ 000000000000000000]
j_mid2              (select           ) [ 001111111111111110]
tmp_mid1            (icmp             ) [ 000000000000000000]
tmp1                (icmp             ) [ 000000000000000000]
tmp_mid2            (select           ) [ 001111111000000000]
i2_mid2_v           (select           ) [ 011111111111111110]
tmp_1               (bitconcatenate   ) [ 000111000000000000]
tmp_9               (zext             ) [ 000000000000000000]
a_0_addr            (getelementptr    ) [ 000100000000000000]
tmp_8               (zext             ) [ 000000000000000000]
a_1_addr            (getelementptr    ) [ 000100000000000000]
tmp                 (trunc            ) [ 001111111000000000]
tmp_10              (or               ) [ 000000000000000000]
tmp_11              (bitconcatenate   ) [ 000000000000000000]
a_0_addr_1          (getelementptr    ) [ 000010000000000000]
a_row_0             (load             ) [ 000011100000000000]
tmp_8_cast5         (zext             ) [ 000000000000000000]
tmp_19              (add              ) [ 000000000000000000]
tmp_20_cast         (zext             ) [ 000000000000000000]
a_1_addr_1          (getelementptr    ) [ 000010000000000000]
b_copy_2_3_19       (load             ) [ 000011000000000000]
tmp_12              (or               ) [ 000000000000000000]
tmp_13              (bitconcatenate   ) [ 000000000000000000]
a_0_addr_2          (getelementptr    ) [ 000001000000000000]
a_row_1             (load             ) [ 000001100000000000]
b_copy_3_3_19       (load             ) [ 000001100000000000]
b_copy_2_3_11_load  (load             ) [ 000000000000000000]
b_copy_2_3_8_load   (load             ) [ 000000000000000000]
b_copy_2_3_12_load  (load             ) [ 000000000000000000]
b_copy_2_3_1_load   (load             ) [ 000000000000000000]
tmp_14              (or               ) [ 000000000000000000]
tmp_15              (bitconcatenate   ) [ 000000000000000000]
a_0_addr_3          (getelementptr    ) [ 000000100000000000]
tmp_5               (icmp             ) [ 000000100000000000]
a_row_2             (load             ) [ 000000100000000000]
sel_tmp             (icmp             ) [ 001000111000000000]
sel_tmp2            (icmp             ) [ 001000111000000000]
sel_tmp4            (icmp             ) [ 001000111000000000]
b_copy_2_3          (select           ) [ 000000000000000000]
b_copy_2_3_4        (select           ) [ 000000000000000000]
b_copy_2_3_2        (select           ) [ 000000000000000000]
b_copy_2_3_5        (select           ) [ 000000000000000000]
b_copy_2_3_6        (select           ) [ 000000000000000000]
b_copy_2_3_7        (select           ) [ 000000000000000000]
b_copy_2_3_9        (select           ) [ 000000000000000000]
b_copy_2_3_14       (select           ) [ 000000000000000000]
b_copy_2_3_15       (select           ) [ 000000000000000000]
b_copy_2_3_3        (select           ) [ 000000000000000000]
b_copy_2_3_16       (select           ) [ 000000000000000000]
b_copy_2_3_17       (select           ) [ 000000000000000000]
b_copy_2_3_18       (select           ) [ 000000000000000000]
tmp_6               (mux              ) [ 001111111111000000]
StgValue_110        (store            ) [ 000000000000000000]
StgValue_111        (store            ) [ 000000000000000000]
StgValue_112        (store            ) [ 000000000000000000]
StgValue_113        (store            ) [ 000000000000000000]
a_row_0_2_load      (load             ) [ 000000000000000000]
a_row_1_2_load      (load             ) [ 000000000000000000]
a_row_2_2_load      (load             ) [ 000000000000000000]
a_row_3_2_load      (load             ) [ 000000000000000000]
b_copy_3_3_11_load  (load             ) [ 000000000000000000]
b_copy_3_3_8_load   (load             ) [ 000000000000000000]
b_copy_3_3_12_load  (load             ) [ 000000000000000000]
b_copy_3_3_1_load   (load             ) [ 000000000000000000]
a_row_3             (load             ) [ 000000000000000000]
a_row_3_1           (select           ) [ 001111111111100000]
a_row_2_1           (select           ) [ 001111011111000000]
a_row_1_1           (select           ) [ 001111111111111000]
a_row_0_1           (select           ) [ 001111111111110000]
tmp_17              (bitconcatenate   ) [ 000000000000000000]
a_0_addr_4          (getelementptr    ) [ 000000010000000000]
b_copy_3_3          (select           ) [ 000000000000000000]
b_copy_3_3_4        (select           ) [ 000000000000000000]
b_copy_3_3_2        (select           ) [ 000000000000000000]
b_copy_3_3_5        (select           ) [ 000000000000000000]
b_copy_3_3_6        (select           ) [ 000000000000000000]
b_copy_3_3_7        (select           ) [ 000000000000000000]
b_copy_3_3_9        (select           ) [ 000000000000000000]
b_copy_3_3_14       (select           ) [ 000000000000000000]
b_copy_3_3_15       (select           ) [ 000000000000000000]
b_copy_3_3_3        (select           ) [ 000000000000000000]
b_copy_3_3_16       (select           ) [ 000000000000000000]
b_copy_3_3_17       (select           ) [ 000000000000000000]
b_copy_3_3_18       (select           ) [ 000000000000000000]
tmp_7               (mux              ) [ 001111111111100000]
StgValue_145        (store            ) [ 000000000000000000]
StgValue_146        (store            ) [ 000000000000000000]
StgValue_147        (store            ) [ 000000000000000000]
StgValue_148        (store            ) [ 000000000000000000]
StgValue_149        (store            ) [ 000000000000000000]
StgValue_150        (store            ) [ 000000000000000000]
StgValue_151        (store            ) [ 000000000000000000]
StgValue_152        (store            ) [ 000000000000000000]
b_copy_0_3_11_load  (load             ) [ 000000000000000000]
b_copy_0_3_8_load   (load             ) [ 000000000000000000]
b_copy_0_3_12_load  (load             ) [ 000000000000000000]
b_copy_0_3_1_load   (load             ) [ 000000000000000000]
tmp_8_cast          (zext             ) [ 000000000000000000]
tmp_18              (add              ) [ 000000000000000000]
tmp_19_cast         (zext             ) [ 000000000000000000]
a_0_addr_5          (getelementptr    ) [ 001000001000000000]
b_copy_0_3_19       (load             ) [ 000000000000000000]
b_copy_0_3          (select           ) [ 000000000000000000]
b_copy_0_3_4        (select           ) [ 000000000000000000]
b_copy_0_3_2        (select           ) [ 000000000000000000]
b_copy_0_3_5        (select           ) [ 000000000000000000]
b_copy_0_3_6        (select           ) [ 000000000000000000]
b_copy_0_3_7        (select           ) [ 000000000000000000]
b_copy_0_3_9        (select           ) [ 000000000000000000]
b_copy_0_3_14       (select           ) [ 000000000000000000]
b_copy_0_3_15       (select           ) [ 000000000000000000]
b_copy_0_3_3        (select           ) [ 000000000000000000]
b_copy_0_3_16       (select           ) [ 000000000000000000]
b_copy_0_3_17       (select           ) [ 000000000000000000]
b_copy_0_3_18       (select           ) [ 000000000000000000]
tmp_3               (mux              ) [ 001111111111110000]
j_1                 (add              ) [ 011111111111111110]
StgValue_180        (store            ) [ 000000000000000000]
StgValue_181        (store            ) [ 000000000000000000]
StgValue_182        (store            ) [ 000000000000000000]
StgValue_183        (store            ) [ 000000000000000000]
b_copy_1_3_11_load  (load             ) [ 000000000000000000]
b_copy_1_3_8_load   (load             ) [ 000000000000000000]
b_copy_1_3_12_load  (load             ) [ 000000000000000000]
b_copy_1_3_1_load   (load             ) [ 000000000000000000]
b_copy_1_3_19       (load             ) [ 000000000000000000]
b_copy_1_3          (select           ) [ 000000000000000000]
b_copy_1_3_4        (select           ) [ 000000000000000000]
b_copy_1_3_2        (select           ) [ 000000000000000000]
b_copy_1_3_5        (select           ) [ 000000000000000000]
b_copy_1_3_6        (select           ) [ 000000000000000000]
b_copy_1_3_7        (select           ) [ 000000000000000000]
b_copy_1_3_9        (select           ) [ 000000000000000000]
b_copy_1_3_14       (select           ) [ 000000000000000000]
b_copy_1_3_15       (select           ) [ 000000000000000000]
b_copy_1_3_3        (select           ) [ 000000000000000000]
b_copy_1_3_16       (select           ) [ 000000000000000000]
b_copy_1_3_17       (select           ) [ 000000000000000000]
b_copy_1_3_18       (select           ) [ 000000000000000000]
tmp_4               (mux              ) [ 001111110111111000]
StgValue_206        (store            ) [ 000000000000000000]
StgValue_207        (store            ) [ 000000000000000000]
StgValue_208        (store            ) [ 000000000000000000]
StgValue_209        (store            ) [ 000000000000000000]
newIndex1_mid2_v_v  (bitconcatenate   ) [ 001111110011111110]
tmp_11_2            (mul              ) [ 001100110000111100]
tmp_11_3            (mul              ) [ 001100010000011100]
tmp_s               (mul              ) [ 001100000000001100]
tmp_11_1            (mul              ) [ 000100000000000100]
tmp8                (add              ) [ 000000000000000000]
tmp9                (add              ) [ 000000000000000000]
tmp_12_3            (add              ) [ 000010000000000010]
StgValue_239        (specloopname     ) [ 000000000000000000]
empty               (speclooptripcount) [ 000000000000000000]
newIndex1_mid2_v    (urem             ) [ 000000000000000000]
tmp_16              (bitconcatenate   ) [ 000000000000000000]
StgValue_243        (specloopname     ) [ 000000000000000000]
tmp_2               (specregionbegin  ) [ 000000000000000000]
StgValue_245        (specpipeline     ) [ 000000000000000000]
tmp_8_cast6         (zext             ) [ 000000000000000000]
tmp_20              (add              ) [ 000000000000000000]
tmp_21_cast         (zext             ) [ 000000000000000000]
a_1_addr_2          (getelementptr    ) [ 000000000000000000]
StgValue_250        (store            ) [ 000000000000000000]
empty_3             (specregionend    ) [ 000000000000000000]
StgValue_252        (br               ) [ 011111111111111110]
StgValue_253        (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_col_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="a_row_0_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_0_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="a_row_1_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_1_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="a_row_2_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_2_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a_row_3_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_3_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b_copy_0_3_11_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_3_11/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="b_copy_0_3_8_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_3_8/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="b_copy_0_3_12_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_3_12/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="b_copy_0_3_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_3_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="b_copy_1_3_11_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_3_11/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="b_copy_1_3_8_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_3_8/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="b_copy_1_3_12_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_3_12/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="b_copy_1_3_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_3_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="b_copy_2_3_11_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_3_11/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="b_copy_2_3_8_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_3_8/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="b_copy_2_3_12_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_3_12/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="b_copy_2_3_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_3_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="b_copy_3_3_11_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_3_3_11/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="b_copy_3_3_8_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_3_3_8/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="b_copy_3_3_12_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_3_3_12/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="b_copy_3_3_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_3_3_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="a_0_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_0/2 a_row_1/3 a_row_2/4 a_row_3/5 b_copy_0_3_19/6 b_copy_1_3_19/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="a_1_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="1"/>
<pin id="194" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="b_copy_2_3_19/2 b_copy_3_3_19/3 StgValue_250/16 "/>
</bind>
</comp>

<comp id="196" class="1004" name="a_0_addr_1_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="64" slack="0"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="a_1_addr_1_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="a_0_addr_2_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="64" slack="0"/>
<pin id="216" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_2/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="a_0_addr_3_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="64" slack="0"/>
<pin id="224" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_3/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="a_0_addr_4_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="64" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_4/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="a_0_addr_5_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_5/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="a_1_addr_2_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_2/16 "/>
</bind>
</comp>

<comp id="252" class="1005" name="indvar_flatten_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="indvar_flatten_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="1"/>
<pin id="265" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="3" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="j_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="1"/>
<pin id="276" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="j_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="3" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond_flatten_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="indvar_flatten_next_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="exitcond_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="j_mid2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="0" index="2" bw="3" slack="0"/>
<pin id="313" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_mid1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_mid2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="i2_mid2_v_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="0" index="2" bw="3" slack="0"/>
<pin id="341" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i2_mid2_v/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="3" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_9_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_8_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_10_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="1"/>
<pin id="369" dir="0" index="1" bw="5" slack="0"/>
<pin id="370" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_11_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="5" slack="0"/>
<pin id="376" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_8_cast5_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="1"/>
<pin id="383" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast5/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_19_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_20_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_12_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="2"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_13_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="b_copy_2_3_11_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="4"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_3_11_load/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="b_copy_2_3_8_load_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="4"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_3_8_load/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="b_copy_2_3_12_load_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="4"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_3_12_load/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="b_copy_2_3_1_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="4"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_3_1_load/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_14_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="3"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_15_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="5" slack="0"/>
<pin id="430" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_5_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="3"/>
<pin id="437" dir="0" index="1" bw="3" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sel_tmp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="3"/>
<pin id="442" dir="0" index="1" bw="2" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sel_tmp2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="3"/>
<pin id="447" dir="0" index="1" bw="2" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sel_tmp4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="3"/>
<pin id="452" dir="0" index="1" bw="2" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="b_copy_2_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="32" slack="2"/>
<pin id="459" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="b_copy_2_3_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_4/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="b_copy_2_3_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="32" slack="0"/>
<pin id="474" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_2/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="b_copy_2_3_5_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="2"/>
<pin id="481" dir="0" index="2" bw="32" slack="0"/>
<pin id="482" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_5/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="b_copy_2_3_6_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="32" slack="0"/>
<pin id="489" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_6/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="b_copy_2_3_7_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="0" index="2" bw="32" slack="0"/>
<pin id="497" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_7/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="b_copy_2_3_9_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="2"/>
<pin id="504" dir="0" index="2" bw="32" slack="0"/>
<pin id="505" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_9/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="b_copy_2_3_14_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="32" slack="0"/>
<pin id="512" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_14/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="b_copy_2_3_15_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="2"/>
<pin id="519" dir="0" index="2" bw="32" slack="0"/>
<pin id="520" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_15/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="b_copy_2_3_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="3"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_3/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="b_copy_2_3_16_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="3"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="0" index="2" bw="32" slack="0"/>
<pin id="534" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_16/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="b_copy_2_3_17_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="3"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_17/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="b_copy_2_3_18_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="3"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="32" slack="0"/>
<pin id="548" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_18/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_6_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="32" slack="0"/>
<pin id="554" dir="0" index="2" bw="32" slack="0"/>
<pin id="555" dir="0" index="3" bw="32" slack="0"/>
<pin id="556" dir="0" index="4" bw="32" slack="0"/>
<pin id="557" dir="0" index="5" bw="2" slack="3"/>
<pin id="558" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="StgValue_110_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="4"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="StgValue_111_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="4"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_111/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="StgValue_112_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="4"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_112/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="StgValue_113_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="4"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_113/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="a_row_0_2_load_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="5"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_0_2_load/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="a_row_1_2_load_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="5"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_1_2_load/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="a_row_2_2_load_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="5"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_2_2_load/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="a_row_3_2_load_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="5"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_3_2_load/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="b_copy_3_3_11_load_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="5"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_3_3_11_load/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="b_copy_3_3_8_load_load_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="5"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_3_3_8_load/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="b_copy_3_3_12_load_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="5"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_3_3_12_load/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="b_copy_3_3_1_load_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="5"/>
<pin id="607" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_3_3_1_load/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="a_row_3_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="32" slack="0"/>
<pin id="612" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_3_1/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="a_row_2_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="0" index="1" bw="32" slack="1"/>
<pin id="618" dir="0" index="2" bw="32" slack="0"/>
<pin id="619" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_2_1/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="a_row_1_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="0" index="1" bw="32" slack="2"/>
<pin id="624" dir="0" index="2" bw="32" slack="0"/>
<pin id="625" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_1_1/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="a_row_0_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="0" index="1" bw="32" slack="3"/>
<pin id="630" dir="0" index="2" bw="32" slack="0"/>
<pin id="631" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_0_1/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_17_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="0"/>
<pin id="635" dir="0" index="1" bw="3" slack="0"/>
<pin id="636" dir="0" index="2" bw="3" slack="4"/>
<pin id="637" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="b_copy_3_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="32" slack="2"/>
<pin id="645" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="b_copy_3_3_4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="0" index="2" bw="32" slack="0"/>
<pin id="651" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_4/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="b_copy_3_3_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="0" index="2" bw="32" slack="0"/>
<pin id="658" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_2/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="b_copy_3_3_5_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="0" index="1" bw="32" slack="2"/>
<pin id="664" dir="0" index="2" bw="32" slack="0"/>
<pin id="665" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_5/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="b_copy_3_3_6_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="32" slack="0"/>
<pin id="671" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_6/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="b_copy_3_3_7_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="0" index="2" bw="32" slack="0"/>
<pin id="678" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_7/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="b_copy_3_3_9_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="0" index="1" bw="32" slack="2"/>
<pin id="684" dir="0" index="2" bw="32" slack="0"/>
<pin id="685" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_9/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="b_copy_3_3_14_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="0" index="2" bw="32" slack="0"/>
<pin id="691" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_14/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="b_copy_3_3_15_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="0" index="1" bw="32" slack="2"/>
<pin id="697" dir="0" index="2" bw="32" slack="0"/>
<pin id="698" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_15/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="b_copy_3_3_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="4"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="0" index="2" bw="32" slack="0"/>
<pin id="704" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_3/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="b_copy_3_3_16_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="4"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="0" index="2" bw="32" slack="0"/>
<pin id="711" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_16/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="b_copy_3_3_17_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="4"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="0" index="2" bw="32" slack="0"/>
<pin id="718" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_17/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="b_copy_3_3_18_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="4"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="0" index="2" bw="32" slack="0"/>
<pin id="725" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_18/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_11_2/6 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_7_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="0" index="2" bw="32" slack="0"/>
<pin id="737" dir="0" index="3" bw="32" slack="0"/>
<pin id="738" dir="0" index="4" bw="32" slack="0"/>
<pin id="739" dir="0" index="5" bw="2" slack="4"/>
<pin id="740" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="StgValue_145_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="5"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_145/6 "/>
</bind>
</comp>

<comp id="751" class="1004" name="StgValue_146_store_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="5"/>
<pin id="754" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_146/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="StgValue_147_store_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="5"/>
<pin id="759" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_147/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="StgValue_148_store_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="5"/>
<pin id="764" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="StgValue_149_store_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="5"/>
<pin id="769" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_149/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="StgValue_150_store_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="5"/>
<pin id="774" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_150/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="StgValue_151_store_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="5"/>
<pin id="779" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_151/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="StgValue_152_store_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="5"/>
<pin id="784" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_152/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="b_copy_0_3_11_load_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="6"/>
<pin id="788" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_11_load/7 "/>
</bind>
</comp>

<comp id="789" class="1004" name="b_copy_0_3_8_load_load_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="6"/>
<pin id="791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_8_load/7 "/>
</bind>
</comp>

<comp id="792" class="1004" name="b_copy_0_3_12_load_load_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="6"/>
<pin id="794" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_12_load/7 "/>
</bind>
</comp>

<comp id="795" class="1004" name="b_copy_0_3_1_load_load_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="6"/>
<pin id="797" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_1_load/7 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_8_cast_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="3" slack="5"/>
<pin id="800" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/7 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_18_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="0"/>
<pin id="803" dir="0" index="1" bw="3" slack="0"/>
<pin id="804" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_19_cast_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="5" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/7 "/>
</bind>
</comp>

<comp id="812" class="1004" name="b_copy_0_3_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="2"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="0" index="2" bw="32" slack="0"/>
<pin id="816" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3/7 "/>
</bind>
</comp>

<comp id="819" class="1004" name="b_copy_0_3_4_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="2"/>
<pin id="821" dir="0" index="1" bw="32" slack="0"/>
<pin id="822" dir="0" index="2" bw="32" slack="0"/>
<pin id="823" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_4/7 "/>
</bind>
</comp>

<comp id="826" class="1004" name="b_copy_0_3_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="2"/>
<pin id="828" dir="0" index="1" bw="32" slack="0"/>
<pin id="829" dir="0" index="2" bw="32" slack="0"/>
<pin id="830" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_2/7 "/>
</bind>
</comp>

<comp id="833" class="1004" name="b_copy_0_3_5_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="2"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="0" index="2" bw="32" slack="0"/>
<pin id="837" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_5/7 "/>
</bind>
</comp>

<comp id="840" class="1004" name="b_copy_0_3_6_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="2"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="0" index="2" bw="32" slack="0"/>
<pin id="844" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_6/7 "/>
</bind>
</comp>

<comp id="847" class="1004" name="b_copy_0_3_7_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="2"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="0" index="2" bw="32" slack="0"/>
<pin id="851" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_7/7 "/>
</bind>
</comp>

<comp id="854" class="1004" name="b_copy_0_3_9_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="2"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="0" index="2" bw="32" slack="0"/>
<pin id="858" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_9/7 "/>
</bind>
</comp>

<comp id="861" class="1004" name="b_copy_0_3_14_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="2"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="0" index="2" bw="32" slack="0"/>
<pin id="865" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_14/7 "/>
</bind>
</comp>

<comp id="868" class="1004" name="b_copy_0_3_15_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="2"/>
<pin id="870" dir="0" index="1" bw="32" slack="0"/>
<pin id="871" dir="0" index="2" bw="32" slack="0"/>
<pin id="872" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_15/7 "/>
</bind>
</comp>

<comp id="875" class="1004" name="b_copy_0_3_3_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="5"/>
<pin id="877" dir="0" index="1" bw="32" slack="0"/>
<pin id="878" dir="0" index="2" bw="32" slack="0"/>
<pin id="879" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_3/7 "/>
</bind>
</comp>

<comp id="882" class="1004" name="b_copy_0_3_16_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="5"/>
<pin id="884" dir="0" index="1" bw="32" slack="0"/>
<pin id="885" dir="0" index="2" bw="32" slack="0"/>
<pin id="886" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_16/7 "/>
</bind>
</comp>

<comp id="889" class="1004" name="b_copy_0_3_17_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="5"/>
<pin id="891" dir="0" index="1" bw="32" slack="0"/>
<pin id="892" dir="0" index="2" bw="32" slack="0"/>
<pin id="893" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_17/7 "/>
</bind>
</comp>

<comp id="896" class="1004" name="b_copy_0_3_18_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="5"/>
<pin id="898" dir="0" index="1" bw="32" slack="0"/>
<pin id="899" dir="0" index="2" bw="32" slack="0"/>
<pin id="900" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_18/7 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_3_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="0" index="1" bw="32" slack="0"/>
<pin id="906" dir="0" index="2" bw="32" slack="0"/>
<pin id="907" dir="0" index="3" bw="32" slack="0"/>
<pin id="908" dir="0" index="4" bw="32" slack="0"/>
<pin id="909" dir="0" index="5" bw="2" slack="5"/>
<pin id="910" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="916" class="1004" name="grp_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="0" index="1" bw="32" slack="1"/>
<pin id="919" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_11_3/7 "/>
</bind>
</comp>

<comp id="920" class="1004" name="j_1_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="3" slack="5"/>
<pin id="923" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/7 "/>
</bind>
</comp>

<comp id="925" class="1004" name="StgValue_180_store_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="6"/>
<pin id="928" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_180/7 "/>
</bind>
</comp>

<comp id="930" class="1004" name="StgValue_181_store_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="6"/>
<pin id="933" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_181/7 "/>
</bind>
</comp>

<comp id="935" class="1004" name="StgValue_182_store_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="0"/>
<pin id="937" dir="0" index="1" bw="32" slack="6"/>
<pin id="938" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_182/7 "/>
</bind>
</comp>

<comp id="940" class="1004" name="StgValue_183_store_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="0"/>
<pin id="942" dir="0" index="1" bw="32" slack="6"/>
<pin id="943" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_183/7 "/>
</bind>
</comp>

<comp id="945" class="1004" name="b_copy_1_3_11_load_load_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="7"/>
<pin id="947" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_3_11_load/8 "/>
</bind>
</comp>

<comp id="948" class="1004" name="b_copy_1_3_8_load_load_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="7"/>
<pin id="950" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_3_8_load/8 "/>
</bind>
</comp>

<comp id="951" class="1004" name="b_copy_1_3_12_load_load_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="7"/>
<pin id="953" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_3_12_load/8 "/>
</bind>
</comp>

<comp id="954" class="1004" name="b_copy_1_3_1_load_load_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="7"/>
<pin id="956" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_3_1_load/8 "/>
</bind>
</comp>

<comp id="957" class="1004" name="b_copy_1_3_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="3"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="0" index="2" bw="32" slack="0"/>
<pin id="961" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3/8 "/>
</bind>
</comp>

<comp id="964" class="1004" name="b_copy_1_3_4_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="3"/>
<pin id="966" dir="0" index="1" bw="32" slack="0"/>
<pin id="967" dir="0" index="2" bw="32" slack="0"/>
<pin id="968" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_4/8 "/>
</bind>
</comp>

<comp id="971" class="1004" name="b_copy_1_3_2_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="3"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="0" index="2" bw="32" slack="0"/>
<pin id="975" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_2/8 "/>
</bind>
</comp>

<comp id="978" class="1004" name="b_copy_1_3_5_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="3"/>
<pin id="980" dir="0" index="1" bw="32" slack="0"/>
<pin id="981" dir="0" index="2" bw="32" slack="0"/>
<pin id="982" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_5/8 "/>
</bind>
</comp>

<comp id="985" class="1004" name="b_copy_1_3_6_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="3"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="0" index="2" bw="32" slack="0"/>
<pin id="989" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_6/8 "/>
</bind>
</comp>

<comp id="992" class="1004" name="b_copy_1_3_7_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="3"/>
<pin id="994" dir="0" index="1" bw="32" slack="0"/>
<pin id="995" dir="0" index="2" bw="32" slack="0"/>
<pin id="996" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_7/8 "/>
</bind>
</comp>

<comp id="999" class="1004" name="b_copy_1_3_9_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="3"/>
<pin id="1001" dir="0" index="1" bw="32" slack="0"/>
<pin id="1002" dir="0" index="2" bw="32" slack="0"/>
<pin id="1003" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_9/8 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="b_copy_1_3_14_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="3"/>
<pin id="1008" dir="0" index="1" bw="32" slack="0"/>
<pin id="1009" dir="0" index="2" bw="32" slack="0"/>
<pin id="1010" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_14/8 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="b_copy_1_3_15_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="3"/>
<pin id="1015" dir="0" index="1" bw="32" slack="0"/>
<pin id="1016" dir="0" index="2" bw="32" slack="0"/>
<pin id="1017" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_15/8 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="b_copy_1_3_3_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="6"/>
<pin id="1022" dir="0" index="1" bw="32" slack="0"/>
<pin id="1023" dir="0" index="2" bw="32" slack="0"/>
<pin id="1024" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_3/8 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="b_copy_1_3_16_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="6"/>
<pin id="1029" dir="0" index="1" bw="32" slack="0"/>
<pin id="1030" dir="0" index="2" bw="32" slack="0"/>
<pin id="1031" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_16/8 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="b_copy_1_3_17_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="6"/>
<pin id="1036" dir="0" index="1" bw="32" slack="0"/>
<pin id="1037" dir="0" index="2" bw="32" slack="0"/>
<pin id="1038" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_17/8 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="b_copy_1_3_18_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="6"/>
<pin id="1043" dir="0" index="1" bw="32" slack="0"/>
<pin id="1044" dir="0" index="2" bw="32" slack="0"/>
<pin id="1045" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_18/8 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="grp_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="0" index="1" bw="32" slack="2"/>
<pin id="1051" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_4_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="0" index="1" bw="32" slack="0"/>
<pin id="1055" dir="0" index="2" bw="32" slack="0"/>
<pin id="1056" dir="0" index="3" bw="32" slack="0"/>
<pin id="1057" dir="0" index="4" bw="32" slack="0"/>
<pin id="1058" dir="0" index="5" bw="2" slack="6"/>
<pin id="1059" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="StgValue_206_store_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="0"/>
<pin id="1067" dir="0" index="1" bw="32" slack="7"/>
<pin id="1068" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/8 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="StgValue_207_store_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="0"/>
<pin id="1072" dir="0" index="1" bw="32" slack="7"/>
<pin id="1073" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_207/8 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="StgValue_208_store_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="0"/>
<pin id="1077" dir="0" index="1" bw="32" slack="7"/>
<pin id="1078" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_208/8 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="StgValue_209_store_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="0" index="1" bw="32" slack="7"/>
<pin id="1083" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_209/8 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="newIndex1_mid2_v_v_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="4" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="0" index="2" bw="3" slack="7"/>
<pin id="1089" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="newIndex1_mid2_v_v/9 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="grp_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="4" slack="0"/>
<pin id="1094" dir="0" index="1" bw="4" slack="0"/>
<pin id="1095" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="newIndex1_mid2_v/9 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="grp_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="1"/>
<pin id="1100" dir="0" index="1" bw="32" slack="3"/>
<pin id="1101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_11_1/9 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="tmp8_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="1"/>
<pin id="1104" dir="0" index="1" bw="32" slack="2"/>
<pin id="1105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/15 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp9_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="3"/>
<pin id="1108" dir="0" index="1" bw="32" slack="4"/>
<pin id="1109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/15 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_12_3_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="0"/>
<pin id="1112" dir="0" index="1" bw="32" slack="0"/>
<pin id="1113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12_3/15 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_16_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="6" slack="0"/>
<pin id="1118" dir="0" index="1" bw="4" slack="0"/>
<pin id="1119" dir="0" index="2" bw="1" slack="0"/>
<pin id="1120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/16 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_8_cast6_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="3" slack="14"/>
<pin id="1126" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast6/16 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_20_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="6" slack="0"/>
<pin id="1129" dir="0" index="1" bw="3" slack="0"/>
<pin id="1130" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/16 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="tmp_21_cast_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="6" slack="0"/>
<pin id="1135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/16 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="a_row_0_2_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="5"/>
<pin id="1140" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="a_row_0_2 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="a_row_1_2_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="5"/>
<pin id="1146" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="a_row_1_2 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="a_row_2_2_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="5"/>
<pin id="1152" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="a_row_2_2 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="a_row_3_2_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="5"/>
<pin id="1158" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="a_row_3_2 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="b_copy_0_3_11_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="6"/>
<pin id="1164" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="b_copy_0_3_11 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="b_copy_0_3_8_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="6"/>
<pin id="1170" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="b_copy_0_3_8 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="b_copy_0_3_12_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="6"/>
<pin id="1176" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="b_copy_0_3_12 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="b_copy_0_3_1_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="6"/>
<pin id="1182" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="b_copy_0_3_1 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="b_copy_1_3_11_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="7"/>
<pin id="1188" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="b_copy_1_3_11 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="b_copy_1_3_8_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="7"/>
<pin id="1194" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="b_copy_1_3_8 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="b_copy_1_3_12_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="7"/>
<pin id="1200" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="b_copy_1_3_12 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="b_copy_1_3_1_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="7"/>
<pin id="1206" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="b_copy_1_3_1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="b_copy_2_3_11_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="4"/>
<pin id="1212" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_copy_2_3_11 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="b_copy_2_3_8_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="4"/>
<pin id="1218" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_copy_2_3_8 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="b_copy_2_3_12_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="4"/>
<pin id="1224" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_copy_2_3_12 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="b_copy_2_3_1_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="4"/>
<pin id="1230" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_copy_2_3_1 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="b_copy_3_3_11_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="5"/>
<pin id="1236" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_copy_3_3_11 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="b_copy_3_3_8_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="5"/>
<pin id="1242" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_copy_3_3_8 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="b_copy_3_3_12_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="5"/>
<pin id="1248" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_copy_3_3_12 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="b_copy_3_3_1_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="5"/>
<pin id="1254" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_copy_3_3_1 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="exitcond_flatten_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="1"/>
<pin id="1260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1262" class="1005" name="indvar_flatten_next_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="5" slack="0"/>
<pin id="1264" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1267" class="1005" name="j_mid2_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="3" slack="1"/>
<pin id="1269" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="tmp_mid2_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="3"/>
<pin id="1279" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="i2_mid2_v_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="3" slack="0"/>
<pin id="1299" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i2_mid2_v "/>
</bind>
</comp>

<comp id="1303" class="1005" name="tmp_1_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="5" slack="1"/>
<pin id="1305" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="a_0_addr_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="5" slack="1"/>
<pin id="1312" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="1315" class="1005" name="a_1_addr_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="5" slack="1"/>
<pin id="1317" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="1320" class="1005" name="tmp_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="2" slack="3"/>
<pin id="1322" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1331" class="1005" name="a_0_addr_1_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="5" slack="1"/>
<pin id="1333" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_1 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="a_row_0_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="3"/>
<pin id="1338" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_row_0 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="a_1_addr_1_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="5" slack="1"/>
<pin id="1343" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_1 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="b_copy_2_3_19_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="2"/>
<pin id="1348" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_3_19 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="a_0_addr_2_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="5" slack="1"/>
<pin id="1356" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_2 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="a_row_1_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="2"/>
<pin id="1361" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_row_1 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="b_copy_3_3_19_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="2"/>
<pin id="1366" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_3_3_19 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="a_0_addr_3_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="5" slack="1"/>
<pin id="1374" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_3 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="tmp_5_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="1"/>
<pin id="1379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="a_row_2_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="1"/>
<pin id="1387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_2 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="sel_tmp_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="1"/>
<pin id="1392" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="1400" class="1005" name="sel_tmp2_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="1"/>
<pin id="1402" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="sel_tmp4_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="1"/>
<pin id="1415" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="tmp_6_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="32" slack="1"/>
<pin id="1431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="a_row_3_1_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="1"/>
<pin id="1436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_3_1 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="a_row_2_1_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="1"/>
<pin id="1441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_2_1 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="a_row_1_1_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="3"/>
<pin id="1446" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_row_1_1 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="a_row_0_1_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="2"/>
<pin id="1451" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_row_0_1 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="a_0_addr_4_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="5" slack="1"/>
<pin id="1456" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_4 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="tmp_7_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="32" slack="1"/>
<pin id="1461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="a_0_addr_5_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="5" slack="1"/>
<pin id="1466" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_5 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="tmp_3_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="1"/>
<pin id="1471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="j_1_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="3" slack="1"/>
<pin id="1476" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="tmp_4_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="32" slack="1"/>
<pin id="1481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="newIndex1_mid2_v_v_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="4" slack="1"/>
<pin id="1486" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="newIndex1_mid2_v_v "/>
</bind>
</comp>

<comp id="1489" class="1005" name="tmp_11_2_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="4"/>
<pin id="1491" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_11_2 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="tmp_11_3_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="32" slack="3"/>
<pin id="1496" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_11_3 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="tmp_s_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="32" slack="2"/>
<pin id="1501" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1504" class="1005" name="tmp_11_1_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="32" slack="1"/>
<pin id="1506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_1 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="tmp_12_3_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="32" slack="1"/>
<pin id="1511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="249"><net_src comp="2" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="256" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="256" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="267" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="278" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="278" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="297" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="267" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="30" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="303" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="317" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="323" pin="2"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="303" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="297" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="267" pin="4"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="337" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="361"><net_src comp="309" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="366"><net_src comp="309" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="34" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="367" pin="2"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="372" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="399"><net_src comp="52" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="46" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="48" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="395" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="400" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="46" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="48" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="421" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="434"><net_src comp="426" pin="3"/><net_sink comp="220" pin=2"/></net>

<net id="439"><net_src comp="30" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="56" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="58" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="42" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="440" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="418" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="445" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="418" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="455" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="475"><net_src comp="450" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="418" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="462" pin="3"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="440" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="415" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="445" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="415" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="478" pin="3"/><net_sink comp="485" pin=2"/></net>

<net id="498"><net_src comp="450" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="415" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="485" pin="3"/><net_sink comp="493" pin=2"/></net>

<net id="506"><net_src comp="445" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="412" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="450" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="412" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="501" pin="3"/><net_sink comp="508" pin=2"/></net>

<net id="521"><net_src comp="450" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="409" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="470" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="418" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="493" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="536"><net_src comp="415" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="508" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="412" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="516" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="409" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="559"><net_src comp="60" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="544" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="537" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="530" pin="3"/><net_sink comp="551" pin=3"/></net>

<net id="563"><net_src comp="523" pin="3"/><net_sink comp="551" pin=4"/></net>

<net id="568"><net_src comp="523" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="530" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="537" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="544" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="613"><net_src comp="179" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="614"><net_src comp="593" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="590" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="587" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="584" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="638"><net_src comp="62" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="64" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="633" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="646"><net_src comp="605" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="605" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="653"><net_src comp="641" pin="3"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="605" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="660"><net_src comp="647" pin="3"/><net_sink comp="654" pin=2"/></net>

<net id="666"><net_src comp="602" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="672"><net_src comp="602" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="673"><net_src comp="661" pin="3"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="602" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="680"><net_src comp="667" pin="3"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="599" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="692"><net_src comp="599" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="693"><net_src comp="681" pin="3"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="596" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="705"><net_src comp="654" pin="3"/><net_sink comp="700" pin=1"/></net>

<net id="706"><net_src comp="605" pin="1"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="674" pin="3"/><net_sink comp="707" pin=1"/></net>

<net id="713"><net_src comp="602" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="719"><net_src comp="687" pin="3"/><net_sink comp="714" pin=1"/></net>

<net id="720"><net_src comp="599" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="694" pin="3"/><net_sink comp="721" pin=1"/></net>

<net id="727"><net_src comp="596" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="732"><net_src comp="615" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="741"><net_src comp="60" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="742"><net_src comp="721" pin="3"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="714" pin="3"/><net_sink comp="733" pin=2"/></net>

<net id="744"><net_src comp="707" pin="3"/><net_sink comp="733" pin=3"/></net>

<net id="745"><net_src comp="700" pin="3"/><net_sink comp="733" pin=4"/></net>

<net id="750"><net_src comp="700" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="755"><net_src comp="707" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="760"><net_src comp="714" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="765"><net_src comp="721" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="770"><net_src comp="608" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="775"><net_src comp="615" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="621" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="785"><net_src comp="627" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="805"><net_src comp="66" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="817"><net_src comp="795" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="818"><net_src comp="179" pin="2"/><net_sink comp="812" pin=2"/></net>

<net id="824"><net_src comp="795" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="825"><net_src comp="812" pin="3"/><net_sink comp="819" pin=2"/></net>

<net id="831"><net_src comp="795" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="832"><net_src comp="819" pin="3"/><net_sink comp="826" pin=2"/></net>

<net id="838"><net_src comp="179" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="839"><net_src comp="792" pin="1"/><net_sink comp="833" pin=2"/></net>

<net id="845"><net_src comp="792" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="846"><net_src comp="833" pin="3"/><net_sink comp="840" pin=2"/></net>

<net id="852"><net_src comp="792" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="853"><net_src comp="840" pin="3"/><net_sink comp="847" pin=2"/></net>

<net id="859"><net_src comp="179" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="860"><net_src comp="789" pin="1"/><net_sink comp="854" pin=2"/></net>

<net id="866"><net_src comp="789" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="867"><net_src comp="854" pin="3"/><net_sink comp="861" pin=2"/></net>

<net id="873"><net_src comp="179" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="874"><net_src comp="786" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="880"><net_src comp="826" pin="3"/><net_sink comp="875" pin=1"/></net>

<net id="881"><net_src comp="795" pin="1"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="847" pin="3"/><net_sink comp="882" pin=1"/></net>

<net id="888"><net_src comp="792" pin="1"/><net_sink comp="882" pin=2"/></net>

<net id="894"><net_src comp="861" pin="3"/><net_sink comp="889" pin=1"/></net>

<net id="895"><net_src comp="789" pin="1"/><net_sink comp="889" pin=2"/></net>

<net id="901"><net_src comp="868" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="902"><net_src comp="786" pin="1"/><net_sink comp="896" pin=2"/></net>

<net id="911"><net_src comp="60" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="896" pin="3"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="889" pin="3"/><net_sink comp="903" pin=2"/></net>

<net id="914"><net_src comp="882" pin="3"/><net_sink comp="903" pin=3"/></net>

<net id="915"><net_src comp="875" pin="3"/><net_sink comp="903" pin=4"/></net>

<net id="924"><net_src comp="36" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="929"><net_src comp="875" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="934"><net_src comp="882" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="939"><net_src comp="889" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="944"><net_src comp="896" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="962"><net_src comp="954" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="963"><net_src comp="179" pin="2"/><net_sink comp="957" pin=2"/></net>

<net id="969"><net_src comp="954" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="970"><net_src comp="957" pin="3"/><net_sink comp="964" pin=2"/></net>

<net id="976"><net_src comp="954" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="977"><net_src comp="964" pin="3"/><net_sink comp="971" pin=2"/></net>

<net id="983"><net_src comp="179" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="984"><net_src comp="951" pin="1"/><net_sink comp="978" pin=2"/></net>

<net id="990"><net_src comp="951" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="991"><net_src comp="978" pin="3"/><net_sink comp="985" pin=2"/></net>

<net id="997"><net_src comp="951" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="998"><net_src comp="985" pin="3"/><net_sink comp="992" pin=2"/></net>

<net id="1004"><net_src comp="179" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1005"><net_src comp="948" pin="1"/><net_sink comp="999" pin=2"/></net>

<net id="1011"><net_src comp="948" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1012"><net_src comp="999" pin="3"/><net_sink comp="1006" pin=2"/></net>

<net id="1018"><net_src comp="179" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1019"><net_src comp="945" pin="1"/><net_sink comp="1013" pin=2"/></net>

<net id="1025"><net_src comp="971" pin="3"/><net_sink comp="1020" pin=1"/></net>

<net id="1026"><net_src comp="954" pin="1"/><net_sink comp="1020" pin=2"/></net>

<net id="1032"><net_src comp="992" pin="3"/><net_sink comp="1027" pin=1"/></net>

<net id="1033"><net_src comp="951" pin="1"/><net_sink comp="1027" pin=2"/></net>

<net id="1039"><net_src comp="1006" pin="3"/><net_sink comp="1034" pin=1"/></net>

<net id="1040"><net_src comp="948" pin="1"/><net_sink comp="1034" pin=2"/></net>

<net id="1046"><net_src comp="1013" pin="3"/><net_sink comp="1041" pin=1"/></net>

<net id="1047"><net_src comp="945" pin="1"/><net_sink comp="1041" pin=2"/></net>

<net id="1060"><net_src comp="60" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1061"><net_src comp="1041" pin="3"/><net_sink comp="1052" pin=1"/></net>

<net id="1062"><net_src comp="1034" pin="3"/><net_sink comp="1052" pin=2"/></net>

<net id="1063"><net_src comp="1027" pin="3"/><net_sink comp="1052" pin=3"/></net>

<net id="1064"><net_src comp="1020" pin="3"/><net_sink comp="1052" pin=4"/></net>

<net id="1069"><net_src comp="1020" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1074"><net_src comp="1027" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1079"><net_src comp="1034" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1084"><net_src comp="1041" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1090"><net_src comp="68" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="70" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1096"><net_src comp="1085" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="72" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1114"><net_src comp="1102" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1106" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1121"><net_src comp="82" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1122"><net_src comp="1092" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1123"><net_src comp="42" pin="0"/><net_sink comp="1116" pin=2"/></net>

<net id="1131"><net_src comp="1116" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1124" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1136"><net_src comp="1127" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1141"><net_src comp="92" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1147"><net_src comp="96" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1153"><net_src comp="100" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="1159"><net_src comp="104" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1165"><net_src comp="108" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1171"><net_src comp="112" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1177"><net_src comp="116" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1183"><net_src comp="120" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1189"><net_src comp="124" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1195"><net_src comp="128" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1201"><net_src comp="132" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1207"><net_src comp="136" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1213"><net_src comp="140" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1219"><net_src comp="144" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1225"><net_src comp="148" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1231"><net_src comp="152" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1237"><net_src comp="156" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1243"><net_src comp="160" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1249"><net_src comp="164" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1255"><net_src comp="168" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1261"><net_src comp="285" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="291" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1270"><net_src comp="309" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1273"><net_src comp="1267" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="1274"><net_src comp="1267" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1275"><net_src comp="1267" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1276"><net_src comp="1267" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1280"><net_src comp="329" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1283"><net_src comp="1277" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1284"><net_src comp="1277" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1285"><net_src comp="1277" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1286"><net_src comp="1277" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1287"><net_src comp="1277" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1288"><net_src comp="1277" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1289"><net_src comp="1277" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1290"><net_src comp="1277" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1291"><net_src comp="1277" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1292"><net_src comp="1277" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1293"><net_src comp="1277" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1294"><net_src comp="1277" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1295"><net_src comp="1277" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1296"><net_src comp="1277" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1300"><net_src comp="337" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="1085" pin=2"/></net>

<net id="1306"><net_src comp="345" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1308"><net_src comp="1303" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1309"><net_src comp="1303" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1313"><net_src comp="172" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1318"><net_src comp="184" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1323"><net_src comp="363" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1326"><net_src comp="1320" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1327"><net_src comp="1320" pin="1"/><net_sink comp="551" pin=5"/></net>

<net id="1328"><net_src comp="1320" pin="1"/><net_sink comp="733" pin=5"/></net>

<net id="1329"><net_src comp="1320" pin="1"/><net_sink comp="903" pin=5"/></net>

<net id="1330"><net_src comp="1320" pin="1"/><net_sink comp="1052" pin=5"/></net>

<net id="1334"><net_src comp="196" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1339"><net_src comp="179" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1344"><net_src comp="204" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1349"><net_src comp="191" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="1352"><net_src comp="1346" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1353"><net_src comp="1346" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1357"><net_src comp="212" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1362"><net_src comp="179" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1367"><net_src comp="191" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1370"><net_src comp="1364" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1371"><net_src comp="1364" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1375"><net_src comp="220" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1380"><net_src comp="435" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1383"><net_src comp="1377" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1384"><net_src comp="1377" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1388"><net_src comp="179" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1393"><net_src comp="440" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1395"><net_src comp="1390" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1396"><net_src comp="1390" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1397"><net_src comp="1390" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1398"><net_src comp="1390" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1399"><net_src comp="1390" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1403"><net_src comp="445" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1405"><net_src comp="1400" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1406"><net_src comp="1400" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1407"><net_src comp="1400" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1408"><net_src comp="1400" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1409"><net_src comp="1400" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1410"><net_src comp="1400" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1411"><net_src comp="1400" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1412"><net_src comp="1400" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1416"><net_src comp="450" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1419"><net_src comp="1413" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1420"><net_src comp="1413" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1421"><net_src comp="1413" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1422"><net_src comp="1413" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1423"><net_src comp="1413" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1424"><net_src comp="1413" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1425"><net_src comp="1413" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1426"><net_src comp="1413" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1427"><net_src comp="1413" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1428"><net_src comp="1413" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1432"><net_src comp="551" pin="6"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1437"><net_src comp="608" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1442"><net_src comp="615" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1447"><net_src comp="621" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1452"><net_src comp="627" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1457"><net_src comp="228" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1462"><net_src comp="733" pin="6"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1467"><net_src comp="236" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1472"><net_src comp="903" pin="6"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1477"><net_src comp="920" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1482"><net_src comp="1052" pin="6"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1487"><net_src comp="1085" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1492"><net_src comp="728" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1497"><net_src comp="916" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1502"><net_src comp="1048" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1507"><net_src comp="1098" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1512"><net_src comp="1110" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="191" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_1 | {16 }
 - Input state : 
	Port: matrixmul : a_0 | {2 3 4 5 6 7 8 }
	Port: matrixmul : a_1 | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_50 : 2
		i_1 : 1
		exitcond : 1
		j_mid2 : 2
		tmp_mid1 : 2
		tmp1 : 1
		tmp_mid2 : 3
		i2_mid2_v : 2
		tmp_1 : 3
		tmp_9 : 4
		a_0_addr : 5
		a_row_0 : 6
		tmp_8 : 3
		a_1_addr : 4
		tmp : 3
		b_copy_2_3_19 : 5
	State 3
		a_0_addr_1 : 1
		a_row_1 : 2
		tmp_19 : 1
		tmp_20_cast : 2
		a_1_addr_1 : 3
		b_copy_3_3_19 : 4
	State 4
		a_0_addr_2 : 1
		a_row_2 : 2
	State 5
		a_0_addr_3 : 1
		a_row_3 : 2
		b_copy_2_3 : 1
		b_copy_2_3_4 : 2
		b_copy_2_3_2 : 3
		b_copy_2_3_5 : 1
		b_copy_2_3_6 : 2
		b_copy_2_3_7 : 3
		b_copy_2_3_9 : 1
		b_copy_2_3_14 : 2
		b_copy_2_3_15 : 1
		b_copy_2_3_3 : 4
		b_copy_2_3_16 : 4
		b_copy_2_3_17 : 3
		b_copy_2_3_18 : 2
		tmp_6 : 5
		StgValue_110 : 5
		StgValue_111 : 5
		StgValue_112 : 4
		StgValue_113 : 3
	State 6
		a_row_3_1 : 1
		a_row_2_1 : 1
		a_row_1_1 : 1
		a_row_0_1 : 1
		a_0_addr_4 : 1
		b_copy_0_3_19 : 2
		b_copy_3_3 : 1
		b_copy_3_3_4 : 2
		b_copy_3_3_2 : 3
		b_copy_3_3_5 : 1
		b_copy_3_3_6 : 2
		b_copy_3_3_7 : 3
		b_copy_3_3_9 : 1
		b_copy_3_3_14 : 2
		b_copy_3_3_15 : 1
		b_copy_3_3_3 : 4
		b_copy_3_3_16 : 4
		b_copy_3_3_17 : 3
		b_copy_3_3_18 : 2
		tmp_11_2 : 2
		tmp_7 : 5
		StgValue_145 : 5
		StgValue_146 : 5
		StgValue_147 : 4
		StgValue_148 : 3
		StgValue_149 : 2
		StgValue_150 : 2
		StgValue_151 : 2
		StgValue_152 : 2
	State 7
		tmp_18 : 1
		tmp_19_cast : 2
		a_0_addr_5 : 3
		b_copy_0_3 : 1
		b_copy_0_3_4 : 2
		b_copy_0_3_2 : 3
		b_copy_0_3_5 : 1
		b_copy_0_3_6 : 2
		b_copy_0_3_7 : 3
		b_copy_0_3_9 : 1
		b_copy_0_3_14 : 2
		b_copy_0_3_15 : 1
		b_copy_1_3_19 : 4
		b_copy_0_3_3 : 4
		b_copy_0_3_16 : 4
		b_copy_0_3_17 : 3
		b_copy_0_3_18 : 2
		tmp_3 : 5
		StgValue_180 : 5
		StgValue_181 : 5
		StgValue_182 : 4
		StgValue_183 : 3
	State 8
		b_copy_1_3 : 1
		b_copy_1_3_4 : 2
		b_copy_1_3_2 : 3
		b_copy_1_3_5 : 1
		b_copy_1_3_6 : 2
		b_copy_1_3_7 : 3
		b_copy_1_3_9 : 1
		b_copy_1_3_14 : 2
		b_copy_1_3_15 : 1
		b_copy_1_3_3 : 4
		b_copy_1_3_16 : 4
		b_copy_1_3_17 : 3
		b_copy_1_3_18 : 2
		tmp_4 : 5
		StgValue_206 : 5
		StgValue_207 : 5
		StgValue_208 : 4
		StgValue_209 : 3
	State 9
		newIndex1_mid2_v : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		tmp_12_3 : 1
	State 16
		tmp_16 : 1
		tmp_20 : 2
		tmp_21_cast : 3
		a_1_addr_2 : 4
		StgValue_250 : 5
		empty_3 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |        j_mid2_fu_309       |    0    |    0    |    3    |
|          |       tmp_mid2_fu_329      |    0    |    0    |    1    |
|          |      i2_mid2_v_fu_337      |    0    |    0    |    3    |
|          |      b_copy_2_3_fu_455     |    0    |    0    |    32   |
|          |     b_copy_2_3_4_fu_462    |    0    |    0    |    32   |
|          |     b_copy_2_3_2_fu_470    |    0    |    0    |    32   |
|          |     b_copy_2_3_5_fu_478    |    0    |    0    |    32   |
|          |     b_copy_2_3_6_fu_485    |    0    |    0    |    32   |
|          |     b_copy_2_3_7_fu_493    |    0    |    0    |    32   |
|          |     b_copy_2_3_9_fu_501    |    0    |    0    |    32   |
|          |    b_copy_2_3_14_fu_508    |    0    |    0    |    32   |
|          |    b_copy_2_3_15_fu_516    |    0    |    0    |    32   |
|          |     b_copy_2_3_3_fu_523    |    0    |    0    |    32   |
|          |    b_copy_2_3_16_fu_530    |    0    |    0    |    32   |
|          |    b_copy_2_3_17_fu_537    |    0    |    0    |    32   |
|          |    b_copy_2_3_18_fu_544    |    0    |    0    |    32   |
|          |      a_row_3_1_fu_608      |    0    |    0    |    32   |
|          |      a_row_2_1_fu_615      |    0    |    0    |    32   |
|          |      a_row_1_1_fu_621      |    0    |    0    |    32   |
|          |      a_row_0_1_fu_627      |    0    |    0    |    32   |
|          |      b_copy_3_3_fu_641     |    0    |    0    |    32   |
|          |     b_copy_3_3_4_fu_647    |    0    |    0    |    32   |
|          |     b_copy_3_3_2_fu_654    |    0    |    0    |    32   |
|          |     b_copy_3_3_5_fu_661    |    0    |    0    |    32   |
|          |     b_copy_3_3_6_fu_667    |    0    |    0    |    32   |
|          |     b_copy_3_3_7_fu_674    |    0    |    0    |    32   |
|          |     b_copy_3_3_9_fu_681    |    0    |    0    |    32   |
|          |    b_copy_3_3_14_fu_687    |    0    |    0    |    32   |
|          |    b_copy_3_3_15_fu_694    |    0    |    0    |    32   |
|  select  |     b_copy_3_3_3_fu_700    |    0    |    0    |    32   |
|          |    b_copy_3_3_16_fu_707    |    0    |    0    |    32   |
|          |    b_copy_3_3_17_fu_714    |    0    |    0    |    32   |
|          |    b_copy_3_3_18_fu_721    |    0    |    0    |    32   |
|          |      b_copy_0_3_fu_812     |    0    |    0    |    32   |
|          |     b_copy_0_3_4_fu_819    |    0    |    0    |    32   |
|          |     b_copy_0_3_2_fu_826    |    0    |    0    |    32   |
|          |     b_copy_0_3_5_fu_833    |    0    |    0    |    32   |
|          |     b_copy_0_3_6_fu_840    |    0    |    0    |    32   |
|          |     b_copy_0_3_7_fu_847    |    0    |    0    |    32   |
|          |     b_copy_0_3_9_fu_854    |    0    |    0    |    32   |
|          |    b_copy_0_3_14_fu_861    |    0    |    0    |    32   |
|          |    b_copy_0_3_15_fu_868    |    0    |    0    |    32   |
|          |     b_copy_0_3_3_fu_875    |    0    |    0    |    32   |
|          |    b_copy_0_3_16_fu_882    |    0    |    0    |    32   |
|          |    b_copy_0_3_17_fu_889    |    0    |    0    |    32   |
|          |    b_copy_0_3_18_fu_896    |    0    |    0    |    32   |
|          |      b_copy_1_3_fu_957     |    0    |    0    |    32   |
|          |     b_copy_1_3_4_fu_964    |    0    |    0    |    32   |
|          |     b_copy_1_3_2_fu_971    |    0    |    0    |    32   |
|          |     b_copy_1_3_5_fu_978    |    0    |    0    |    32   |
|          |     b_copy_1_3_6_fu_985    |    0    |    0    |    32   |
|          |     b_copy_1_3_7_fu_992    |    0    |    0    |    32   |
|          |     b_copy_1_3_9_fu_999    |    0    |    0    |    32   |
|          |    b_copy_1_3_14_fu_1006   |    0    |    0    |    32   |
|          |    b_copy_1_3_15_fu_1013   |    0    |    0    |    32   |
|          |    b_copy_1_3_3_fu_1020    |    0    |    0    |    32   |
|          |    b_copy_1_3_16_fu_1027   |    0    |    0    |    32   |
|          |    b_copy_1_3_17_fu_1034   |    0    |    0    |    32   |
|          |    b_copy_1_3_18_fu_1041   |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_6_fu_551        |    0    |    0    |    32   |
|    mux   |        tmp_7_fu_733        |    0    |    0    |    32   |
|          |        tmp_3_fu_903        |    0    |    0    |    32   |
|          |        tmp_4_fu_1052       |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_291 |    0    |    0    |    5    |
|          |         i_1_fu_297         |    0    |    0    |    3    |
|          |        tmp_19_fu_384       |    0    |    0    |    4    |
|          |        tmp_18_fu_801       |    0    |    0    |    5    |
|    add   |         j_1_fu_920         |    0    |    0    |    3    |
|          |        tmp8_fu_1102        |    0    |    0    |    32   |
|          |        tmp9_fu_1106        |    0    |    0    |    16   |
|          |      tmp_12_3_fu_1110      |    0    |    0    |    16   |
|          |       tmp_20_fu_1127       |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|   urem   |         grp_fu_1092        |    0    |    31   |    31   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_728         |    4    |    0    |    0    |
|    mul   |         grp_fu_916         |    4    |    0    |    0    |
|          |         grp_fu_1048        |    4    |    0    |    0    |
|          |         grp_fu_1098        |    4    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_285  |    0    |    0    |    2    |
|          |       exitcond_fu_303      |    0    |    0    |    2    |
|          |       tmp_mid1_fu_317      |    0    |    0    |    2    |
|   icmp   |         tmp1_fu_323        |    0    |    0    |    2    |
|          |        tmp_5_fu_435        |    0    |    0    |    2    |
|          |       sel_tmp_fu_440       |    0    |    0    |    1    |
|          |       sel_tmp2_fu_445      |    0    |    0    |    1    |
|          |       sel_tmp4_fu_450      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_345        |    0    |    0    |    0    |
|          |        tmp_11_fu_372       |    0    |    0    |    0    |
|          |        tmp_13_fu_400       |    0    |    0    |    0    |
|bitconcatenate|        tmp_15_fu_426       |    0    |    0    |    0    |
|          |        tmp_17_fu_633       |    0    |    0    |    0    |
|          | newIndex1_mid2_v_v_fu_1085 |    0    |    0    |    0    |
|          |       tmp_16_fu_1116       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_9_fu_353        |    0    |    0    |    0    |
|          |        tmp_8_fu_358        |    0    |    0    |    0    |
|          |     tmp_8_cast5_fu_381     |    0    |    0    |    0    |
|   zext   |     tmp_20_cast_fu_390     |    0    |    0    |    0    |
|          |      tmp_8_cast_fu_798     |    0    |    0    |    0    |
|          |     tmp_19_cast_fu_807     |    0    |    0    |    0    |
|          |     tmp_8_cast6_fu_1124    |    0    |    0    |    0    |
|          |     tmp_21_cast_fu_1133    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |         tmp_fu_363         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_10_fu_367       |    0    |    0    |    0    |
|    or    |        tmp_12_fu_395       |    0    |    0    |    0    |
|          |        tmp_14_fu_421       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |    31   |   2061  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     a_0_addr_1_reg_1331    |    5   |
|     a_0_addr_2_reg_1354    |    5   |
|     a_0_addr_3_reg_1372    |    5   |
|     a_0_addr_4_reg_1454    |    5   |
|     a_0_addr_5_reg_1464    |    5   |
|      a_0_addr_reg_1310     |    5   |
|     a_1_addr_1_reg_1341    |    5   |
|      a_1_addr_reg_1315     |    5   |
|     a_row_0_1_reg_1449     |   32   |
|     a_row_0_2_reg_1138     |   32   |
|      a_row_0_reg_1336      |   32   |
|     a_row_1_1_reg_1444     |   32   |
|     a_row_1_2_reg_1144     |   32   |
|      a_row_1_reg_1359      |   32   |
|     a_row_2_1_reg_1439     |   32   |
|     a_row_2_2_reg_1150     |   32   |
|      a_row_2_reg_1385      |   32   |
|     a_row_3_1_reg_1434     |   32   |
|     a_row_3_2_reg_1156     |   32   |
|   b_copy_0_3_11_reg_1162   |   32   |
|   b_copy_0_3_12_reg_1174   |   32   |
|    b_copy_0_3_1_reg_1180   |   32   |
|    b_copy_0_3_8_reg_1168   |   32   |
|   b_copy_1_3_11_reg_1186   |   32   |
|   b_copy_1_3_12_reg_1198   |   32   |
|    b_copy_1_3_1_reg_1204   |   32   |
|    b_copy_1_3_8_reg_1192   |   32   |
|   b_copy_2_3_11_reg_1210   |   32   |
|   b_copy_2_3_12_reg_1222   |   32   |
|   b_copy_2_3_19_reg_1346   |   32   |
|    b_copy_2_3_1_reg_1228   |   32   |
|    b_copy_2_3_8_reg_1216   |   32   |
|   b_copy_3_3_11_reg_1234   |   32   |
|   b_copy_3_3_12_reg_1246   |   32   |
|   b_copy_3_3_19_reg_1364   |   32   |
|    b_copy_3_3_1_reg_1252   |   32   |
|    b_copy_3_3_8_reg_1240   |   32   |
|  exitcond_flatten_reg_1258 |    1   |
|     i2_mid2_v_reg_1297     |    3   |
|          i_reg_263         |    3   |
|indvar_flatten_next_reg_1262|    5   |
|   indvar_flatten_reg_252   |    5   |
|        j_1_reg_1474        |    3   |
|       j_mid2_reg_1267      |    3   |
|          j_reg_274         |    3   |
| newIndex1_mid2_v_v_reg_1484|    4   |
|      sel_tmp2_reg_1400     |    1   |
|      sel_tmp4_reg_1413     |    1   |
|      sel_tmp_reg_1390      |    1   |
|      tmp_11_1_reg_1504     |   32   |
|      tmp_11_2_reg_1489     |   32   |
|      tmp_11_3_reg_1494     |   32   |
|      tmp_12_3_reg_1509     |   32   |
|       tmp_1_reg_1303       |    5   |
|       tmp_3_reg_1469       |   32   |
|       tmp_4_reg_1479       |   32   |
|       tmp_5_reg_1377       |    1   |
|       tmp_6_reg_1429       |   32   |
|       tmp_7_reg_1459       |   32   |
|      tmp_mid2_reg_1277     |    1   |
|        tmp_reg_1320        |    2   |
|       tmp_s_reg_1499       |   32   |
+----------------------------+--------+
|            Total           |  1298  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_179 |  p0  |  12  |   5  |   60   ||    15   |
| grp_access_fu_191 |  p0  |   5  |   5  |   25   ||    5    |
|     grp_fu_728    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_1092    |  p0  |   2  |   4  |    8   ||    4    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   157  ||  7.316  ||    56   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   31   |  2061  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   56   |
|  Register |    -   |    -   |  1298  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    7   |  1329  |  2117  |
+-----------+--------+--------+--------+--------+
