AR_SREV_9330_11,FUNC_0
AR_SREV_9330_12,FUNC_1
AR_SREV_9340,FUNC_2
AR_SREV_9462_20,FUNC_3
AR_SREV_9485_11,FUNC_4
AR_SREV_9550,FUNC_5
AR_SREV_9565,FUNC_6
AR_SREV_9580,FUNC_7
ATH_INI_CORE,VAR_0
ATH_INI_POST,VAR_1
ATH_INI_PRE,VAR_2
INIT_INI_ARRAY,FUNC_8
ar9300Common_rx_gain_table_2p2,VAR_3
ar9300Modes_fast_clock_2p2,VAR_4
ar9300Modes_lowest_ob_db_tx_gain_table_2p2,VAR_5
ar9300PciePhy_pll_on_clkreq_disable_L1_2p2,VAR_6
ar9300_2p2_baseband_core,VAR_7
ar9300_2p2_baseband_postamble,VAR_8
ar9300_2p2_mac_core,VAR_9
ar9300_2p2_mac_postamble,VAR_10
ar9300_2p2_radio_core,VAR_11
ar9300_2p2_radio_postamble,VAR_12
ar9300_2p2_soc_postamble,VAR_13
ar9300_2p2_soc_preamble,VAR_14
ar9331_1p1_baseband_core,VAR_15
ar9331_1p1_baseband_core_txfir_coeff_japan_2484,VAR_16
ar9331_1p1_baseband_postamble,VAR_17
ar9331_1p1_mac_core,VAR_18
ar9331_1p1_mac_postamble,VAR_19
ar9331_1p1_radio_core,VAR_20
ar9331_1p1_soc_postamble,VAR_21
ar9331_1p1_soc_preamble,VAR_22
ar9331_1p1_xtal_25M,VAR_23
ar9331_1p1_xtal_40M,VAR_24
ar9331_1p2_baseband_core,VAR_25
ar9331_1p2_baseband_core_txfir_coeff_japan_2484,VAR_26
ar9331_1p2_baseband_postamble,VAR_27
ar9331_1p2_mac_core,VAR_28
ar9331_1p2_mac_postamble,VAR_29
ar9331_1p2_radio_core,VAR_30
ar9331_1p2_soc_postamble,VAR_31
ar9331_1p2_soc_preamble,VAR_32
ar9331_1p2_xtal_25M,VAR_33
ar9331_1p2_xtal_40M,VAR_34
ar9331_common_rx_gain_1p1,VAR_35
ar9331_common_rx_gain_1p2,VAR_36
ar9331_modes_lowest_ob_db_tx_gain_1p1,VAR_37
ar9331_modes_lowest_ob_db_tx_gain_1p2,VAR_38
ar9340Common_wo_xlna_rx_gain_table_1p0,VAR_39
ar9340Modes_fast_clock_1p0,VAR_40
ar9340Modes_high_ob_db_tx_gain_table_1p0,VAR_41
ar9340_1p0_baseband_core,VAR_42
ar9340_1p0_baseband_postamble,VAR_43
ar9340_1p0_mac_core,VAR_44
ar9340_1p0_mac_postamble,VAR_45
ar9340_1p0_radio_core,VAR_46
ar9340_1p0_radio_core_40M,VAR_47
ar9340_1p0_radio_postamble,VAR_48
ar9340_1p0_soc_postamble,VAR_49
ar9340_1p0_soc_preamble,VAR_50
ar9462_2p0_baseband_core,VAR_51
ar9462_2p0_baseband_core_txfir_coeff_japan_2484,VAR_52
ar9462_2p0_baseband_postamble,VAR_53
ar9462_2p0_mac_core,VAR_54
ar9462_2p0_mac_postamble,VAR_55
ar9462_2p0_radio_core,VAR_56
ar9462_2p0_radio_postamble,VAR_57
ar9462_2p0_radio_postamble_sys2ant,VAR_58
ar9462_2p0_soc_postamble,VAR_59
ar9462_2p0_soc_preamble,VAR_60
ar9462_common_rx_gain_table_2p0,VAR_61
ar9462_modes_fast_clock_2p0,VAR_62
ar9462_pciephy_clkreq_disable_L1_2p0,VAR_63
ar9485Common_wo_xlna_rx_gain_1_1,VAR_64
ar9485_1_1,VAR_65
ar9485_1_1_baseband_core,VAR_66
ar9485_1_1_baseband_core_txfir_coeff_japan_2484,VAR_67
ar9485_1_1_baseband_postamble,VAR_68
ar9485_1_1_mac_core,VAR_69
ar9485_1_1_mac_postamble,VAR_70
ar9485_1_1_pcie_phy_clkreq_disable_L1,VAR_71
ar9485_1_1_radio_core,VAR_72
ar9485_1_1_radio_postamble,VAR_73
ar9485_1_1_soc_preamble,VAR_74
ar9485_modes_lowest_ob_db_tx_gain_1_1,VAR_75
ar955x_1p0_baseband_core,VAR_76
ar955x_1p0_baseband_postamble,VAR_77
ar955x_1p0_common_wo_xlna_rx_gain_bounds,VAR_78
ar955x_1p0_common_wo_xlna_rx_gain_table,VAR_79
ar955x_1p0_mac_core,VAR_80
ar955x_1p0_mac_postamble,VAR_81
ar955x_1p0_modes_fast_clock,VAR_82
ar955x_1p0_modes_xpa_tx_gain_table,VAR_83
ar955x_1p0_radio_core,VAR_84
ar955x_1p0_radio_postamble,VAR_85
ar955x_1p0_soc_postamble,VAR_86
ar955x_1p0_soc_preamble,VAR_87
ar9565_1p0_Common_rx_gain_table,VAR_88
ar9565_1p0_Modes_lowest_ob_db_tx_gain_table,VAR_89
ar9565_1p0_baseband_core,VAR_90
ar9565_1p0_baseband_postamble,VAR_91
ar9565_1p0_mac_core,VAR_92
ar9565_1p0_mac_postamble,VAR_93
ar9565_1p0_modes_fast_clock,VAR_94
ar9565_1p0_pciephy_clkreq_disable_L1,VAR_95
ar9565_1p0_radio_core,VAR_96
ar9565_1p0_radio_postamble,VAR_97
ar9565_1p0_soc_postamble,VAR_98
ar9565_1p0_soc_preamble,VAR_99
ar9580_1p0_baseband_core,VAR_100
ar9580_1p0_baseband_postamble,VAR_101
ar9580_1p0_low_ob_db_tx_gain_table,VAR_102
ar9580_1p0_mac_core,VAR_103
ar9580_1p0_mac_postamble,VAR_104
ar9580_1p0_modes_fast_clock,VAR_105
ar9580_1p0_radio_core,VAR_106
ar9580_1p0_radio_postamble,VAR_107
ar9580_1p0_rx_gain_table,VAR_108
ar9580_1p0_soc_postamble,VAR_109
ar9580_1p0_soc_preamble,VAR_110
ar9003_hw_init_mode_regs,FUNC_9
ah,VAR_111
