
---------- Begin Simulation Statistics ----------
final_tick                                 5124147000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84270                       # Simulator instruction rate (inst/s)
host_mem_usage                                 884468                       # Number of bytes of host memory used
host_op_rate                                    94127                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    96.71                       # Real time elapsed on the host
host_tick_rate                               52982093                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005124                       # Number of seconds simulated
sim_ticks                                  5124147000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.485781                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  904321                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               927644                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             67146                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1635858                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28721                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           32164                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3443                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2178973                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  208917                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5157                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4381797                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4349835                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             62016                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                388114                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          872246                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8719565                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.045647                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.005464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5558203     63.74%     63.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1309514     15.02%     78.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       702341      8.05%     86.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       288050      3.30%     90.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       164896      1.89%     92.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       148502      1.70%     93.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        87382      1.00%     94.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        72563      0.83%     95.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       388114      4.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8719565                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.257445                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.257445                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                429215                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5166                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               894362                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10388003                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  6235613                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2104580                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  62380                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 18667                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 29944                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2178973                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1665638                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2431750                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 39968                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          498                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        9526944                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  135020                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.212618                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            6361858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1141959                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.929612                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8861732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.193298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.412485                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6670921     75.28%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   226058      2.55%     77.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   263406      2.97%     80.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   270605      3.05%     83.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   320207      3.61%     87.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   174635      1.97%     89.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   280430      3.16%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    70339      0.79%     93.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   585131      6.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8861732                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       899251                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      7196802                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      8920967                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull       172128                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage     115938150                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1386574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                66327                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1953581                       # Number of branches executed
system.cpu.iew.exec_nop                         18146                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.940419                       # Inst execution rate
system.cpu.iew.exec_refs                      2377080                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     872787                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   93601                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1543424                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                154                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             25448                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               894665                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9990767                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1504293                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             89814                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9637702                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    298                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 44686                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  62380                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 45138                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1057                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            17657                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5177                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       146343                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        51572                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            242                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        38230                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          28097                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9766445                       # num instructions consuming a value
system.cpu.iew.wb_count                       9581796                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532184                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5197544                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.934964                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9595215                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11214894                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6990399                       # number of integer regfile writes
system.cpu.ipc                               0.795263                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.795263                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7279705     74.84%     74.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                26076      0.27%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11191      0.12%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3302      0.03%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1526295     15.69%     90.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              880777      9.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9727516                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       79583                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008181                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   30139     37.87%     37.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     37.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     966      1.21%     39.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     39.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     39.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     39.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     39.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     39.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17806     22.37%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 30669     38.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9708303                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28213210                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9495908                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10751239                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9972467                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9727516                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 154                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          869110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2926                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             38                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       643961                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8861732                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.097699                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.710441                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5396770     60.90%     60.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              868075      9.80%     70.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              898297     10.14%     80.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              683883      7.72%     88.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              483278      5.45%     94.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              245341      2.77%     96.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              185941      2.10%     98.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               65441      0.74%     99.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               34706      0.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8861732                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.949183                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  98782                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             186063                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        85888                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             90714                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             20226                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            42183                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1543424                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              894665                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6353857                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                         10248306                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  148429                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   5078                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  6268013                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2829                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   448                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17005157                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10262816                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12144135                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2098572                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 248357                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  62380                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                262200                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1428553                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         11965399                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22138                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1216                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     82548                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            156                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            84695                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     18318708                       # The number of ROB reads
system.cpu.rob.rob_writes                    20122896                       # The number of ROB writes
system.cpu.timesIdled                          188089                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83165                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3461                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15166                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       617162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1235413                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4406                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9312                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9312                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4406                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1447                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       877952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  877952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15165                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15165    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15165                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18973500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           72777250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            607173                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12289                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       603847                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1027                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9617                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        603912                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3262                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1460                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1460                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1811670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        41993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1853663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     77296512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1610752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               78907264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           618252                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000016                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004022                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 618242    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             618252                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1321042081                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             25.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20355884                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         905870492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            17.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               204986                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2004                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       396082                       # number of demand (read+write) hits
system.l2.demand_hits::total                   603072                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              204986                       # number of overall hits
system.l2.overall_hits::.cpu.data                2004                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       396082                       # number of overall hits
system.l2.overall_hits::total                  603072                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2844                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10875                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13719                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2844                       # number of overall misses
system.l2.overall_misses::.cpu.data             10875                       # number of overall misses
system.l2.overall_misses::total                 13719                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    225644000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    872612500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1098256500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    225644000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    872612500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1098256500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           207830                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       396082                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               616791                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          207830                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       396082                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              616791                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.013684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.844398                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022243                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.013684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.844398                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022243                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79340.365682                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80240.229885                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80053.684671                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79340.365682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80240.229885                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80053.684671                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13719                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13719                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    197213501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    763862500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    961076001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    197213501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    763862500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    961076001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.013684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.844398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.022243                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.013684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.844398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.022243                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69343.706399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70240.229885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70054.377214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69343.706399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70240.229885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70054.377214                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12289                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12289                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       603838                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           603838                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       603838                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       603838                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               305                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   305                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9312                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9312                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    740582500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     740582500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.968285                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968285                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79529.907646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79529.907646                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9312                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9312                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    647462500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    647462500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.968285                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968285                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69529.907646                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69529.907646                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         204986                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       396082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             601068                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2844                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2844                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    225644000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    225644000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       207830                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       396082                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         603912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.013684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79340.365682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79340.365682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2844                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2844                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    197213501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    197213501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.013684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004709                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69343.706399                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69343.706399                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1563                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1563                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    132030000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    132030000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.479154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.479154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84472.168906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84472.168906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    116400000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    116400000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.479154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.479154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74472.168906                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74472.168906                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1447                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1447                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1460                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1460                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.991096                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.991096                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1447                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1447                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     27645500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     27645500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.991096                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.991096                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19105.390463                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19105.390463                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6707.771347                       # Cycle average of tags in use
system.l2.tags.total_refs                     1233955                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15116                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     81.632376                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     465.141625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1510.571696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4732.058027                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.046099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.144411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.204705                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          719                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3852                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10369                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.460876                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9898340                       # Number of tag accesses
system.l2.tags.data_accesses                  9898340                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         181952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         696000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             877952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       181952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        181952                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13718                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          35508739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         135827485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             171336224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     35508739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35508739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         35508739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        135827485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            171336224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000580000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28509                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13718                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13718                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    139043250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   68590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               396255750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10135.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28885.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10050                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13718                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.327878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.651238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.581200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1310     35.73%     35.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1200     32.73%     68.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          421     11.48%     79.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          227      6.19%     86.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          122      3.33%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           86      2.35%     91.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           84      2.29%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           61      1.66%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          155      4.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3666                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 877952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  877952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       171.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    171.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5124070000                       # Total gap between requests
system.mem_ctrls.avgGap                     373528.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       181952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       696000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 35508739.308220468462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 135827485.042876392603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     80179500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    316076250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28202.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29064.48                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    73.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12345060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6557760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            47945100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     404433120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1639213980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        587281920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2697776940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.483128                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1512096500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    171080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3440970500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             13844460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7354710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50001420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     404433120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1414522830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        776495520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2666652060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        520.408970                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2005894500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    171080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2947172500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1423645                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1423645                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1423645                       # number of overall hits
system.cpu.icache.overall_hits::total         1423645                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       241989                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         241989                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       241989                       # number of overall misses
system.cpu.icache.overall_misses::total        241989                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3583665959                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3583665959                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3583665959                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3583665959                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1665634                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1665634                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1665634                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1665634                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.145283                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.145283                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.145283                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.145283                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14809.210167                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14809.210167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14809.210167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14809.210167                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        27458                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              3574                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     7.682708                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            286735                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       603847                       # number of writebacks
system.cpu.icache.writebacks::total            603847                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        34159                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        34159                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        34159                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        34159                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       207830                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       207830                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       207830                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       396082                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       603912                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3038708468                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3038708468                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3038708468                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   4843917625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7882626093                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.124775                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.124775                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.124775                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.362572                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14621.125285                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14621.125285                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14621.125285                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12229.582826                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13052.607156                       # average overall mshr miss latency
system.cpu.icache.replacements                 603847                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1423645                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1423645                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       241989                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        241989                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3583665959                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3583665959                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1665634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1665634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.145283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.145283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14809.210167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14809.210167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        34159                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        34159                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       207830                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       207830                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3038708468                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3038708468                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.124775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.124775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14621.125285                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14621.125285                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       396082                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       396082                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   4843917625                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   4843917625                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12229.582826                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12229.582826                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.965021                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2027556                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            603911                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.357376                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    33.346595                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    30.618426                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.521041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.478413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3935179                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3935179                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2237839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2237839                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2238366                       # number of overall hits
system.cpu.dcache.overall_hits::total         2238366                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        88147                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          88147                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        88150                       # number of overall misses
system.cpu.dcache.overall_misses::total         88150                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5735336198                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5735336198                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5735336198                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5735336198                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2325986                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2325986                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2326516                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2326516                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037897                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037897                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037889                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037889                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65065.585874                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65065.585874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65063.371503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65063.371503                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        43961                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          488                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1172                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.509386                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12289                       # number of writebacks
system.cpu.dcache.writebacks::total             12289                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        73813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        73813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        73813                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        73813                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14337                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    960766414                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    960766414                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    961064414                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    961064414                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006163                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006163                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006162                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006162                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67027.097391                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67027.097391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67033.857432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67033.857432                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13315                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1475012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1475012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    352091000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    352091000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1482830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1482830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005272                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005272                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45035.942696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45035.942696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4561                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4561                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    155280000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    155280000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47675.775253                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47675.775253                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       762827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         762827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        79590                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79590                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5359461265                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5359461265                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.094478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.094478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67338.374984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67338.374984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        69252                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        69252                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    782441481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    782441481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75685.962565                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75685.962565                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          527                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           527                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          530                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          530                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005660                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005660                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     23783933                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     23783933                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32183.941813                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32183.941813                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     23044933                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     23044933                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31183.941813                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31183.941813                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          108                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          108                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       194500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       194500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 64833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        92000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        92000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.018018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        46000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        46000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           999.487836                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2252905                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14339                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.117302                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   999.487836                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976062                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976062                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4667777                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4667777                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5124147000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5124147000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
