// Seed: 488772406
module module_0 #(
    parameter id_6 = 32'd20,
    parameter id_7 = 32'd57
) ();
  assign id_1 = (id_1);
  logic [7:0] id_2;
  generate
    for (id_3 = id_1; id_3; id_3 = id_3) begin
      assign id_2[1'd0] = id_2;
      wire id_4;
      wire id_5;
    end
    defparam id_6.id_7 = 1;
  endgenerate
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input  logic id_2
);
  always @(1)
    if (!id_2) id_1 <= id_2;
    else begin
      id_0 <= !id_2;
    end
  module_0();
  genvar id_4;
endmodule
