

================================================================
== Vivado HLS Report for 'advios_controlLeds'
================================================================
* Date:           Wed Oct 12 22:54:08 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        advios.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      3.10|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      8|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     42|
|Register         |        -|      -|      5|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      5|     50|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |r_V_fu_113_p2    |    and   |      0|  0|   4|           4|           4|
    |tmp_1_fu_107_p2  |   icmp   |      0|  0|   2|           4|           5|
    |tmp_fu_101_p2    |   icmp   |      0|  0|   2|           4|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   8|          12|          10|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    |outLeds    |  21|          4|    4|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  42|          8|    5|         20|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  4|   0|    4|          0|
    |tmp_reg_120  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | advios::controlLeds | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | advios::controlLeds | return value |
|ctrl            |  in |    4|   ap_none  |         ctrl        |    pointer   |
|inSwitch        |  in |    4|   ap_none  |       inSwitch      |    pointer   |
|outLeds         | out |    4|   ap_vld   |       outLeds       |    pointer   |
|outLeds_ap_vld  | out |    1|   ap_vld   |       outLeds       |    pointer   |
|count           |  in |    4|   ap_none  |        count        |    pointer   |
+----------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_5 (7)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !82

ST_1: StgValue_6 (8)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !86

ST_1: StgValue_7 (9)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !90

ST_1: StgValue_8 (10)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !94

ST_1: StgValue_9 (11)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !98

ST_1: StgValue_10 (12)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %count), !map !102

ST_1: StgValue_11 (13)  [1/1] 0.00ns  loc: ../temp/advios.cpp:17
_ZN7_ap_sc_7sc_core4waitEi.exit:6  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_12 (14)  [1/1] 0.00ns  loc: ../temp/advios.cpp:18
_ZN7_ap_sc_7sc_core4waitEi.exit:7  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_13 (15)  [1/1] 0.00ns  loc: ../temp/advios.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_14 (16)  [1/1] 0.00ns  loc: ../temp/advios.cpp:20
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_15 (17)  [1/1] 0.00ns  loc: ../temp/advios.cpp:21
_ZN7_ap_sc_7sc_core4waitEi.exit:10  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_16 (18)  [1/1] 0.00ns  loc: ../temp/advios.cpp:22
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str, i32 2, [12 x i8]* @p_str13) nounwind

ST_1: tmp_2 (19)  [1/1] 0.00ns  loc: ../temp/advios.cpp:22
_ZN7_ap_sc_7sc_core4waitEi.exit:12  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_1: StgValue_18 (20)  [1/1] 0.00ns  loc: ../temp/advios.cpp:22
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind

ST_1: p_ssdm_reset_v (21)  [1/1] 0.00ns  loc: ../temp/advios.cpp:22
_ZN7_ap_sc_7sc_core4waitEi.exit:14  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_20 (22)  [1/1] 0.00ns  loc: ../temp/advios.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit:15  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str14, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str15)

ST_1: empty (23)  [1/1] 0.00ns  loc: ../temp/advios.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit:16  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_4 (24)  [1/1] 0.00ns  loc: ../temp/advios.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit:17  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_2)


 <State 2>: 0.00ns
ST_2: StgValue_23 (25)  [1/1] 0.00ns  loc: ../temp/advios.cpp:21
_ZN7_ap_sc_7sc_core4waitEi.exit:18  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_24 (26)  [1/1] 0.00ns  loc: ../temp/advios.cpp:22
_ZN7_ap_sc_7sc_core4waitEi.exit:19  br label %0


 <State 3>: 3.10ns
ST_3: val_V (28)  [1/1] 0.00ns  loc: ../temp/advios.cpp:25
:0  %val_V = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %ctrl)

ST_3: tmp (29)  [1/1] 3.10ns  loc: ../temp/advios.cpp:25
:1  %tmp = icmp eq i4 %val_V, 0

ST_3: StgValue_27 (30)  [1/1] 0.00ns  loc: ../temp/advios.cpp:25
:2  br i1 %tmp, label %1, label %5

ST_3: val_V_1 (38)  [1/1] 0.00ns  loc: ../temp/advios.cpp:27
:0  %val_V_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %inSwitch)

ST_3: tmp_1 (39)  [1/1] 3.10ns  loc: ../temp/advios.cpp:27
:1  %tmp_1 = icmp eq i4 %val_V_1, -8

ST_3: StgValue_30 (40)  [1/1] 0.00ns  loc: ../temp/advios.cpp:27
:2  br i1 %tmp_1, label %2, label %3

ST_3: val_V_5 (42)  [1/1] 0.00ns  loc: ../temp/advios.cpp:28
:0  %val_V_5 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %count)

ST_3: StgValue_32 (43)  [1/1] 0.00ns  loc: ../temp/advios.cpp:28
:1  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %val_V_5)

ST_3: StgValue_33 (44)  [1/1] 0.00ns
:2  br label %4

ST_3: StgValue_34 (46)  [1/1] 0.00ns  loc: ../temp/advios.cpp:27
:0  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 0)

ST_3: StgValue_35 (47)  [1/1] 0.00ns  loc: ../temp/advios.cpp:27
:1  br label %4

ST_3: StgValue_36 (49)  [1/1] 0.00ns  loc: ../temp/advios.cpp:29
:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2


 <State 4>: 2.07ns
ST_4: val_V_6 (32)  [1/1] 0.00ns  loc: ../temp/advios.cpp:32
:0  %val_V_6 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %ctrl)

ST_4: val_V_7 (33)  [1/1] 0.00ns  loc: ../temp/advios.cpp:32
:1  %val_V_7 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %inSwitch)

ST_4: r_V (34)  [1/1] 2.07ns  loc: ../temp/advios.cpp:32
:2  %r_V = and i4 %val_V_7, %val_V_6

ST_4: StgValue_40 (35)  [1/1] 0.00ns  loc: ../temp/advios.cpp:32
:3  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %r_V)

ST_4: StgValue_41 (36)  [1/1] 0.00ns
:4  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2

ST_4: StgValue_42 (51)  [1/1] 0.00ns  loc: ../temp/advios.cpp:34
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: StgValue_43 (52)  [1/1] 0.00ns  loc: ../temp/advios.cpp:35
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inSwitch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLeds]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5     (specbitsmap    ) [ 00000]
StgValue_6     (specbitsmap    ) [ 00000]
StgValue_7     (specbitsmap    ) [ 00000]
StgValue_8     (specbitsmap    ) [ 00000]
StgValue_9     (specbitsmap    ) [ 00000]
StgValue_10    (specbitsmap    ) [ 00000]
StgValue_11    (specport       ) [ 00000]
StgValue_12    (specport       ) [ 00000]
StgValue_13    (specport       ) [ 00000]
StgValue_14    (specport       ) [ 00000]
StgValue_15    (specport       ) [ 00000]
StgValue_16    (specprocessdef ) [ 00000]
tmp_2          (specregionbegin) [ 00000]
StgValue_18    (specprotocol   ) [ 00000]
p_ssdm_reset_v (specstatebegin ) [ 00000]
StgValue_20    (specifcore     ) [ 00000]
empty          (specstateend   ) [ 00000]
empty_4        (specregionend  ) [ 00000]
StgValue_23    (wait           ) [ 00000]
StgValue_24    (br             ) [ 00000]
val_V          (read           ) [ 00000]
tmp            (icmp           ) [ 00011]
StgValue_27    (br             ) [ 00000]
val_V_1        (read           ) [ 00000]
tmp_1          (icmp           ) [ 00011]
StgValue_30    (br             ) [ 00000]
val_V_5        (read           ) [ 00000]
StgValue_32    (write          ) [ 00000]
StgValue_33    (br             ) [ 00000]
StgValue_34    (write          ) [ 00000]
StgValue_35    (br             ) [ 00000]
StgValue_36    (br             ) [ 00000]
val_V_6        (read           ) [ 00000]
val_V_7        (read           ) [ 00000]
r_V            (and            ) [ 00000]
StgValue_40    (write          ) [ 00000]
StgValue_41    (br             ) [ 00000]
StgValue_42    (wait           ) [ 00000]
StgValue_43    (br             ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inSwitch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inSwitch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outLeds">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLeds"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="count">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="4" slack="0"/>
<pin id="77" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/3 val_V_6/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_1/3 val_V_7/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="val_V_5_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_5/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/3 StgValue_34/3 StgValue_40/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="r_V_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="120" class="1005" name="tmp_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="66" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="66" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="72" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="86" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="68" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="74" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="68" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="80" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="70" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="80" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="74" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="113" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="123"><net_src comp="101" pin="2"/><net_sink comp="120" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLeds | {3 4 }
 - Input state : 
	Port: advios::controlLeds : ctrl | {3 4 }
	Port: advios::controlLeds : inSwitch | {3 4 }
	Port: advios::controlLeds : count | {3 }
  - Chain level:
	State 1
		empty : 1
		empty_4 : 1
	State 2
	State 3
		StgValue_27 : 1
		StgValue_30 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |     tmp_fu_101     |    0    |    2    |
|          |    tmp_1_fu_107    |    0    |    2    |
|----------|--------------------|---------|---------|
|    and   |     r_V_fu_113     |    0    |    4    |
|----------|--------------------|---------|---------|
|          |   grp_read_fu_74   |    0    |    0    |
|   read   |   grp_read_fu_80   |    0    |    0    |
|          | val_V_5_read_fu_86 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_92  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    8    |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|tmp_reg_120|    1   |
+-----------+--------+
|   Total   |    1   |
+-----------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_92 |  p2  |   3  |   4  |   12   ||    15   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   12   ||  1.773  ||    15   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    8   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   15   |
|  Register |    -   |    1   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    1   |   23   |
+-----------+--------+--------+--------+
