

================================================================
== Vivado HLS Report for 'rdc_mont'
================================================================
* Date:           Wed Dec 16 17:27:57 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.978|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |                       |             |  Latency  |  Interval | Pipeline|
        |        Instance       |    Module   | min | max | min | max |   Type  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |grp_bc_mult_448_fu_47  |bc_mult_448  |   32|   32|   32|   32|   none  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ma_V_read = call i896 @_ssdm_op_Read.ap_auto.i896(i896 %ma_V)" [sikehls/fpx.cpp:67]   --->   Operation 5 'read' 'ma_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ma_trunc_V = trunc i896 %ma_V_read to i448" [sikehls/fpx.cpp:72]   --->   Operation 6 'trunc' 'ma_trunc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.76ns)   --->   "%mult_V_2 = call fastcc i835 @bc_mult_448(i448 %ma_trunc_V, i435 24439423661345221551909145011457493619085780243761596511325807336205221239331976725970216671828618445898719026692884939342314733568)" [sikehls/fpx.cpp:74]   --->   Operation 7 'call' 'mult_V_2' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.21>
ST_2 : Operation 8 [1/2] (3.44ns)   --->   "%mult_V_2 = call fastcc i835 @bc_mult_448(i448 %ma_trunc_V, i435 24439423661345221551909145011457493619085780243761596511325807336205221239331976725970216671828618445898719026692884939342314733568)" [sikehls/fpx.cpp:74]   --->   Operation 8 'call' 'mult_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i835.i32(i835 %mult_V_2, i32 447)" [sikehls/fpx.cpp:75]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%m_V = call i448 @_ssdm_op_BitConcatenate.i448.i1.i447(i1 %tmp, i447 0)" [sikehls/fpx.cpp:75]   --->   Operation 10 'bitconcatenate' 'm_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (1.76ns)   --->   "%mult_V = call fastcc i835 @bc_mult_448(i448 %m_V, i435 24439423661345221551909145011457493619085780243761596511325807336205221239331976725970216671828618445898719026692884939342314733567)" [sikehls/fpx.cpp:76]   --->   Operation 11 'call' 'mult_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 12 [1/2] (3.44ns)   --->   "%mult_V = call fastcc i835 @bc_mult_448(i448 %m_V, i435 24439423661345221551909145011457493619085780243761596511325807336205221239331976725970216671828618445898719026692884939342314733567)" [sikehls/fpx.cpp:76]   --->   Operation 12 'call' 'mult_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i835 %mult_V to i896" [sikehls/fpx.cpp:77]   --->   Operation 13 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (3.44ns)   --->   "%sum_V = add i896 %ma_V_read, %zext_ln209" [sikehls/fpx.cpp:77]   --->   Operation 14 'add' 'sum_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.44>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i896 %ma_V), !map !343"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i448* %mc_V), !map !349"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @rdc_mont_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/2] (3.44ns)   --->   "%sum_V = add i896 %ma_V_read, %zext_ln209" [sikehls/fpx.cpp:77]   --->   Operation 18 'add' 'sum_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = call i448 @_ssdm_op_PartSelect.i448.i896.i32.i32(i896 %sum_V, i32 448, i32 895)" [sikehls/fpx.cpp:78]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i448P(i448* %mc_V, i448 %trunc_ln)" [sikehls/fpx.cpp:78]   --->   Operation 20 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [sikehls/fpx.cpp:79]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ma_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ma_V_read         (read          ) [ 00111]
ma_trunc_V        (trunc         ) [ 00100]
mult_V_2          (call          ) [ 00000]
tmp               (bitselect     ) [ 00000]
m_V               (bitconcatenate) [ 00010]
mult_V            (call          ) [ 00000]
zext_ln209        (zext          ) [ 00001]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
spectopmodule_ln0 (spectopmodule ) [ 00000]
sum_V             (add           ) [ 00000]
trunc_ln          (partselect    ) [ 00000]
write_ln78        (write         ) [ 00000]
ret_ln79          (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ma_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mc_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i896"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bc_mult_448"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i835.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i448.i1.i447"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i448.i896.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i448P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="ma_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="896" slack="0"/>
<pin id="36" dir="0" index="1" bw="896" slack="0"/>
<pin id="37" dir="1" index="2" bw="896" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ma_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="write_ln78_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="448" slack="0"/>
<pin id="43" dir="0" index="2" bw="448" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/4 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_bc_mult_448_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="835" slack="0"/>
<pin id="49" dir="0" index="1" bw="448" slack="0"/>
<pin id="50" dir="0" index="2" bw="435" slack="0"/>
<pin id="51" dir="1" index="3" bw="835" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="mult_V_2/1 mult_V/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="ma_trunc_V_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="896" slack="0"/>
<pin id="57" dir="1" index="1" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ma_trunc_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="835" slack="0"/>
<pin id="63" dir="0" index="2" bw="10" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="m_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="448" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_V/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="zext_ln209_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="835" slack="0"/>
<pin id="79" dir="1" index="1" bw="896" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="896" slack="2"/>
<pin id="83" dir="0" index="1" bw="835" slack="0"/>
<pin id="84" dir="1" index="2" bw="896" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="trunc_ln_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="448" slack="0"/>
<pin id="88" dir="0" index="1" bw="896" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="0"/>
<pin id="90" dir="0" index="3" bw="11" slack="0"/>
<pin id="91" dir="1" index="4" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="97" class="1005" name="ma_V_read_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="896" slack="2"/>
<pin id="99" dir="1" index="1" bw="896" slack="2"/>
</pin_list>
<bind>
<opset="ma_V_read "/>
</bind>
</comp>

<comp id="102" class="1005" name="ma_trunc_V_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="448" slack="1"/>
<pin id="104" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="ma_trunc_V "/>
</bind>
</comp>

<comp id="107" class="1005" name="m_V_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="448" slack="1"/>
<pin id="109" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="m_V "/>
</bind>
</comp>

<comp id="112" class="1005" name="zext_ln209_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="896" slack="1"/>
<pin id="114" dir="1" index="1" bw="896" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln209 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="32" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="47" pin=2"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="47" pin=2"/></net>

<net id="58"><net_src comp="34" pin="2"/><net_sink comp="55" pin=0"/></net>

<net id="59"><net_src comp="55" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="47" pin="3"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="60" pin="3"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="76"><net_src comp="68" pin="3"/><net_sink comp="47" pin=1"/></net>

<net id="80"><net_src comp="47" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="77" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="81" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="96"><net_src comp="86" pin="4"/><net_sink comp="40" pin=2"/></net>

<net id="100"><net_src comp="34" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="105"><net_src comp="55" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="110"><net_src comp="68" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="115"><net_src comp="77" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="81" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mc_V | {4 }
 - Input state : 
	Port: rdc_mont : ma_V | {1 }
  - Chain level:
	State 1
		mult_V_2 : 1
	State 2
		tmp : 1
		m_V : 2
		mult_V : 3
	State 3
		zext_ln209 : 1
		sum_V : 2
	State 4
		trunc_ln : 1
		write_ln78 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   |  grp_bc_mult_448_fu_47 |    70   |  53.07  |  54186  |   4140  |
|----------|------------------------|---------|---------|---------|---------|
|    add   |        grp_fu_81       |    0    |    0    |   580   |   132   |
|----------|------------------------|---------|---------|---------|---------|
|   read   |  ma_V_read_read_fu_34  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   write  | write_ln78_write_fu_40 |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   trunc  |    ma_trunc_V_fu_55    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
| bitselect|        tmp_fu_60       |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|bitconcatenate|        m_V_fu_68       |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   zext   |    zext_ln209_fu_77    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|partselect|     trunc_ln_fu_86     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    70   |  53.07  |  54766  |   4272  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    m_V_reg_107   |   448  |
| ma_V_read_reg_97 |   896  |
|ma_trunc_V_reg_102|   448  |
|zext_ln209_reg_112|   896  |
+------------------+--------+
|       Total      |  2688  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_bc_mult_448_fu_47 |  p1  |   4  |  448 |  1792  ||    21   |
| grp_bc_mult_448_fu_47 |  p2  |   2  |  435 |   870  |
|       grp_fu_81       |  p1  |   2  |  835 |  1670  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |  4332  ||  5.3985 ||    30   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   70   |   53   |  54766 |  4272  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   30   |
|  Register |    -   |    -   |  2688  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   70   |   58   |  57454 |  4302  |
+-----------+--------+--------+--------+--------+
