#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 12 16:53:35 2019
# Process ID: 2156
# Current directory: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2464 C:\Users\Jesus Luciano\Desktop\MIPS_CPU\Final_13\Final_13.xpr
# Log file: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/vivado.log
# Journal file: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 785.660 ; gain = 88.938
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_01.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_02.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_03.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_04.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_05.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_06.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_07.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_08.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_09.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_10.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_11.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_12.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_01.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_02.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_03.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_04.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_05.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_06.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_07.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_08.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_09.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_10.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_11.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_12.mem}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_01.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_02.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_03.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_04.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_05.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_06.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_07.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_08.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_09.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_10.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_11.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_12.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_01.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_02.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_03.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_04.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_05.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_06.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_07.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_08.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_09.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_10.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_11.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_12.mem}}
file delete -force {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_01.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_02.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_03.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_04.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_05.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_06.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_07.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_08.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_09.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_10.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_11.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_12.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_01.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_02.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_03.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_04.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_05.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_06.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_07.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_08.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_09.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_10.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_11.mem} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_12.mem}
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_12.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_01.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_02.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_03.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_04.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_05.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_06.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_07.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_08.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_09.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_10.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_11.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_12.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_01.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_02.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_03.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_04.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_05.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_06.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_07.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_08.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_09.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_10.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_11.v}}
file delete -force {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_12.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_01.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_02.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_03.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_04.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_05.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_06.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_07.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_08.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_09.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_10.v} {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_11.v}
set_property source_mgmt_mode DisplayOnly [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v} w ]
add_files -fileset sim_1 {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v}}
set_property top CPU_TEST_MODULE_01 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top CPU_TEST_MODULE_13 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST_MODULE_13' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_MODULE_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST_MODULE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b40bbf9530a443ab70979c3513a5f25 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_MODULE_13_behav xil_defaultlib.CPU_TEST_MODULE_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_TEST_MODULE_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_MODULE_13_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus -notrace
couldn't read file "C:/Users/Jesus": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 12 16:58:43 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 830.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_MODULE_13_behav -key {Behavioral:sim_1:Functional:CPU_TEST_MODULE_13} -tclbatch {CPU_TEST_MODULE_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_TEST_MODULE_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File iM_13.mem referenced on C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File dM_13.mem referenced on C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v at line 47 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ILLEGAL OPCODE FETCH   60.0 ps | PC = 00000004 | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   xxxxxxxx    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   xxxxxxxx    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   xxxxxxxx
d M e m [ 3c4 ]   =   xxxxxxxx
d M e m [ 3c8 ]   =   xxxxxxxx
d M e m [ 3cc ]   =   xxxxxxxx
d M e m [ 3d0 ]   =   xxxxxxxx
d M e m [ 3d4 ]   =   xxxxxxxx
d M e m [ 3d8 ]   =   xxxxxxxx
d M e m [ 3dc ]   =   xxxxxxxx
d M e m [ 3e0 ]   =   xxxxxxxx
d M e m [ 3e4 ]   =   xxxxxxxx
d M e m [ 3e8 ]   =   xxxxxxxx
d M e m [ 3ec ]   =   xxxxxxxx
d M e m [ 3f0 ]   =   xxxxxxxx
d M e m [ 3f4 ]   =   xxxxxxxx
d M e m [ 3f8 ]   =   xxxxxxxx
d M e m [ 3fc ]   =   xxxxxxxx
$finish called at time : 60 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MCU.v" Line 804
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_MODULE_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 847.063 ; gain = 16.625
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST_MODULE_13' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_MODULE_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST_MODULE_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b40bbf9530a443ab70979c3513a5f25 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_MODULE_13_behav xil_defaultlib.CPU_TEST_MODULE_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port flags_in on this module [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_CPU.v:53]
ERROR: [VRFC 10-426] cannot find port stack on this module [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_CPU.v:52]
ERROR: [VRFC 10-2063] Module <IU> not found while processing module instance <Instruction_Unit> [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_CPU.v:55]
ERROR: [VRFC 10-2063] Module <IDP> not found while processing module instance <Datapath> [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_CPU.v:60]
ERROR: [VRFC 10-2063] Module <Memory> not found while processing module instance <dMem> [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v:31]
ERROR: [VRFC 10-2063] Module <IO> not found while processing module instance <io_mod> [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST_MODULE_13' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_MODULE_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST_MODULE_13
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b40bbf9530a443ab70979c3513a5f25 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_MODULE_13_behav xil_defaultlib.CPU_TEST_MODULE_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_TEST_MODULE_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_MODULE_13_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_MODULE_13_behav -key {Behavioral:sim_1:Functional:CPU_TEST_MODULE_13} -tclbatch {CPU_TEST_MODULE_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_TEST_MODULE_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File iM_13.mem referenced on C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File dM_13.mem referenced on C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v at line 47 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ILLEGAL OPCODE FETCH   60.0 ps | PC = 00000004 | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   xxxxxxxx    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   xxxxxxxx    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   xxxxxxxx
d M e m [ 3c4 ]   =   xxxxxxxx
d M e m [ 3c8 ]   =   xxxxxxxx
d M e m [ 3cc ]   =   xxxxxxxx
d M e m [ 3d0 ]   =   xxxxxxxx
d M e m [ 3d4 ]   =   xxxxxxxx
d M e m [ 3d8 ]   =   xxxxxxxx
d M e m [ 3dc ]   =   xxxxxxxx
d M e m [ 3e0 ]   =   xxxxxxxx
d M e m [ 3e4 ]   =   xxxxxxxx
d M e m [ 3e8 ]   =   xxxxxxxx
d M e m [ 3ec ]   =   xxxxxxxx
d M e m [ 3f0 ]   =   xxxxxxxx
d M e m [ 3f4 ]   =   xxxxxxxx
d M e m [ 3f8 ]   =   xxxxxxxx
d M e m [ 3fc ]   =   xxxxxxxx
$finish called at time : 60 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MCU.v" Line 804
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_MODULE_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 870.777 ; gain = 11.281
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_13.mem} w ]
add_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/dM_13.mem}}
close [ open {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_13.mem} w ]
add_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/iM_13.mem}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST_MODULE_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_MODULE_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST_MODULE_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b40bbf9530a443ab70979c3513a5f25 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_MODULE_13_behav xil_defaultlib.CPU_TEST_MODULE_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_TEST_MODULE_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_MODULE_13_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_MODULE_13_behav -key {Behavioral:sim_1:Functional:CPU_TEST_MODULE_13} -tclbatch {CPU_TEST_MODULE_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_TEST_MODULE_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_MODULE_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 885.043 ; gain = 0.000
run all
ILLEGAL OPCODE FETCH 4150.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   100100c0
R [  1 ]   =   12345678    |   R [ 17 ]   =   ffffffff
R [  2 ]   =   87654321    |   R [ 18 ]   =   00000000
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   00000234
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   00000238
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   0000023c
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   00000240
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   00000244
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   00000248
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003f4
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   xxxxxxxx
d M e m [ 3c4 ]   =   xxxxxxxx
d M e m [ 3c8 ]   =   xxxxxxxx
d M e m [ 3cc ]   =   xxxxxxxx
d M e m [ 3d0 ]   =   xxxxxxxx
d M e m [ 3d4 ]   =   xxxxxxxx
d M e m [ 3d8 ]   =   xxxxxxxx
d M e m [ 3dc ]   =   xxxxxxxx
d M e m [ 3e0 ]   =   xxxxxxxx
d M e m [ 3e4 ]   =   xxxxxxxx
d M e m [ 3e8 ]   =   xxxxxxxx
d M e m [ 3ec ]   =   xxxxxxxx
d M e m [ 3f0 ]   =   xxxxxxxx
d M e m [ 3f4 ]   =   0000001X
d M e m [ 3f8 ]   =   00000014
d M e m [ 3fc ]   =   00000200
$finish called at time : 4150 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MCU.v" Line 804
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST_MODULE_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_MODULE_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST_MODULE_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b40bbf9530a443ab70979c3513a5f25 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_MODULE_13_behav xil_defaultlib.CPU_TEST_MODULE_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_TEST_MODULE_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_MODULE_13_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_MODULE_13_behav -key {Behavioral:sim_1:Functional:CPU_TEST_MODULE_13} -tclbatch {CPU_TEST_MODULE_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_TEST_MODULE_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D_in: zzzzzzzz | ALU_OUT: 00000014 | dMem_out: zzzzzzzz
T =  240.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000014 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 00000014 | dMem_out: zzzzzzzz
T =  250.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000014 | IR = 34424321
D_in: 00000200 | ALU_OUT: 000003fc | dMem_out: 00000200
T =  260.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000014 | IR = 34424321
D_in: 00000200 | ALU_OUT: 000003fc | dMem_out: 00000200
T =  270.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000014 | IR = 34424321
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_MODULE_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 885.043 ; gain = 0.000
run all
BREAK INSTRUCTION FETCHED 4960.0 ps
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   100100c0
R [  1 ]   =   12345678    |   R [ 17 ]   =   ffffffff
R [  2 ]   =   87654321    |   R [ 18 ]   =   00000000
R [  3 ]   =   abcdef01    |   R [ 19 ]   =   00000234
R [  4 ]   =   01fedcba    |   R [ 20 ]   =   00000238
R [  5 ]   =   5a5a5a5a    |   R [ 21 ]   =   0000023c
R [  6 ]   =   ffffffff    |   R [ 22 ]   =   00000240
R [  7 ]   =   100103f0    |   R [ 23 ]   =   00000244
R [  8 ]   =   fffffeff    |   R [ 24 ]   =   00000248
R [  9 ]   =   fffffefe    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   fffffefd    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   fffffefc    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   fffffefb    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   fffffefa    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   fffffef9    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   fffffef8    |   R [ 31 ]   =   00000014
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   xxxxxxxx
d M e m [ 3c4 ]   =   xxxxxxxx
d M e m [ 3c8 ]   =   xxxxxxxx
d M e m [ 3cc ]   =   xxxxxxxx
d M e m [ 3d0 ]   =   xxxxxxxx
d M e m [ 3d4 ]   =   xxxxxxxx
d M e m [ 3d8 ]   =   xxxxxxxx
d M e m [ 3dc ]   =   xxxxxxxx
d M e m [ 3e0 ]   =   xxxxxxxx
d M e m [ 3e4 ]   =   xxxxxxxx
d M e m [ 3e8 ]   =   xxxxxxxx
d M e m [ 3ec ]   =   xxxxxxxx
d M e m [ 3f0 ]   =   fffffef8
d M e m [ 3f4 ]   =   xxxxxxxx
d M e m [ 3f8 ]   =   00000000
d M e m [ 3fc ]   =   00000200
$finish called at time : 4960 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MCU.v" Line 789
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST_MODULE_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_MODULE_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST_MODULE_13
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b40bbf9530a443ab70979c3513a5f25 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_MODULE_13_behav xil_defaultlib.CPU_TEST_MODULE_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_TEST_MODULE_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_MODULE_13_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_MODULE_13_behav -key {Behavioral:sim_1:Functional:CPU_TEST_MODULE_13} -tclbatch {CPU_TEST_MODULE_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_TEST_MODULE_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D_in: zzzzzzzz | ALU_OUT: 00000014 | dMem_out: zzzzzzzz
T =  240.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000014 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 00000014 | dMem_out: zzzzzzzz
T =  250.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000014 | IR = 34424321
D_in: 00000200 | ALU_OUT: 000003fc | dMem_out: 00000200
T =  260.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000014 | IR = 34424321
D_in: 00000200 | ALU_OUT: 000003fc | dMem_out: 00000200
T =  270.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000014 | IR = 34424321
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_MODULE_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 885.043 ; gain = 0.000
run all
BREAK INSTRUCTION FETCHED 4960.0 ps
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   100100c0
R [  1 ]   =   12345678    |   R [ 17 ]   =   ffffffff
R [  2 ]   =   87654321    |   R [ 18 ]   =   00000000
R [  3 ]   =   abcdef01    |   R [ 19 ]   =   00000234
R [  4 ]   =   01fedcba    |   R [ 20 ]   =   00000238
R [  5 ]   =   5a5a5a5a    |   R [ 21 ]   =   0000023c
R [  6 ]   =   ffffffff    |   R [ 22 ]   =   00000240
R [  7 ]   =   100103f0    |   R [ 23 ]   =   00000244
R [  8 ]   =   fffffeff    |   R [ 24 ]   =   00000248
R [  9 ]   =   fffffefe    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   fffffefd    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   fffffefc    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   fffffefb    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   fffffefa    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   fffffef9    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   fffffef8    |   R [ 31 ]   =   00000014
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   xxxxxxxx
d M e m [ 3c4 ]   =   xxxxxxxx
d M e m [ 3c8 ]   =   xxxxxxxx
d M e m [ 3cc ]   =   xxxxxxxx
d M e m [ 3d0 ]   =   xxxxxxxx
d M e m [ 3d4 ]   =   xxxxxxxx
d M e m [ 3d8 ]   =   xxxxxxxx
d M e m [ 3dc ]   =   xxxxxxxx
d M e m [ 3e0 ]   =   xxxxxxxx
d M e m [ 3e4 ]   =   xxxxxxxx
d M e m [ 3e8 ]   =   xxxxxxxx
d M e m [ 3ec ]   =   xxxxxxxx
d M e m [ 3f0 ]   =   fffffef8
d M e m [ 3f4 ]   =   xxxxxxxx
d M e m [ 3f8 ]   =   00000000
d M e m [ 3fc ]   =   00000200
 
D i s p l a y i n g   C o n t e n t s   o f   I O   M e m o r y
i M e m [ 0c0 ]   =   8000ffff
i M e m [ 0c4 ]   =   e0003fff
i M e m [ 0c8 ]   =   f8000fff
i M e m [ 0cc ]   =   fe0003ff
i M e m [ 0d0 ]   =   ff8000ff
i M e m [ 0d4 ]   =   ffe0003f
i M e m [ 0d8 ]   =   fff8000f
i M e m [ 0dc ]   =   fffe0003
i M e m [ 0e0 ]   =   ffff8000
i M e m [ 0e4 ]   =   ffffe000
i M e m [ 0e8 ]   =   fffff800
i M e m [ 0ec ]   =   fffffe00
i M e m [ 0f0 ]   =   ffffff80
i M e m [ 0f4 ]   =   ffffffe0
i M e m [ 0f8 ]   =   fffffff8
i M e m [ 0fc ]   =   fffffffe
$finish called at time : 4960 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MCU.v" Line 789
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST_MODULE_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_MODULE_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sim_1/new/CPU_TEST_MODULE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST_MODULE_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b40bbf9530a443ab70979c3513a5f25 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_MODULE_13_behav xil_defaultlib.CPU_TEST_MODULE_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_TEST_MODULE_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_MODULE_13_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_MODULE_13_behav -key {Behavioral:sim_1:Functional:CPU_TEST_MODULE_13} -tclbatch {CPU_TEST_MODULE_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_TEST_MODULE_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_MODULE_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 886.375 ; gain = 0.000
run all
BREAK INSTRUCTION FETCHED 4960.0 ps
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   100100c0
R [  1 ]   =   12345678    |   R [ 17 ]   =   ffffffff
R [  2 ]   =   87654321    |   R [ 18 ]   =   00000000
R [  3 ]   =   abcdef01    |   R [ 19 ]   =   00000234
R [  4 ]   =   01fedcba    |   R [ 20 ]   =   00000238
R [  5 ]   =   5a5a5a5a    |   R [ 21 ]   =   0000023c
R [  6 ]   =   ffffffff    |   R [ 22 ]   =   00000240
R [  7 ]   =   100103f0    |   R [ 23 ]   =   00000244
R [  8 ]   =   fffffeff    |   R [ 24 ]   =   00000248
R [  9 ]   =   fffffefe    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   fffffefd    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   fffffefc    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   fffffefb    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   fffffefa    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   fffffef9    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   fffffef8    |   R [ 31 ]   =   00000014
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   xxxxxxxx
d M e m [ 3c4 ]   =   xxxxxxxx
d M e m [ 3c8 ]   =   xxxxxxxx
d M e m [ 3cc ]   =   xxxxxxxx
d M e m [ 3d0 ]   =   xxxxxxxx
d M e m [ 3d4 ]   =   xxxxxxxx
d M e m [ 3d8 ]   =   xxxxxxxx
d M e m [ 3dc ]   =   xxxxxxxx
d M e m [ 3e0 ]   =   xxxxxxxx
d M e m [ 3e4 ]   =   xxxxxxxx
d M e m [ 3e8 ]   =   xxxxxxxx
d M e m [ 3ec ]   =   xxxxxxxx
d M e m [ 3f0 ]   =   fffffef8
d M e m [ 3f4 ]   =   xxxxxxxx
d M e m [ 3f8 ]   =   00000000
d M e m [ 3fc ]   =   00000200
 
D i s p l a y i n g   C o n t e n t s   o f   I O   M e m o r y
i M e m [ 0c0 ]   =   8000ffff
i M e m [ 0c4 ]   =   e0003fff
i M e m [ 0c8 ]   =   f8000fff
i M e m [ 0cc ]   =   fe0003ff
i M e m [ 0d0 ]   =   ff8000ff
i M e m [ 0d4 ]   =   ffe0003f
i M e m [ 0d8 ]   =   fff8000f
i M e m [ 0dc ]   =   fffe0003
i M e m [ 0e0 ]   =   ffff8000
i M e m [ 0e4 ]   =   ffffe000
i M e m [ 0e8 ]   =   fffff800
i M e m [ 0ec ]   =   fffffe00
i M e m [ 0f0 ]   =   ffffff80
i M e m [ 0f4 ]   =   ffffffe0
i M e m [ 0f8 ]   =   fffffff8
i M e m [ 0fc ]   =   fffffffe
$finish called at time : 4960 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_13/Final_13.srcs/sources_1/new/MCU.v" Line 789
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 17:16:45 2019...
