DECL|RISCV_MACHINE_TIMER_IRQ|macro|RISCV_MACHINE_TIMER_IRQ
DECL|RISCV_MTIMECMP_BASE|macro|RISCV_MTIMECMP_BASE
DECL|RISCV_MTIME_BASE|macro|RISCV_MTIME_BASE
DECL|RISCV_QEMU_ECALL_EXP|macro|RISCV_QEMU_ECALL_EXP
DECL|RISCV_QEMU_MSTATUS|macro|RISCV_QEMU_MSTATUS
DECL|RISCV_QEMU_UART_BASE|macro|RISCV_QEMU_UART_BASE
DECL|RISCV_RAM_BASE|macro|RISCV_RAM_BASE
DECL|RISCV_RAM_SIZE|macro|RISCV_RAM_SIZE
DECL|SOC_ERET|macro|SOC_ERET
DECL|SOC_MCAUSE_ECALL_EXP|macro|SOC_MCAUSE_ECALL_EXP
DECL|SOC_MCAUSE_IRQ_MASK|macro|SOC_MCAUSE_IRQ_MASK
DECL|SOC_MSTATUS_DEF_RESTORE|macro|SOC_MSTATUS_DEF_RESTORE
DECL|SOC_MSTATUS_IEN|macro|SOC_MSTATUS_IEN
DECL|SOC_MSTATUS_MPIE|macro|SOC_MSTATUS_MPIE
DECL|SOC_MSTATUS_MPP_M_MODE|macro|SOC_MSTATUS_MPP_M_MODE
DECL|SOC_MSTATUS_REG|macro|SOC_MSTATUS_REG
DECL|__RISCV32_QEMU_SOC_H_|macro|__RISCV32_QEMU_SOC_H_
