<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>DVP_Capture2DDR</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Cam_Rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Cam_Rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CAM_RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Frame_Clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Frame_Clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>FIFO_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FIFO_RST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="user">64</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>DVP_Capture2DDR_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8e7a06c2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>DVP_Capture2DDR_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8e7a06c2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5251d40a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5bee53c6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>M_AXI_AWID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>WR_FIFO_RE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>WR_FIFO_EMPTY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>WR_FIFO_AEMPTY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>WR_FIFO_DATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Href</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DataPixel</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Cam_Rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Cam_Pwdn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Frame_Clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Frame_FIFO_EN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIFO_RST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WR_ADDRESS</spirit:name>
        <spirit:displayName>Wr Address</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WR_ADDRESS" spirit:bitStringLength="32">0x01800000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WR_LENGTH</spirit:name>
        <spirit:displayName>Wr Length</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WR_LENGTH">768000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ENDIAN_MODE</spirit:name>
        <spirit:displayName>Endian Mode</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ENDIAN_MODE">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/DVP_Capture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/DVP_Capture2DDR_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Data_to_DDR.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/DVP_Capture2DDR_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_988438a6</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/DVP_Capture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/DVP_Capture2DDR_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Data_to_DDR.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/DVP_Capture2DDR_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/DVP_Capture2DDR_v1_0/data/DVP_Capture2DDR.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/DVP_Capture2DDR_v1_0/data/DVP_Capture2DDR.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/DVP_Capture2DDR_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/DVP_Capture2DDR_v1_0/src/DVP_Capture2DDR.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/DVP_Capture2DDR_v1_0/src/DVP_Capture2DDR.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/DVP_Capture2DDR_v1_0/src/DVP_Capture2DDR_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/DVP_Capture2DDR_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5bee53c6</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Capture DVP to DDR</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">DVP_Capture2DDR_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WR_ADDRESS</spirit:name>
      <spirit:displayName>Wr Address</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WR_ADDRESS" spirit:bitStringLength="32">0x01800000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WR_LENGTH</spirit:name>
      <spirit:displayName>Wr Length</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WR_LENGTH" spirit:bitStringLength="32">768000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ENDIAN_MODE</spirit:name>
      <spirit:displayName>Endian Mode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ENDIAN_MODE" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>DVP_Capture2DDR_v1.0</xilinx:displayName>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-09-02T03:30:27Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a03c843_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3a33dd_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61baff5d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c147d33_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a54fe9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76723ba1_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6d8bae_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35705108_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e38054d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13edaa53_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1d13af_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fcf791_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad1ca93_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792d4a9e_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3861ae72_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2810b1c7_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f76d759_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70780b45_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db5946f_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280a364c_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bfe1623_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab7cb59_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c33548_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc7882a_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e67d41_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6472a274_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a519839_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acdd6d3_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407fad9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c171fd_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b658b62_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c3912b_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b31503_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70061741_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a76eed9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f275_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1079bd0c_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f929cfe_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3512b03d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f040041_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b26fa1_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac8e2e0_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed32b9e_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fef668b_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2d5fae_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d53e74_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9e985d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7975af9f_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6568eb0d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490ad25d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d069fb4_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ea56ca_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7915888e_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a294cd_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f37deb_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532f4d87_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566b2fb5_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7739c9b9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774fabd0_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be6fcdb_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fab84ba_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a5f110_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2aeda2_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d647851_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582bd33f_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea97ebc_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c6ed70_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b79196_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7941fa27_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1139d30_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de49b46_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728b9c33_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64187e5a_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f853432_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761a69d1_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbc7e97_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f72b71_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b557317_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd01143_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dba356_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7beaad76_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311c5e25_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a7caf8_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51aec343_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1190574f_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759d2be2_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea608f2_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ad5aa0_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25589da2_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac0a01_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11daf97e_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a15ad5_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ab47d8_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5638dfe9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9755325_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e49097_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6542a302_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d5de13_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aabd417_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dcff591_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6053d8_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2481de_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35aa1f86_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a61db2e_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15baaeb6_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35cdb775_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69098105_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332b1993_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dee95be_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504d25f9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e63e98_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da7e66e_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26edece7_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6014a8b_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549b7b8c_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9e5cf9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d1332c_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0b87ef_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2972403e_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d2355a_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e0aa1b_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cda71c3_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e10c31_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf89b9d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dac2537_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c57cafe_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dff0e33_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f10c21c_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3d6806_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d81db71_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1016df89_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e71b01d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cab35a2_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a611a38_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2fe7d3_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e898c0_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f98a611_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50498675_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea49f01_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1d2d02_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f34ca63_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f2892e_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6a6c6d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500654f4_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b211bc1_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620fdbef_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4051c17a_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3e21f9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3c8426_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421e5aa_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75da961f_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50114822_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12cd976d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6273af08_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392d2480_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cef090_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716b677_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282a0a2_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644e8417_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7514f3_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b243285_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50796d49_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338315ff_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a4364_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6c7882_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/My_IP/managed_ip_project/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312511c0_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd94f70_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@459340d0_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f05605c_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9089366_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e09a8d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4440ffa2_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440065ec_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3814ad_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2918542_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730bf7bb_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781baada_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e0ed1a_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14149695_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d501303_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c19d43d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55337b00_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35bf6cd9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6955235f_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb004c8_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67128738_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704d348b_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286cf19d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b3c661_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f9902a_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63293420_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123e693_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8a3327_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3924c36_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3241ef50_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1737ad56_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48288490_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680157e5_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbc49ba_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553b4500_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ad34eb_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f46c1bb_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101e4275_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffa4335_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22462c15_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15385996_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a9c6db_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46acd2bb_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6017e776_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5cbbea_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2439603d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12050222_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34eb1b3e_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe0c5d4_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348dbe1a_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c41396d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f8d280_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aebb9d0_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333c42b4_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17de99ed_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a20b26_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7b869d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@585f2fc5_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42994482_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@819ee37_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393ca86_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5dd35f_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486c60a1_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d61af60_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59835337_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278c1cfb_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5634cf48_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ba79fe_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130692fc_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f7b686_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746441d0_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755e037_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da01a4_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@801ff9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c949c8e_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c37c2f_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129ef5ca_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2905f275_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da13acc_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d792918_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ca12c6_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3263fbb0_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316abce9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f3a90_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b6ecf7_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f409778_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b49be1_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ada02f_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73808dde_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3418ff79_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e56b1d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab07d82_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283f4ba8_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73dad336_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a283b5_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa9031f_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6345b48d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a9b8a8_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379322a1_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494b6314_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56039b9c_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2267f9a1_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72623efc_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6f05da_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2d7cb9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b98ec8c_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fc592_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb9ab8a_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b68c14_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736c677d_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539fc0af_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630c23de_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73652fb_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54efd915_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69efc5bb_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e632a9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e41f7a_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f81384_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1135fd0c_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0f6b2a_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e72683_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@feaabc2_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21897bd4_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77054d27_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6543adbd_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2723cd5f_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f0760b5_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db31d32_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d7ba2e_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3df735_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a143c66_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2c9949_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e01064_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c60fe9c_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c0fb8c_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26234fc5_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d1099b_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a656561_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7febc77f_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3cb98_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ff1a64_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0fe125_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41474d66_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3077201b_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa16485_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790de730_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e0ad73_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9e251f_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f547b9_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4898386e_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1751ca0_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@585254c4_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c155f62_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f0e71a_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56205247_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9f42af_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4262839c_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7085e5a3_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21969733_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705175dc_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2718d06a_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6a9f04_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d43d04_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f3a974_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43125943_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2574462b_ARCHIVE_LOCATION">d:/My_Files/ZYNQ/ACZ702/OV5640_DDR_LCD/ip_repo/DVP_Capture2DDR_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="bfa4ded7"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="ce8e2912"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="021d970c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7bd9ad9c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="26805c8a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="342b49ef"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
