{"vcs1":{"timestamp_begin":1700285988.884805290, "rt":9.76, "ut":8.85, "st":0.56}}
{"vcselab":{"timestamp_begin":1700285998.728205220, "rt":1.17, "ut":0.37, "st":0.18}}
{"link":{"timestamp_begin":1700285999.972426277, "rt":0.42, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700285988.306360929}
{"VCS_COMP_START_TIME": 1700285988.306360929}
{"VCS_COMP_END_TIME": 1700286002.703985254}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370196}}
{"stitch_vcselab": {"peak_mem": 240020}}
