{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":27772
      , "details":
      [
        {
          "type":"table"
          , "Board Supports Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":27774
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":27775
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x100000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"channel 2"
          , "id":27776
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x200000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"channel 3"
          , "id":27777
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x300000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":27773
      , "parent":"27772"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":27778
      , "parent":"27772"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":27779
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":27782
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":27780
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":27781
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":27787
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":27788
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":27789
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":27790
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":27785
      , "parent":"27772"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":27786
          , "kwidth":"128"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"1044 cycles"
              , "Width":"128 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"testInputSrcTask"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":303
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":27783
      , "parent":"27772"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":27784
          , "kwidth":"128"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"19"
              , "Latency":"2 cycles"
              , "Width":"128 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"ReadoutTask"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":467
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":27774
      , "to":27773
    }
    , {
      "from":27773
      , "to":27774
    }
    , {
      "from":27775
      , "to":27773
    }
    , {
      "from":27773
      , "to":27775
    }
    , {
      "from":27776
      , "to":27773
    }
    , {
      "from":27773
      , "to":27776
    }
    , {
      "from":27777
      , "to":27773
    }
    , {
      "from":27773
      , "to":27777
    }
    , {
      "from":27780
      , "to":27779
    }
    , {
      "from":27782
      , "to":27779
    }
    , {
      "from":27779
      , "to":27773
    }
    , {
      "from":27784
      , "to":27782
    }
    , {
      "from":27786
      , "to":27780
    }
    , {
      "from":27773
      , "to":27787
    }
    , {
      "from":27773
      , "to":27788
    }
    , {
      "from":27773
      , "to":27789
    }
    , {
      "from":27773
      , "to":27790
    }
    , {
      "from":27787
      , "to":27786
      , "reverse":1
    }
  ]
}
