// Seed: 1989684132
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  assign id_0 = 1;
  type_7(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1'h0), .id_4(id_2)
  );
  logic id_4, id_5 = id_1;
endmodule
`define pp_4 0
`timescale 1 ps / 1 ps
