INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/Jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jump
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/adder0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/comparator0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/concat0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/or0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sim_1/new/tesbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
