$date
	Thu Oct 20 10:08:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! f [3:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var integer 32 & i [31:0] $end
$scope module q1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 4 ' f [3:0] $end
$scope module m0 $end
$var wire 2 ( s [1:0] $end
$var wire 4 ) w [0:3] $end
$var wire 1 * f $end
$upscope $end
$scope module m1 $end
$var wire 2 + s [1:0] $end
$var wire 4 , w [0:3] $end
$var wire 1 - f $end
$upscope $end
$scope module m2 $end
$var wire 2 . s [1:0] $end
$var wire 4 / w [0:3] $end
$var wire 1 0 f $end
$upscope $end
$scope module m3 $end
$var wire 2 1 s [1:0] $end
$var wire 4 2 w [0:3] $end
$var wire 1 3 f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
b101 2
b0 1
00
b110 /
b0 .
0-
b101 ,
b0 +
0*
b110 )
b0 (
b0 '
b0 &
0%
0$
0#
0"
b0 !
$end
#20
b1 !
b1 '
1*
b10 (
b10 +
1"
b1 &
#40
1-
b11 !
b11 '
1*
1#
b1 (
b1 +
0"
b10 &
#60
b10 !
b10 '
0*
b11 (
b11 +
1"
b11 &
#80
10
b110 !
b110 '
0*
b1010 ,
b10 .
b10 1
1$
0#
b0 (
b0 +
0"
b100 &
#100
b111 !
b111 '
1*
b10 (
b10 +
1"
b101 &
#120
0-
b101 !
b101 '
1*
1#
b1 (
b1 +
0"
b110 &
#140
b100 !
b100 '
0*
b11 (
b11 +
1"
b111 &
#160
13
10
b1100 !
b1100 '
0*
1%
b101 ,
b1 .
b1 1
0$
0#
b0 (
b0 +
0"
b1000 &
#180
b1101 !
b1101 '
1*
b10 (
b10 +
1"
b1001 &
#200
1-
b1111 !
b1111 '
1*
1#
b1 (
b1 +
0"
b1010 &
#220
b1110 !
b1110 '
0*
b11 (
b11 +
1"
b1011 &
#240
00
b1010 !
b1010 '
0*
b1010 ,
b11 .
b11 1
1$
0#
b0 (
b0 +
0"
b1100 &
#260
b1011 !
b1011 '
1*
b10 (
b10 +
1"
b1101 &
#280
0-
b1001 !
b1001 '
1*
1#
b1 (
b1 +
0"
b1110 &
#300
b1000 !
b1000 '
0*
b11 (
b11 +
1"
b1111 &
#320
b10000 &
