Active-HDL 15.0.261.9132 2024-08-24 10:34:40

Elaboration top modules:
Architecture                  TB(E1)


-----------------------------------------------------------------------------------------------
Entity   | Architecture | Library     | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------
E1       | TB           | p3_palabras |      | 15.0.261.9132 (Windows64) | -O3
P3       | PArch2       | p3_palabras |      | 15.0.261.9132 (Windows64) | -O3
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
VHDL Package            | Library     | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------
standard                | std         |      |                           | <unavailable>
TEXTIO                  | std         |      | 15.0.261.9132 (Windows64) |  -2019
std_logic_1164          | ieee        |      | 15.0.261.9132 (Windows64) |  -2008
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
Library                 | Comment
-----------------------------------------------------------------------------------------------
ieee                    | Standard IEEE packages library
p3_palabras             | None
std                     | Standard VHDL library
-----------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+e1 e1 tb


The performance of simulation is reduced. Version Student Edition
