# hades.models.Design file
#  
[name] tester
[components]
hades.models.io.Ipin Negative_IN 15000 4800 @N 1001  0
hades.models.io.Ipin Carry_IN 15000 6000 @N 1001  0
hades.models.io.Ipin Overflow_IN 15000 3600 @N 1001  0
hades.models.rtlib.io.IpinVector CONDITION 9000 -8400 @N 1001 4 0000_B 1.0E-9 2
hades.models.gates.Xor2 i9 20400 -1200 @N 1001 1.0E-8
hades.models.gates.InvSmall i8 18000 3600 @N 1001 5.0E-9
hades.models.gates.Nor2 i7 34200 -600 @N 1001 1.0E-8
hades.models.io.Constant0 i17 28800 -1800 @N 1001
hades.models.gates.InvSmall i6 18000 6600 @N 1001 5.0E-9
hades.models.io.Constant1 i16 28800 -600 @N 1001
hades.models.gates.And2 i5 21000 6000 @N 1001 1.0E-8
hades.models.Design MUX16_1 30000 3000 @N 1001 /hades/models/rtl/Mux16_1.hds
hades.models.gates.Or2 i15 20400 -8400 @N 1001 1.0E-8
hades.models.rtlib.io.Expander Exp 27000 13800 @N 1001 4 1.0E-8
hades.models.gates.Or2 i4 20400 3600 @N 1001 1.0E-8
hades.models.gates.InvSmall i3 18600 7800 @N 1001 5.0E-9
hades.models.io.Ipin Zero_IN 15000 7200 @N 1001  0
hades.models.gates.InvSmall i14 18000 -4800 @N 1001 5.0E-9
hades.models.gates.Xnor2 i13 18600 1200 @N 1001 1.0E-8
hades.models.gates.InvSmall i2 18600 9000 @N 1001 5.0E-9
hades.models.gates.Xnor2 i12 40200 -2400 @N 1001 1.0E-8
hades.models.gates.InvSmall i1 18600 10200 @N 1001 5.0E-9
hades.models.gates.And2 i11 20400 -4800 @N 1001 1.0E-8
hades.models.gates.InvSmall i0 18600 11400 @N 1001 5.0E-9
hades.models.io.Opin TEST_SUCCEEDS 39600 7800 @N 1001 5.0E-9
[end components]
[signals]
hades.signals.SignalStdLogic1164 n20_0 2 i11 Y MUX16_1 A12 3 2 27600 5400 30000 5400 2 27600 5400 27600 -3600 2 27600 -3600 24000 -3600 0 
hades.signals.SignalStdLogic1164 n9 2 i0 Y MUX16_1 A1 1 2 20400 12000 30000 12000 0 
hades.signals.SignalStdLogic1164 n8 2 i1 Y MUX16_1 A3 1 2 20400 10800 30000 10800 0 
hades.signals.SignalStdLogic1164 n7 2 i2 Y MUX16_1 A5 1 2 20400 9600 30000 9600 0 
hades.signals.SignalStdLogic1164 n6 2 i3 Y MUX16_1 A7 1 2 20400 8400 30000 8400 0 
hades.signals.SignalStdLogic1164 n5 2 i5 Y MUX16_1 A8 3 2 24600 7200 25200 7200 2 25200 7200 25200 7800 2 25200 7800 30000 7800 0 
hades.signals.SignalStdLogic1164 n19 2 i15 Y MUX16_1 A13 3 2 24000 -7200 28200 -7200 2 28200 -7200 28200 4800 2 28200 4800 30000 4800 0 
hades.signals.SignalStdLogic1164 n4 2 i6 Y i5 B 3 2 19800 7200 20400 7200 2 20400 7200 20400 7800 2 20400 7800 21000 7800 0 
hades.signals.SignalStdLogic1164 n11_0_1 2 i4 Y MUX16_1 A9 4 2 25800 7200 30000 7200 2 25800 7200 25800 6600 2 25800 6600 25800 4800 2 25800 4800 24000 4800 0 
hades.signals.SignalStdLogic1164 n3 5 Overflow_IN Y i3 A MUX16_1 A6 i13 B i9 B 13 2 15000 3600 17400 3600 2 17400 8400 17400 9000 2 17400 3600 17400 8400 2 17400 8400 18600 8400 2 17400 3600 17400 3000 2 17400 600 17400 -3600 2 17400 3000 17400 1800 2 17400 9000 30000 9000 2 17400 1800 17400 600 2 17400 600 18000 600 2 17400 3000 18600 3000 2 17400 -3600 17400 -5400 2 18000 600 20400 600 4 17400 3600 17400 600 17400 3000 17400 8400 
hades.signals.SignalStdLogic1164 n17 2 Exp Y0 MUX16_1 S0 3 2 29400 15000 29400 17400 2 29400 17400 33000 17400 2 33000 17400 33000 13800 0 
hades.signals.SignalStdLogic1164 n2_0 5 Negative_IN Y i2 A MUX16_1 A4 i13 A i9 A 11 2 16800 9600 16800 10200 2 16800 4800 16800 9600 2 16800 9600 18600 9600 2 16800 4800 16800 3000 2 16800 10200 30000 10200 2 16800 1800 16800 -600 2 16800 -600 20400 -600 2 16800 2400 16800 1800 2 16800 1800 18600 1800 2 16800 3000 16800 2400 2 16800 4800 15000 4800 3 16800 9600 16800 1800 16800 4800 
hades.signals.SignalStdLogic1164 n16 2 Exp Y1 MUX16_1 S1 3 2 28800 15000 28800 16800 2 28800 16800 32400 16800 2 32400 16800 32400 13800 0 
hades.signals.SignalStdLogic1164 n1 5 Carry_IN Y i1 A i5 A i8 A MUX16_1 A2 12 2 16200 10800 16200 11400 2 16200 6600 16200 10800 2 16200 10800 18600 10800 2 16200 4200 16200 3000 2 16200 6000 16200 6600 2 16200 6600 21000 6600 2 16200 6000 16200 4200 2 16200 4200 18000 4200 2 16200 6000 15000 6000 2 16200 3000 16200 -3600 2 16200 11400 30000 11400 2 16200 -3600 16200 -5400 4 16200 6600 16200 4200 16200 10800 16200 6000 
hades.signals.SignalStdLogicVector n15 4 2 CONDITION Y Exp A 4 2 9000 -8400 9600 -8400 2 9600 -8400 9600 13200 2 9600 13200 27600 13200 2 27600 13200 27600 13800 0 
hades.signals.SignalStdLogic1164 n14 2 Exp Y2 MUX16_1 S2 3 2 28200 15000 28200 16200 2 28200 16200 31800 16200 2 31800 16200 31800 13800 0 
hades.signals.SignalStdLogic1164 n0 7 Zero_IN Y i0 A MUX16_1 A0 i14 A i15 A i4 B i6 A 15 2 15000 7200 15600 7200 2 15600 7200 15600 12000 2 15600 12000 18600 12000 2 15600 12000 15600 12600 2 15600 12600 30000 12600 2 15600 -4200 15600 -5400 2 15600 5400 15600 -4200 2 15600 -4200 18000 -4200 2 15600 -6600 15600 -7200 2 15600 -5400 15600 -6600 2 15600 -7200 15600 -7800 2 15600 -7800 20400 -7800 2 15600 7200 15600 5400 2 15600 5400 20400 5400 2 15600 7200 18000 7200 4 15600 12000 15600 7200 15600 -4200 15600 5400 
hades.signals.SignalStdLogic1164 n13 2 Exp Y3 MUX16_1 S3 3 2 27600 15000 27600 15600 2 27600 15600 31200 15600 2 31200 15600 31200 13800 0 
hades.signals.SignalStdLogic1164 n12 2 MUX16_1 Y TEST_SUCCEEDS A 1 2 34200 7800 39600 7800 0 
hades.signals.SignalStdLogic1164 n11 2 i14 Y i11 A 1 2 19800 -4200 20400 -4200 0 
hades.signals.SignalStdLogic1164 n10 2 i8 Y i4 A 1 2 19800 4200 20400 4200 0 
hades.signals.SignalStdLogic1164 n21_0 2 i17 Y MUX16_1 A14 5 2 28800 4200 30000 4200 2 28800 4200 28800 1200 2 28800 1200 31200 1200 2 31200 1200 31200 -1200 2 31200 -1200 30000 -1200 0 
hades.signals.SignalStdLogic1164 n19_0_0_1 3 i9 Y MUX16_1 A11 i15 B 9 2 27000 5400 27000 6000 2 27000 6000 30000 6000 2 27000 5400 27000 0 2 25200 0 24000 0 2 27000 0 25200 0 2 25200 0 25200 -5400 2 25200 -5400 19800 -5400 2 19800 -5400 19800 -6600 2 19800 -6600 20400 -6600 1 25200 0 
hades.signals.SignalStdLogic1164 n11_1_1 3 i13 Y MUX16_1 A10 i11 B 9 2 26400 6000 26400 6600 2 26400 6600 30000 6600 2 26400 6000 26400 2400 2 24600 2400 22200 2400 2 26400 2400 24600 2400 2 24600 2400 24600 -1800 2 24600 -1800 19800 -1800 2 19800 -1800 19800 -3000 2 19800 -3000 20400 -3000 1 24600 2400 
hades.signals.SignalStdLogic1164 n19_1 2 i16 Y MUX16_1 A15 5 2 30000 3600 29400 3600 2 29400 3600 29400 1800 2 29400 1800 30600 1800 2 30600 1800 30600 0 2 30600 0 30000 0 0 
[end signals]
[end]
