// Seed: 2037519881
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    output wor id_6,
    output wire id_7
);
  wire id_9;
  ;
  assign id_9 = id_2;
  assign module_1.id_3 = 0;
  wire id_10;
  assign id_6 = 1;
  parameter id_11 = 1;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri id_3,
    output supply0 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output supply0 id_7
);
  assign id_4 = ~(1) == - -1;
  assign id_4 = 1;
  assign id_7 = id_6;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_6,
      id_0,
      id_6,
      id_6,
      id_5,
      id_5
  );
  wire id_9;
  ;
  wire id_10;
  nor primCall (id_5, id_2, id_0, id_1);
endmodule
