/*
---------------------------------------------------------------------------------
--                                                                             --
--            (C) COPYRIGHT 2002-2011 BLX IC DESIGN CORP., LTD                 --
--                          ALL RIGHTS RESERVED                                --
--                                                                             --
-- This file and the associated documentation are confidential and proprietary --
-- to BLX IC Design Corp., Ltd. Your use or disclosure of this file is subject --
-- to the terms and conditions of a written license agreement between you, or  --
-- your company, and BLX IC Design Corp., Ltd.                                 --
--                                                                             --
--  The entire notice above must be reproduced on all authorized copies.       --
---------------------------------------------------------------------------------
*/
/*
---------------------------------------------------------------------------------
-- File:                        he3250.vh
-- Designer:                    Hailin Huang
-- Date:                        2011-08-11
-- Version:                     1.0
-- Abstract:                    HE3250 global macro definition
---------------------------------------------------------------------------------
*/
/*
---------------------------------------------------------------------------------
--
-- Function Description:
-- All global macro definitions in HE3250 chip are included in this file for
-- better consistency and maintainence.
-- To improve the readibility, the definitions are separated into several groups
-- based on their functional attributes.
-- The defintions are summarized into the following groups.
-- definition group 1: the base address definition of memory-mapped registers
-- definition group 2: the individual memory-mapped register address defintions.
-- definition group 3: interrupt sources definition
--
---------------------------------------------------------------------------------
*/
/*
---------------------------------------------------------------------------------
--
-- Revision History:
-- 2011-08-11: initial version, by Hailin Huang
-- 2011-10-14: add 7816 register address, by Cao Hao
-- 2011-12-16: add timer & watchdog by Peng Yin
-- 2012-01-18: add dw_gmac by Zhang Xiaobo
-- 2012-03-17: add i2c by Cao Hao
-- 2012-04-18: add gpio by Cao Hao
---------------------------------------------------------------------------------
*/

#ifndef HE3250_DEFINE
#define HE3250_DEFINE
    #define HE3250_USB_BASEADDR            0xBC000000
    #define HE3250_LCDC_BASEADDR           0xBC040000
    #define HE3250_DMA_BASEADDR            0xBC042000
    #define HE3250_NFC_BASEADDR            0xBC044000
    #define HE3250_SDIO_BASEADDR           0xBC046000
    #define HE3250_ICTL_BASEADDR           0xBC048000
    #define HE3250_SYSCTL_BASEADDR         0xBC04A000
    #define HE3250_SPI1_BASEADDR           0xBC04C000
    #define HE3250_EMICFG_BASEADDR         0xBC04E000
    #define HE3250_EMIMEM_BASEADDR         0x1DC00000
    #define HE3250_CAN_BASEADDR            0xBC100000
    #define HE3250_SPI0_BASEADDR           0xBC101000
    #define HE3250_KEYPAD_BASEADDR         0xBC102000
    #define HE3250_SCI0_BASEADDR           0xBC103000
    #define HE3250_SCI1_BASEADDR           0xBC104000
    #define HE3250_PWM_BASEADDR            0xBC105000
    #define HE3250_PS2_0_BASEADDR          0xBC106000
    #define HE3250_PS2_1_BASEADDR          0xBC107000
    #define HE3250_UART0_BASEADDR          0xBC108000
    #define HE3250_UART1_BASEADDR          0xBC109000
    #define HE3250_UART2_BASEADDR          0xBC10A000
    #define HE3250_UART3_BASEADDR          0xBC10B000
    #define HE3250_UART4_BASEADDR          0xBC10C000
    #define HE3250_UART5_BASEADDR          0xBC10D000
    #define HE3250_UART6_BASEADDR          0xBC10E000
    #define HE3250_UART7_BASEADDR          0xBC10F000
    #define HE3250_GPIO_BASEADDR           0xBC110000
    #define HE3250_I2C_BASEADDR            0xBC111000
    #define HE3250_I2S_BASEADDR            0xBC112000
    #define HE3250_DDR2_BASEADDR           0xBC113000
    #define HE3250_TIMER_BASEADDR          0xBC114000
    #define HE3250_WATCHDOG_BASEADDR       0xBC115000
    #define HE3250_DDR2_PHY_BASEADDR       0xBC116000
    #define HE3250_MAC_MAC_BASEADDR        0xBC117000
    #define HE3250_MAC_DMA_BASEADDR        0xBC118000
    #define HE3250_REGADDR_USB_GOTGCTL                  HE3250_USB_BASEADDR+0x00000000
    #define HE3250_REGADDR_USB_GOTGINT                  HE3250_USB_BASEADDR+0x00000004
    #define HE3250_REGADDR_USB_GAHBCFG                  HE3250_USB_BASEADDR+0x00000008
    #define HE3250_REGADDR_USB_GUSBCFG                  HE3250_USB_BASEADDR+0x0000000C
    #define HE3250_REGADDR_USB_GRSTCTL                  HE3250_USB_BASEADDR+0x00000010
    #define HE3250_REGADDR_USB_GINTSTS                  HE3250_USB_BASEADDR+0x00000014
    #define HE3250_REGADDR_USB_GINTMSK                  HE3250_USB_BASEADDR+0x00000018
    #define HE3250_REGADDR_USB_GRXSTSR                  HE3250_USB_BASEADDR+0x0000001C
    #define HE3250_REGADDR_USB_GRXSTSP                  HE3250_USB_BASEADDR+0x00000020
    #define HE3250_REGADDR_USB_GRXFSIZ                  HE3250_USB_BASEADDR+0x00000024
    #define HE3250_REGADDR_USB_GNPTXFSIZ                HE3250_USB_BASEADDR+0x00000028
    #define HE3250_REGADDR_USB_GNPTXSTS                 HE3250_USB_BASEADDR+0x0000002C
    #define HE3250_REGADDR_USB_GI2CCTL                  HE3250_USB_BASEADDR+0x00000030
    #define HE3250_REGADDR_USB_GPVNDCTL                 HE3250_USB_BASEADDR+0x00000034
    #define HE3250_REGADDR_USB_GGPIO                    HE3250_USB_BASEADDR+0x00000038
    #define HE3250_REGADDR_USB_GUID                     HE3250_USB_BASEADDR+0x0000003C
    #define HE3250_REGADDR_USB_GSNPSID                  HE3250_USB_BASEADDR+0x00000040
    #define HE3250_REGADDR_USB_GHWCFG1                  HE3250_USB_BASEADDR+0x00000044
    #define HE3250_REGADDR_USB_GHWCFG2                  HE3250_USB_BASEADDR+0x00000048
    #define HE3250_REGADDR_USB_GHWCFG3                  HE3250_USB_BASEADDR+0x0000004C
    #define HE3250_REGADDR_USB_GHWCFG4                  HE3250_USB_BASEADDR+0x00000050
    #define HE3250_REGADDR_USB_GLPMCFG                  HE3250_USB_BASEADDR+0x00000054
    #define HE3250_REGADDR_USB_GPWRDN                   HE3250_USB_BASEADDR+0x00000058
    #define HE3250_REGADDR_USB_GDFIFOCFG                HE3250_USB_BASEADDR+0x0000005C
    #define HE3250_REGADDR_USB_GADPCTL                  HE3250_USB_BASEADDR+0x00000060
    #define HE3250_REGADDR_USB_HPTXFSIZ                 HE3250_USB_BASEADDR+0x00000100
    #define HE3250_REGADDR_USB_DIEPTXF1                 HE3250_USB_BASEADDR+0x00000104
    #define HE3250_REGADDR_USB_DIEPTXF2                 HE3250_USB_BASEADDR+0x00000108
    #define HE3250_REGADDR_USB_DIEPTXF3                 HE3250_USB_BASEADDR+0x0000010C
    #define HE3250_REGADDR_USB_DIEPTXF4                 HE3250_USB_BASEADDR+0x00000110
    #define HE3250_REGADDR_USB_DIEPTXF5                 HE3250_USB_BASEADDR+0x00000114
    #define HE3250_REGADDR_USB_DIEPTXF6                 HE3250_USB_BASEADDR+0x00000118
    #define HE3250_REGADDR_USB_DIEPTXF7                 HE3250_USB_BASEADDR+0x0000011C
    #define HE3250_REGADDR_USB_DIEPTXF8                 HE3250_USB_BASEADDR+0x00000120
    #define HE3250_REGADDR_USB_DIEPTXF9                 HE3250_USB_BASEADDR+0x00000124
    #define HE3250_REGADDR_USB_DIEPTXF10                HE3250_USB_BASEADDR+0x00000128
    #define HE3250_REGADDR_USB_DIEPTXF11                HE3250_USB_BASEADDR+0x0000012C
    #define HE3250_REGADDR_USB_DIEPTXF12                HE3250_USB_BASEADDR+0x00000130
    #define HE3250_REGADDR_USB_DIEPTXF13                HE3250_USB_BASEADDR+0x00000134
    #define HE3250_REGADDR_USB_DIEPTXF14                HE3250_USB_BASEADDR+0x00000138
    #define HE3250_REGADDR_USB_DIEPTXF15                HE3250_USB_BASEADDR+0x0000013C
    #define HE3250_REGADDR_USB_HCFG                     HE3250_USB_BASEADDR+0x00000400
    #define HE3250_REGADDR_USB_HFIR                     HE3250_USB_BASEADDR+0x00000404
    #define HE3250_REGADDR_USB_HFNUM                    HE3250_USB_BASEADDR+0x00000408
    #define HE3250_REGADDR_USB_HPTXSTS                  HE3250_USB_BASEADDR+0x00000410
    #define HE3250_REGADDR_USB_HAINT                    HE3250_USB_BASEADDR+0x00000414
    #define HE3250_REGADDR_USB_HAINTMSK                 HE3250_USB_BASEADDR+0x00000418
    #define HE3250_REGADDR_USB_HPRT                     HE3250_USB_BASEADDR+0x00000440
    #define HE3250_REGADDR_USB_HCCHAR0                  HE3250_USB_BASEADDR+0x00000500
    #define HE3250_REGADDR_USB_HCCHAR1                  HE3250_USB_BASEADDR+0x00000520
    #define HE3250_REGADDR_USB_HCCHAR2                  HE3250_USB_BASEADDR+0x00000540
    #define HE3250_REGADDR_USB_HCCHAR3                  HE3250_USB_BASEADDR+0x00000560
    #define HE3250_REGADDR_USB_HCCHAR4                  HE3250_USB_BASEADDR+0x00000580
    #define HE3250_REGADDR_USB_HCCHAR5                  HE3250_USB_BASEADDR+0x000005A0
    #define HE3250_REGADDR_USB_HCCHAR6                  HE3250_USB_BASEADDR+0x000005C0
    #define HE3250_REGADDR_USB_HCCHAR7                  HE3250_USB_BASEADDR+0x000005E0
    #define HE3250_REGADDR_USB_HCCHAR8                  HE3250_USB_BASEADDR+0x00000600
    #define HE3250_REGADDR_USB_HCCHAR9                  HE3250_USB_BASEADDR+0x00000620
    #define HE3250_REGADDR_USB_HCCHAR10                 HE3250_USB_BASEADDR+0x00000640
    #define HE3250_REGADDR_USB_HCCHAR11                 HE3250_USB_BASEADDR+0x00000660
    #define HE3250_REGADDR_USB_HCCHAR12                 HE3250_USB_BASEADDR+0x00000680
    #define HE3250_REGADDR_USB_HCCHAR13                 HE3250_USB_BASEADDR+0x000006A0
    #define HE3250_REGADDR_USB_HCCHAR14                 HE3250_USB_BASEADDR+0x000006C0
    #define HE3250_REGADDR_USB_HCCHAR15                 HE3250_USB_BASEADDR+0x000006E0
    #define HE3250_REGADDR_USB_HCSPLT0                  HE3250_USB_BASEADDR+0x00000504
    #define HE3250_REGADDR_USB_HCSPLT1                  HE3250_USB_BASEADDR+0x00000524
    #define HE3250_REGADDR_USB_HCSPLT2                  HE3250_USB_BASEADDR+0x00000544
    #define HE3250_REGADDR_USB_HCSPLT3                  HE3250_USB_BASEADDR+0x00000564
    #define HE3250_REGADDR_USB_HCSPLT4                  HE3250_USB_BASEADDR+0x00000584
    #define HE3250_REGADDR_USB_HCSPLT5                  HE3250_USB_BASEADDR+0x000005A4
    #define HE3250_REGADDR_USB_HCSPLT6                  HE3250_USB_BASEADDR+0x000005C4
    #define HE3250_REGADDR_USB_HCSPLT7                  HE3250_USB_BASEADDR+0x000005E4
    #define HE3250_REGADDR_USB_HCSPLT8                  HE3250_USB_BASEADDR+0x00000604
    #define HE3250_REGADDR_USB_HCSPLT9                  HE3250_USB_BASEADDR+0x00000624
    #define HE3250_REGADDR_USB_HCSPLT10                 HE3250_USB_BASEADDR+0x00000644
    #define HE3250_REGADDR_USB_HCSPLT11                 HE3250_USB_BASEADDR+0x00000664
    #define HE3250_REGADDR_USB_HCSPLT12                 HE3250_USB_BASEADDR+0x00000684
    #define HE3250_REGADDR_USB_HCSPLT13                 HE3250_USB_BASEADDR+0x000006A4
    #define HE3250_REGADDR_USB_HCSPLT14                 HE3250_USB_BASEADDR+0x000006C4
    #define HE3250_REGADDR_USB_HCSPLT15                 HE3250_USB_BASEADDR+0x000006E4
    #define HE3250_REGADDR_USB_HCINT0                   HE3250_USB_BASEADDR+0x00000508
    #define HE3250_REGADDR_USB_HCINT1                   HE3250_USB_BASEADDR+0x00000528
    #define HE3250_REGADDR_USB_HCINT2                   HE3250_USB_BASEADDR+0x00000548
    #define HE3250_REGADDR_USB_HCINT3                   HE3250_USB_BASEADDR+0x00000568
    #define HE3250_REGADDR_USB_HCINT4                   HE3250_USB_BASEADDR+0x00000588
    #define HE3250_REGADDR_USB_HCINT5                   HE3250_USB_BASEADDR+0x000005A8
    #define HE3250_REGADDR_USB_HCINT6                   HE3250_USB_BASEADDR+0x000005C8
    #define HE3250_REGADDR_USB_HCINT7                   HE3250_USB_BASEADDR+0x000005E8
    #define HE3250_REGADDR_USB_HCINT8                   HE3250_USB_BASEADDR+0x00000608
    #define HE3250_REGADDR_USB_HCINT9                   HE3250_USB_BASEADDR+0x00000628
    #define HE3250_REGADDR_USB_HCINT10                  HE3250_USB_BASEADDR+0x00000648
    #define HE3250_REGADDR_USB_HCINT11                  HE3250_USB_BASEADDR+0x00000668
    #define HE3250_REGADDR_USB_HCINT12                  HE3250_USB_BASEADDR+0x00000688
    #define HE3250_REGADDR_USB_HCINT13                  HE3250_USB_BASEADDR+0x000006A8
    #define HE3250_REGADDR_USB_HCINT14                  HE3250_USB_BASEADDR+0x000006C8
    #define HE3250_REGADDR_USB_HCINT15                  HE3250_USB_BASEADDR+0x000006E8
    #define HE3250_REGADDR_USB_HCINTMSK0                HE3250_USB_BASEADDR+0x0000050C
    #define HE3250_REGADDR_USB_HCINTMSK1                HE3250_USB_BASEADDR+0x0000052C
    #define HE3250_REGADDR_USB_HCINTMSK2                HE3250_USB_BASEADDR+0x0000054C
    #define HE3250_REGADDR_USB_HCINTMSK3                HE3250_USB_BASEADDR+0x0000056C
    #define HE3250_REGADDR_USB_HCINTMSK4                HE3250_USB_BASEADDR+0x0000058C
    #define HE3250_REGADDR_USB_HCINTMSK5                HE3250_USB_BASEADDR+0x000005AC
    #define HE3250_REGADDR_USB_HCINTMSK6                HE3250_USB_BASEADDR+0x000005CC
    #define HE3250_REGADDR_USB_HCINTMSK7                HE3250_USB_BASEADDR+0x000005EC
    #define HE3250_REGADDR_USB_HCINTMSK8                HE3250_USB_BASEADDR+0x0000060C
    #define HE3250_REGADDR_USB_HCINTMSK9                HE3250_USB_BASEADDR+0x0000062C
    #define HE3250_REGADDR_USB_HCINTMSK10               HE3250_USB_BASEADDR+0x0000064C
    #define HE3250_REGADDR_USB_HCINTMSK11               HE3250_USB_BASEADDR+0x0000066C
    #define HE3250_REGADDR_USB_HCINTMSK12               HE3250_USB_BASEADDR+0x0000068C
    #define HE3250_REGADDR_USB_HCINTMSK13               HE3250_USB_BASEADDR+0x000006AC
    #define HE3250_REGADDR_USB_HCINTMSK14               HE3250_USB_BASEADDR+0x000006CC
    #define HE3250_REGADDR_USB_HCINTMSK15               HE3250_USB_BASEADDR+0x000006EC
    #define HE3250_REGADDR_USB_HCTSIZ0                  HE3250_USB_BASEADDR+0x00000510
    #define HE3250_REGADDR_USB_HCTSIZ1                  HE3250_USB_BASEADDR+0x00000530
    #define HE3250_REGADDR_USB_HCTSIZ2                  HE3250_USB_BASEADDR+0x00000550
    #define HE3250_REGADDR_USB_HCTSIZ3                  HE3250_USB_BASEADDR+0x00000570
    #define HE3250_REGADDR_USB_HCTSIZ4                  HE3250_USB_BASEADDR+0x00000590
    #define HE3250_REGADDR_USB_HCTSIZ5                  HE3250_USB_BASEADDR+0x000005B0
    #define HE3250_REGADDR_USB_HCTSIZ6                  HE3250_USB_BASEADDR+0x000005D0
    #define HE3250_REGADDR_USB_HCTSIZ7                  HE3250_USB_BASEADDR+0x000005F0
    #define HE3250_REGADDR_USB_HCTSIZ8                  HE3250_USB_BASEADDR+0x00000610
    #define HE3250_REGADDR_USB_HCTSIZ9                  HE3250_USB_BASEADDR+0x00000630
    #define HE3250_REGADDR_USB_HCTSIZ10                 HE3250_USB_BASEADDR+0x00000650
    #define HE3250_REGADDR_USB_HCTSIZ11                 HE3250_USB_BASEADDR+0x00000670
    #define HE3250_REGADDR_USB_HCTSIZ12                 HE3250_USB_BASEADDR+0x00000690
    #define HE3250_REGADDR_USB_HCTSIZ13                 HE3250_USB_BASEADDR+0x000006B0
    #define HE3250_REGADDR_USB_HCTSIZ14                 HE3250_USB_BASEADDR+0x000006D0
    #define HE3250_REGADDR_USB_HCTSIZ15                 HE3250_USB_BASEADDR+0x000006F0
    #define HE3250_REGADDR_USB_HCDMA0                   HE3250_USB_BASEADDR+0x00000514
    #define HE3250_REGADDR_USB_HCDMA1                   HE3250_USB_BASEADDR+0x00000534
    #define HE3250_REGADDR_USB_HCDMA2                   HE3250_USB_BASEADDR+0x00000554
    #define HE3250_REGADDR_USB_HCDMA3                   HE3250_USB_BASEADDR+0x00000574
    #define HE3250_REGADDR_USB_HCDMA4                   HE3250_USB_BASEADDR+0x00000594
    #define HE3250_REGADDR_USB_HCDMA5                   HE3250_USB_BASEADDR+0x000005B4
    #define HE3250_REGADDR_USB_HCDMA6                   HE3250_USB_BASEADDR+0x000005D4
    #define HE3250_REGADDR_USB_HCDMA7                   HE3250_USB_BASEADDR+0x000005F4
    #define HE3250_REGADDR_USB_HCDMA8                   HE3250_USB_BASEADDR+0x00000614
    #define HE3250_REGADDR_USB_HCDMA9                   HE3250_USB_BASEADDR+0x00000634
    #define HE3250_REGADDR_USB_HCDMA10                  HE3250_USB_BASEADDR+0x00000654
    #define HE3250_REGADDR_USB_HCDMA11                  HE3250_USB_BASEADDR+0x00000674
    #define HE3250_REGADDR_USB_HCDMA12                  HE3250_USB_BASEADDR+0x00000694
    #define HE3250_REGADDR_USB_HCDMA13                  HE3250_USB_BASEADDR+0x000006B4
    #define HE3250_REGADDR_USB_HCDMA14                  HE3250_USB_BASEADDR+0x000006D4
    #define HE3250_REGADDR_USB_HCDMA15                  HE3250_USB_BASEADDR+0x000006F4
    #define HE3250_REGADDR_USB_HCDMAB0                  HE3250_USB_BASEADDR+0x0000051C
    #define HE3250_REGADDR_USB_HCDMAB1                  HE3250_USB_BASEADDR+0x0000053C
    #define HE3250_REGADDR_USB_HCDMAB2                  HE3250_USB_BASEADDR+0x0000055C
    #define HE3250_REGADDR_USB_HCDMAB3                  HE3250_USB_BASEADDR+0x0000057C
    #define HE3250_REGADDR_USB_HCDMAB4                  HE3250_USB_BASEADDR+0x0000059C
    #define HE3250_REGADDR_USB_HCDMAB5                  HE3250_USB_BASEADDR+0x000005BC
    #define HE3250_REGADDR_USB_HCDMAB6                  HE3250_USB_BASEADDR+0x000005DC
    #define HE3250_REGADDR_USB_HCDMAB7                  HE3250_USB_BASEADDR+0x000005FC
    #define HE3250_REGADDR_USB_HCDMAB8                  HE3250_USB_BASEADDR+0x0000061C
    #define HE3250_REGADDR_USB_HCDMAB9                  HE3250_USB_BASEADDR+0x0000063C
    #define HE3250_REGADDR_USB_HCDMAB10                 HE3250_USB_BASEADDR+0x0000065C
    #define HE3250_REGADDR_USB_HCDMAB11                 HE3250_USB_BASEADDR+0x0000067C
    #define HE3250_REGADDR_USB_HCDMAB12                 HE3250_USB_BASEADDR+0x0000069C
    #define HE3250_REGADDR_USB_HCDMAB13                 HE3250_USB_BASEADDR+0x000006BC
    #define HE3250_REGADDR_USB_HCDMAB14                 HE3250_USB_BASEADDR+0x000006DC
    #define HE3250_REGADDR_USB_HCDMAB15                 HE3250_USB_BASEADDR+0x000006FC
    #define HE3250_REGADDR_USB_DCFG                     HE3250_USB_BASEADDR+0x00000800
    #define HE3250_REGADDR_USB_DCTL                     HE3250_USB_BASEADDR+0x00000804
    #define HE3250_REGADDR_USB_DSTS                     HE3250_USB_BASEADDR+0x00000808
    #define HE3250_REGADDR_USB_DIEPMSK                  HE3250_USB_BASEADDR+0x00000810
    #define HE3250_REGADDR_USB_DOEPMSK                  HE3250_USB_BASEADDR+0x00000814
    #define HE3250_REGADDR_USB_DAINT                    HE3250_USB_BASEADDR+0x00000818
    #define HE3250_REGADDR_USB_DAINTMSK                 HE3250_USB_BASEADDR+0x0000081C
    #define HE3250_REGADDR_USB_DTKNQR1                  HE3250_USB_BASEADDR+0x00000820
    #define HE3250_REGADDR_USB_DTKNQR2                  HE3250_USB_BASEADDR+0x00000824
    #define HE3250_REGADDR_USB_DTKNQR3                  HE3250_USB_BASEADDR+0x00000830
    #define HE3250_REGADDR_USB_DTKNQR4                  HE3250_USB_BASEADDR+0x00000834
    #define HE3250_REGADDR_USB_DVBUSDIS                 HE3250_USB_BASEADDR+0x00000828
    #define HE3250_REGADDR_USB_DVBUSPULSE               HE3250_USB_BASEADDR+0x0000082C
    #define HE3250_REGADDR_USB_DTHRCTL                  HE3250_USB_BASEADDR+0x00000830
    #define HE3250_REGADDR_USB_DIEPEMPMSK               HE3250_USB_BASEADDR+0x00000834
    #define HE3250_REGADDR_USB_DEACHINT                 HE3250_USB_BASEADDR+0x00000838
    #define HE3250_REGADDR_USB_DEACHINTMSK              HE3250_USB_BASEADDR+0x0000083C
    #define HE3250_REGADDR_USB_DIEPEACHMSK0             HE3250_USB_BASEADDR+0x00000840
    #define HE3250_REGADDR_USB_DIEPEACHMSK1             HE3250_USB_BASEADDR+0x00000844
    #define HE3250_REGADDR_USB_DIEPEACHMSK2             HE3250_USB_BASEADDR+0x00000848
    #define HE3250_REGADDR_USB_DIEPEACHMSK3             HE3250_USB_BASEADDR+0x0000084C
    #define HE3250_REGADDR_USB_DIEPEACHMSK4             HE3250_USB_BASEADDR+0x00000850
    #define HE3250_REGADDR_USB_DIEPEACHMSK5             HE3250_USB_BASEADDR+0x00000854
    #define HE3250_REGADDR_USB_DIEPEACHMSK6             HE3250_USB_BASEADDR+0x00000858
    #define HE3250_REGADDR_USB_DIEPEACHMSK7             HE3250_USB_BASEADDR+0x0000085C
    #define HE3250_REGADDR_USB_DIEPEACHMSK8             HE3250_USB_BASEADDR+0x00000860
    #define HE3250_REGADDR_USB_DIEPEACHMSK9             HE3250_USB_BASEADDR+0x00000864
    #define HE3250_REGADDR_USB_DIEPEACHMSK10            HE3250_USB_BASEADDR+0x00000868
    #define HE3250_REGADDR_USB_DIEPEACHMSK11            HE3250_USB_BASEADDR+0x0000086C
    #define HE3250_REGADDR_USB_DIEPEACHMSK12            HE3250_USB_BASEADDR+0x00000870
    #define HE3250_REGADDR_USB_DIEPEACHMSK13            HE3250_USB_BASEADDR+0x00000874
    #define HE3250_REGADDR_USB_DIEPEACHMSK14            HE3250_USB_BASEADDR+0x00000878
    #define HE3250_REGADDR_USB_DIEPEACHMSK15            HE3250_USB_BASEADDR+0x0000087C
    #define HE3250_REGADDR_USB_DOEPEACHMSK0             HE3250_USB_BASEADDR+0x00000880
    #define HE3250_REGADDR_USB_DOEPEACHMSK1             HE3250_USB_BASEADDR+0x00000884
    #define HE3250_REGADDR_USB_DOEPEACHMSK2             HE3250_USB_BASEADDR+0x00000888
    #define HE3250_REGADDR_USB_DOEPEACHMSK3             HE3250_USB_BASEADDR+0x0000088C
    #define HE3250_REGADDR_USB_DOEPEACHMSK4             HE3250_USB_BASEADDR+0x00000890
    #define HE3250_REGADDR_USB_DOEPEACHMSK5             HE3250_USB_BASEADDR+0x00000894
    #define HE3250_REGADDR_USB_DOEPEACHMSK6             HE3250_USB_BASEADDR+0x00000898
    #define HE3250_REGADDR_USB_DOEPEACHMSK7             HE3250_USB_BASEADDR+0x0000089C
    #define HE3250_REGADDR_USB_DOEPEACHMSK8             HE3250_USB_BASEADDR+0x000008A0
    #define HE3250_REGADDR_USB_DOEPEACHMSK9             HE3250_USB_BASEADDR+0x000008A4
    #define HE3250_REGADDR_USB_DOEPEACHMSK10            HE3250_USB_BASEADDR+0x000008A8
    #define HE3250_REGADDR_USB_DOEPEACHMSK11            HE3250_USB_BASEADDR+0x000008AC
    #define HE3250_REGADDR_USB_DOEPEACHMSK12            HE3250_USB_BASEADDR+0x000008B0
    #define HE3250_REGADDR_USB_DOEPEACHMSK13            HE3250_USB_BASEADDR+0x000008B4
    #define HE3250_REGADDR_USB_DOEPEACHMSK14            HE3250_USB_BASEADDR+0x000008B8
    #define HE3250_REGADDR_USB_DOEPEACHMSK15            HE3250_USB_BASEADDR+0x000008BC
    #define HE3250_REGADDR_USB_DIEPCTL0                 HE3250_USB_BASEADDR+0x00000900
    #define HE3250_REGADDR_USB_DIEPCTL1                 HE3250_USB_BASEADDR+0x00000920
    #define HE3250_REGADDR_USB_DIEPCTL2                 HE3250_USB_BASEADDR+0x00000940
    #define HE3250_REGADDR_USB_DIEPCTL3                 HE3250_USB_BASEADDR+0x00000960
    #define HE3250_REGADDR_USB_DIEPCTL4                 HE3250_USB_BASEADDR+0x00000980
    #define HE3250_REGADDR_USB_DIEPCTL5                 HE3250_USB_BASEADDR+0x000009A0
    #define HE3250_REGADDR_USB_DIEPCTL6                 HE3250_USB_BASEADDR+0x000009C0
    #define HE3250_REGADDR_USB_DIEPCTL7                 HE3250_USB_BASEADDR+0x000009E0
    #define HE3250_REGADDR_USB_DIEPCTL8                 HE3250_USB_BASEADDR+0x00000A00
    #define HE3250_REGADDR_USB_DIEPCTL9                 HE3250_USB_BASEADDR+0x00000A20
    #define HE3250_REGADDR_USB_DIEPCTL10                HE3250_USB_BASEADDR+0x00000A40
    #define HE3250_REGADDR_USB_DIEPCTL11                HE3250_USB_BASEADDR+0x00000A60
    #define HE3250_REGADDR_USB_DIEPCTL12                HE3250_USB_BASEADDR+0x00000A80
    #define HE3250_REGADDR_USB_DIEPCTL13                HE3250_USB_BASEADDR+0x00000AA0
    #define HE3250_REGADDR_USB_DIEPCTL14                HE3250_USB_BASEADDR+0x00000AC0
    #define HE3250_REGADDR_USB_DIEPCTL15                HE3250_USB_BASEADDR+0x00000AE0
    #define HE3250_REGADDR_USB_DIEPINT0                 HE3250_USB_BASEADDR+0x00000908
    #define HE3250_REGADDR_USB_DIEPINT1                 HE3250_USB_BASEADDR+0x00000928
    #define HE3250_REGADDR_USB_DIEPINT2                 HE3250_USB_BASEADDR+0x00000948
    #define HE3250_REGADDR_USB_DIEPINT3                 HE3250_USB_BASEADDR+0x00000968
    #define HE3250_REGADDR_USB_DIEPINT4                 HE3250_USB_BASEADDR+0x00000988
    #define HE3250_REGADDR_USB_DIEPINT5                 HE3250_USB_BASEADDR+0x000009A8
    #define HE3250_REGADDR_USB_DIEPINT6                 HE3250_USB_BASEADDR+0x000009C8
    #define HE3250_REGADDR_USB_DIEPINT7                 HE3250_USB_BASEADDR+0x000009E8
    #define HE3250_REGADDR_USB_DIEPINT8                 HE3250_USB_BASEADDR+0x00000A08
    #define HE3250_REGADDR_USB_DIEPINT9                 HE3250_USB_BASEADDR+0x00000A28
    #define HE3250_REGADDR_USB_DIEPINT10                HE3250_USB_BASEADDR+0x00000A48
    #define HE3250_REGADDR_USB_DIEPINT11                HE3250_USB_BASEADDR+0x00000A68
    #define HE3250_REGADDR_USB_DIEPINT12                HE3250_USB_BASEADDR+0x00000A88
    #define HE3250_REGADDR_USB_DIEPINT13                HE3250_USB_BASEADDR+0x00000AA8
    #define HE3250_REGADDR_USB_DIEPINT14                HE3250_USB_BASEADDR+0x00000AC8
    #define HE3250_REGADDR_USB_DIEPINT15                HE3250_USB_BASEADDR+0x00000AE8
    #define HE3250_REGADDR_USB_DIEPTSIZ0                HE3250_USB_BASEADDR+0x00000910
    #define HE3250_REGADDR_USB_DIEPTSIZ1                HE3250_USB_BASEADDR+0x00000930
    #define HE3250_REGADDR_USB_DIEPTSIZ2                HE3250_USB_BASEADDR+0x00000950
    #define HE3250_REGADDR_USB_DIEPTSIZ3                HE3250_USB_BASEADDR+0x00000970
    #define HE3250_REGADDR_USB_DIEPTSIZ4                HE3250_USB_BASEADDR+0x00000990
    #define HE3250_REGADDR_USB_DIEPTSIZ5                HE3250_USB_BASEADDR+0x000009B0
    #define HE3250_REGADDR_USB_DIEPTSIZ6                HE3250_USB_BASEADDR+0x000009D0
    #define HE3250_REGADDR_USB_DIEPTSIZ7                HE3250_USB_BASEADDR+0x000009F0
    #define HE3250_REGADDR_USB_DIEPTSIZ8                HE3250_USB_BASEADDR+0x00000A10
    #define HE3250_REGADDR_USB_DIEPTSIZ9                HE3250_USB_BASEADDR+0x00000A30
    #define HE3250_REGADDR_USB_DIEPTSIZ10               HE3250_USB_BASEADDR+0x00000A50
    #define HE3250_REGADDR_USB_DIEPTSIZ11               HE3250_USB_BASEADDR+0x00000A70
    #define HE3250_REGADDR_USB_DIEPTSIZ12               HE3250_USB_BASEADDR+0x00000A90
    #define HE3250_REGADDR_USB_DIEPTSIZ13               HE3250_USB_BASEADDR+0x00000AB0
    #define HE3250_REGADDR_USB_DIEPTSIZ14               HE3250_USB_BASEADDR+0x00000AD0
    #define HE3250_REGADDR_USB_DIEPTSIZ15               HE3250_USB_BASEADDR+0x00000AF0
    #define HE3250_REGADDR_USB_DIEPDMA0                 HE3250_USB_BASEADDR+0x00000914
    #define HE3250_REGADDR_USB_DIEPDMA1                 HE3250_USB_BASEADDR+0x00000934
    #define HE3250_REGADDR_USB_DIEPDMA2                 HE3250_USB_BASEADDR+0x00000954
    #define HE3250_REGADDR_USB_DIEPDMA3                 HE3250_USB_BASEADDR+0x00000974
    #define HE3250_REGADDR_USB_DIEPDMA4                 HE3250_USB_BASEADDR+0x00000994
    #define HE3250_REGADDR_USB_DIEPDMA5                 HE3250_USB_BASEADDR+0x000009B4
    #define HE3250_REGADDR_USB_DIEPDMA6                 HE3250_USB_BASEADDR+0x000009D4
    #define HE3250_REGADDR_USB_DIEPDMA7                 HE3250_USB_BASEADDR+0x000009F4
    #define HE3250_REGADDR_USB_DIEPDMA8                 HE3250_USB_BASEADDR+0x00000A14
    #define HE3250_REGADDR_USB_DIEPDMA9                 HE3250_USB_BASEADDR+0x00000A34
    #define HE3250_REGADDR_USB_DIEPDMA10                HE3250_USB_BASEADDR+0x00000A54
    #define HE3250_REGADDR_USB_DIEPDMA11                HE3250_USB_BASEADDR+0x00000A74
    #define HE3250_REGADDR_USB_DIEPDMA12                HE3250_USB_BASEADDR+0x00000A94
    #define HE3250_REGADDR_USB_DIEPDMA13                HE3250_USB_BASEADDR+0x00000AB4
    #define HE3250_REGADDR_USB_DIEPDMA14                HE3250_USB_BASEADDR+0x00000AD4
    #define HE3250_REGADDR_USB_DIEPDMA15                HE3250_USB_BASEADDR+0x00000AF4
    #define HE3250_REGADDR_USB_DTXFSTS0                 HE3250_USB_BASEADDR+0x00000918
    #define HE3250_REGADDR_USB_DTXFSTS1                 HE3250_USB_BASEADDR+0x00000938
    #define HE3250_REGADDR_USB_DTXFSTS2                 HE3250_USB_BASEADDR+0x00000958
    #define HE3250_REGADDR_USB_DTXFSTS3                 HE3250_USB_BASEADDR+0x00000978
    #define HE3250_REGADDR_USB_DTXFSTS4                 HE3250_USB_BASEADDR+0x00000998
    #define HE3250_REGADDR_USB_DTXFSTS5                 HE3250_USB_BASEADDR+0x000009B8
    #define HE3250_REGADDR_USB_DTXFSTS6                 HE3250_USB_BASEADDR+0x000009D8
    #define HE3250_REGADDR_USB_DTXFSTS7                 HE3250_USB_BASEADDR+0x000009F8
    #define HE3250_REGADDR_USB_DTXFSTS8                 HE3250_USB_BASEADDR+0x00000A18
    #define HE3250_REGADDR_USB_DTXFSTS9                 HE3250_USB_BASEADDR+0x00000A38
    #define HE3250_REGADDR_USB_DTXFSTS10                HE3250_USB_BASEADDR+0x00000A58
    #define HE3250_REGADDR_USB_DTXFSTS11                HE3250_USB_BASEADDR+0x00000A78
    #define HE3250_REGADDR_USB_DTXFSTS12                HE3250_USB_BASEADDR+0x00000A98
    #define HE3250_REGADDR_USB_DTXFSTS13                HE3250_USB_BASEADDR+0x00000AB8
    #define HE3250_REGADDR_USB_DTXFSTS14                HE3250_USB_BASEADDR+0x00000AD8
    #define HE3250_REGADDR_USB_DTXFSTS15                HE3250_USB_BASEADDR+0x00000AF8
    #define HE3250_REGADDR_USB_DIEPDMAB0                HE3250_USB_BASEADDR+0x0000091C
    #define HE3250_REGADDR_USB_DIEPDMAB1                HE3250_USB_BASEADDR+0x0000093C
    #define HE3250_REGADDR_USB_DIEPDMAB2                HE3250_USB_BASEADDR+0x0000095C
    #define HE3250_REGADDR_USB_DIEPDMAB3                HE3250_USB_BASEADDR+0x0000097C
    #define HE3250_REGADDR_USB_DIEPDMAB4                HE3250_USB_BASEADDR+0x0000099C
    #define HE3250_REGADDR_USB_DIEPDMAB5                HE3250_USB_BASEADDR+0x000009BC
    #define HE3250_REGADDR_USB_DIEPDMAB6                HE3250_USB_BASEADDR+0x000009DC
    #define HE3250_REGADDR_USB_DIEPDMAB7                HE3250_USB_BASEADDR+0x000009FC
    #define HE3250_REGADDR_USB_DIEPDMAB8                HE3250_USB_BASEADDR+0x00000A1C
    #define HE3250_REGADDR_USB_DIEPDMAB9                HE3250_USB_BASEADDR+0x00000A3C
    #define HE3250_REGADDR_USB_DIEPDMAB10               HE3250_USB_BASEADDR+0x00000A5C
    #define HE3250_REGADDR_USB_DIEPDMAB11               HE3250_USB_BASEADDR+0x00000A7C
    #define HE3250_REGADDR_USB_DIEPDMAB12               HE3250_USB_BASEADDR+0x00000A9C
    #define HE3250_REGADDR_USB_DIEPDMAB13               HE3250_USB_BASEADDR+0x00000ABC
    #define HE3250_REGADDR_USB_DIEPDMAB14               HE3250_USB_BASEADDR+0x00000ADC
    #define HE3250_REGADDR_USB_DIEPDMAB15               HE3250_USB_BASEADDR+0x00000AFC
    #define HE3250_REGADDR_USB_DOEPCTL0                 HE3250_USB_BASEADDR+0x00000B00
    #define HE3250_REGADDR_USB_DOEPCTL1                 HE3250_USB_BASEADDR+0x00000B20
    #define HE3250_REGADDR_USB_DOEPCTL2                 HE3250_USB_BASEADDR+0x00000B40
    #define HE3250_REGADDR_USB_DOEPCTL3                 HE3250_USB_BASEADDR+0x00000B60
    #define HE3250_REGADDR_USB_DOEPCTL4                 HE3250_USB_BASEADDR+0x00000B80
    #define HE3250_REGADDR_USB_DOEPCTL5                 HE3250_USB_BASEADDR+0x00000BA0
    #define HE3250_REGADDR_USB_DOEPCTL6                 HE3250_USB_BASEADDR+0x00000BC0
    #define HE3250_REGADDR_USB_DOEPCTL7                 HE3250_USB_BASEADDR+0x00000BE0
    #define HE3250_REGADDR_USB_DOEPCTL8                 HE3250_USB_BASEADDR+0x00000C00
    #define HE3250_REGADDR_USB_DOEPCTL9                 HE3250_USB_BASEADDR+0x00000C20
    #define HE3250_REGADDR_USB_DOEPCTL10                HE3250_USB_BASEADDR+0x00000C40
    #define HE3250_REGADDR_USB_DOEPCTL11                HE3250_USB_BASEADDR+0x00000C60
    #define HE3250_REGADDR_USB_DOEPCTL12                HE3250_USB_BASEADDR+0x00000C80
    #define HE3250_REGADDR_USB_DOEPCTL13                HE3250_USB_BASEADDR+0x00000CA0
    #define HE3250_REGADDR_USB_DOEPCTL14                HE3250_USB_BASEADDR+0x00000CC0
    #define HE3250_REGADDR_USB_DOEPCTL15                HE3250_USB_BASEADDR+0x00000CE0
    #define HE3250_REGADDR_USB_DOEPINT0                 HE3250_USB_BASEADDR+0x00000B08
    #define HE3250_REGADDR_USB_DOEPINT1                 HE3250_USB_BASEADDR+0x00000B28
    #define HE3250_REGADDR_USB_DOEPINT2                 HE3250_USB_BASEADDR+0x00000B48
    #define HE3250_REGADDR_USB_DOEPINT3                 HE3250_USB_BASEADDR+0x00000B68
    #define HE3250_REGADDR_USB_DOEPINT4                 HE3250_USB_BASEADDR+0x00000B88
    #define HE3250_REGADDR_USB_DOEPINT5                 HE3250_USB_BASEADDR+0x00000BA8
    #define HE3250_REGADDR_USB_DOEPINT6                 HE3250_USB_BASEADDR+0x00000BC8
    #define HE3250_REGADDR_USB_DOEPINT7                 HE3250_USB_BASEADDR+0x00000BE8
    #define HE3250_REGADDR_USB_DOEPINT8                 HE3250_USB_BASEADDR+0x00000C08
    #define HE3250_REGADDR_USB_DOEPINT9                 HE3250_USB_BASEADDR+0x00000C28
    #define HE3250_REGADDR_USB_DOEPINT10                HE3250_USB_BASEADDR+0x00000C48
    #define HE3250_REGADDR_USB_DOEPINT11                HE3250_USB_BASEADDR+0x00000C68
    #define HE3250_REGADDR_USB_DOEPINT12                HE3250_USB_BASEADDR+0x00000C88
    #define HE3250_REGADDR_USB_DOEPINT13                HE3250_USB_BASEADDR+0x00000CA8
    #define HE3250_REGADDR_USB_DOEPINT14                HE3250_USB_BASEADDR+0x00000CC8
    #define HE3250_REGADDR_USB_DOEPINT15                HE3250_USB_BASEADDR+0x00000CE8
    #define HE3250_REGADDR_USB_DOEPTSIZ0                HE3250_USB_BASEADDR+0x00000B10
    #define HE3250_REGADDR_USB_DOEPTSIZ1                HE3250_USB_BASEADDR+0x00000B30
    #define HE3250_REGADDR_USB_DOEPTSIZ2                HE3250_USB_BASEADDR+0x00000B50
    #define HE3250_REGADDR_USB_DOEPTSIZ3                HE3250_USB_BASEADDR+0x00000B70
    #define HE3250_REGADDR_USB_DOEPTSIZ4                HE3250_USB_BASEADDR+0x00000B90
    #define HE3250_REGADDR_USB_DOEPTSIZ5                HE3250_USB_BASEADDR+0x00000BB0
    #define HE3250_REGADDR_USB_DOEPTSIZ6                HE3250_USB_BASEADDR+0x00000BD0
    #define HE3250_REGADDR_USB_DOEPTSIZ7                HE3250_USB_BASEADDR+0x00000BF0
    #define HE3250_REGADDR_USB_DOEPTSIZ8                HE3250_USB_BASEADDR+0x00000C10
    #define HE3250_REGADDR_USB_DOEPTSIZ9                HE3250_USB_BASEADDR+0x00000C30
    #define HE3250_REGADDR_USB_DOEPTSIZ10               HE3250_USB_BASEADDR+0x00000C50
    #define HE3250_REGADDR_USB_DOEPTSIZ11               HE3250_USB_BASEADDR+0x00000C70
    #define HE3250_REGADDR_USB_DOEPTSIZ12               HE3250_USB_BASEADDR+0x00000C90
    #define HE3250_REGADDR_USB_DOEPTSIZ13               HE3250_USB_BASEADDR+0x00000CB0
    #define HE3250_REGADDR_USB_DOEPTSIZ14               HE3250_USB_BASEADDR+0x00000CD0
    #define HE3250_REGADDR_USB_DOEPTSIZ15               HE3250_USB_BASEADDR+0x00000CF0
    #define HE3250_REGADDR_USB_DOEPDMA0                 HE3250_USB_BASEADDR+0x00000B14
    #define HE3250_REGADDR_USB_DOEPDMA1                 HE3250_USB_BASEADDR+0x00000B34
    #define HE3250_REGADDR_USB_DOEPDMA2                 HE3250_USB_BASEADDR+0x00000B54
    #define HE3250_REGADDR_USB_DOEPDMA3                 HE3250_USB_BASEADDR+0x00000B74
    #define HE3250_REGADDR_USB_DOEPDMA4                 HE3250_USB_BASEADDR+0x00000B94
    #define HE3250_REGADDR_USB_DOEPDMA5                 HE3250_USB_BASEADDR+0x00000BB4
    #define HE3250_REGADDR_USB_DOEPDMA6                 HE3250_USB_BASEADDR+0x00000BD4
    #define HE3250_REGADDR_USB_DOEPDMA7                 HE3250_USB_BASEADDR+0x00000BF4
    #define HE3250_REGADDR_USB_DOEPDMA8                 HE3250_USB_BASEADDR+0x00000C14
    #define HE3250_REGADDR_USB_DOEPDMA9                 HE3250_USB_BASEADDR+0x00000C34
    #define HE3250_REGADDR_USB_DOEPDMA10                HE3250_USB_BASEADDR+0x00000C54
    #define HE3250_REGADDR_USB_DOEPDMA11                HE3250_USB_BASEADDR+0x00000C74
    #define HE3250_REGADDR_USB_DOEPDMA12                HE3250_USB_BASEADDR+0x00000C94
    #define HE3250_REGADDR_USB_DOEPDMA13                HE3250_USB_BASEADDR+0x00000CB4
    #define HE3250_REGADDR_USB_DOEPDMA14                HE3250_USB_BASEADDR+0x00000CD4
    #define HE3250_REGADDR_USB_DOEPDMA15                HE3250_USB_BASEADDR+0x00000CF4
    #define HE3250_REGADDR_USB_DOEPDMAB0                HE3250_USB_BASEADDR+0x00000B1C
    #define HE3250_REGADDR_USB_DOEPDMAB1                HE3250_USB_BASEADDR+0x00000B3C
    #define HE3250_REGADDR_USB_DOEPDMAB2                HE3250_USB_BASEADDR+0x00000B5C
    #define HE3250_REGADDR_USB_DOEPDMAB3                HE3250_USB_BASEADDR+0x00000B7C
    #define HE3250_REGADDR_USB_DOEPDMAB4                HE3250_USB_BASEADDR+0x00000B9C
    #define HE3250_REGADDR_USB_DOEPDMAB5                HE3250_USB_BASEADDR+0x00000BBC
    #define HE3250_REGADDR_USB_DOEPDMAB6                HE3250_USB_BASEADDR+0x00000BDC
    #define HE3250_REGADDR_USB_DOEPDMAB7                HE3250_USB_BASEADDR+0x00000BFC
    #define HE3250_REGADDR_USB_DOEPDMAB8                HE3250_USB_BASEADDR+0x00000C1C
    #define HE3250_REGADDR_USB_DOEPDMAB9                HE3250_USB_BASEADDR+0x00000C3C
    #define HE3250_REGADDR_USB_DOEPDMAB10               HE3250_USB_BASEADDR+0x00000C5C
    #define HE3250_REGADDR_USB_DOEPDMAB11               HE3250_USB_BASEADDR+0x00000C7C
    #define HE3250_REGADDR_USB_DOEPDMAB12               HE3250_USB_BASEADDR+0x00000C9C
    #define HE3250_REGADDR_USB_DOEPDMAB13               HE3250_USB_BASEADDR+0x00000CBC
    #define HE3250_REGADDR_USB_DOEPDMAB14               HE3250_USB_BASEADDR+0x00000CDC
    #define HE3250_REGADDR_USB_DOEPDMAB15               HE3250_USB_BASEADDR+0x00000CFC
    #define HE3250_REGADDR_USB_PCGCCTL                  HE3250_USB_BASEADDR+0x00000E00
    #define HE3250_REGADDR_LCDC_CTRL_ADR                HE3250_LCDC_BASEADDR+0x00000000
    #define HE3250_REGADDR_LCDC_STAT_ADR                HE3250_LCDC_BASEADDR+0x00000004
    #define HE3250_REGADDR_LCDC_HTIM_ADR                HE3250_LCDC_BASEADDR+0x00000008
    #define HE3250_REGADDR_LCDC_VTIM_ADR                HE3250_LCDC_BASEADDR+0x0000000C
    #define HE3250_REGADDR_LCDC_HVLEN_ADR               HE3250_LCDC_BASEADDR+0x00000010
    #define HE3250_REGADDR_LCDC_VBAR_ADR                HE3250_LCDC_BASEADDR+0x00000014
    #define HE3250_REGADDR_LCDC_CXY_ADR                 HE3250_LCDC_BASEADDR+0x00000018
    #define HE3250_REGADDR_LCDC_CBAR_ADR                HE3250_LCDC_BASEADDR+0x0000001C
    #define HE3250_REGADDR_LCDC_ENA_ADR                 HE3250_LCDC_BASEADDR+0x00000020
    #define HE3250_REGADDR_EMICFG_TMGR0                 HE3250_EMICFG_BASEADDR+0x94
    #define HE3250_REGADDR_EMICFG_TMGR1                 HE3250_EMICFG_BASEADDR+0x98
    #define HE3250_REGADDR_EMICFG_TMGR2                 HE3250_EMICFG_BASEADDR+0x9C
    #define HE3250_REGADDR_EMICFG_FLASH_TRPDR           HE3250_EMICFG_BASEADDR+0xA0
    #define HE3250_REGADDR_NFC_CONF                     HE3250_NFC_BASEADDR+0x00001300 
    #define HE3250_REGADDR_NFC_CTRL                     HE3250_NFC_BASEADDR+0x00001304 
    #define HE3250_REGADDR_NFC_COMM                     HE3250_NFC_BASEADDR+0x00001308 
    #define HE3250_REGADDR_NFC_ADDR0L                   HE3250_NFC_BASEADDR+0x0000130C 
    #define HE3250_REGADDR_NFC_ADDR1L                   HE3250_NFC_BASEADDR+0x00001310 
    #define HE3250_REGADDR_NFC_DATA                     HE3250_NFC_BASEADDR+0x00001314 
    #define HE3250_REGADDR_NFC_PB0                      HE3250_NFC_BASEADDR+0x00001318 
    #define HE3250_REGADDR_NFC_STATE                    HE3250_NFC_BASEADDR+0x0000131C 
    #define HE3250_REGADDR_NFC_LOOKUP0                  HE3250_NFC_BASEADDR+0x00001320 
    #define HE3250_REGADDR_NFC_LOOKUP1                  HE3250_NFC_BASEADDR+0x00001324 
    #define HE3250_REGADDR_NFC_LOOKUP2                  HE3250_NFC_BASEADDR+0x00001328 
    #define HE3250_REGADDR_NFC_LOOKUP3                  HE3250_NFC_BASEADDR+0x0000132C 
    #define HE3250_REGADDR_NFC_LOOKUP4                  HE3250_NFC_BASEADDR+0x00001330 
    #define HE3250_REGADDR_NFC_LOOKUP5                  HE3250_NFC_BASEADDR+0x00001334 
    #define HE3250_REGADDR_NFC_LOOKUP6                  HE3250_NFC_BASEADDR+0x00001338 
    #define HE3250_REGADDR_NFC_LOOKUP7                  HE3250_NFC_BASEADDR+0x0000133C 
    #define HE3250_REGADDR_NFC_ECCSTATUS                HE3250_NFC_BASEADDR+0x00001340 
    #define HE3250_REGADDR_NFC_ADDR0H                   HE3250_NFC_BASEADDR+0x00001344 
    #define HE3250_REGADDR_NFC_ADDR1H                   HE3250_NFC_BASEADDR+0x00001348 
    #define HE3250_REGADDR_NFC_LOOKUPEN                 HE3250_NFC_BASEADDR+0x0000134C 
    #define HE3250_REGADDR_NFC_DMAADDR                  HE3250_NFC_BASEADDR+0x00001380 
    #define HE3250_REGADDR_NFC_DMACTRL                  HE3250_NFC_BASEADDR+0x00001384 
    #define HE3250_REGADDR_NFC_DMACNTR                  HE3250_NFC_BASEADDR+0x00001388 
    #define HE3250_REGADDR_ICTL_INTEN_L                 HE3250_ICTL_BASEADDR+0x00000000
    #define HE3250_REGADDR_ICTL_INTEN_H                 HE3250_ICTL_BASEADDR+0x00000004
    #define HE3250_REGADDR_ICTL_INTMASK_L               HE3250_ICTL_BASEADDR+0x00000008
    #define HE3250_REGADDR_ICTL_INTMASK_H               HE3250_ICTL_BASEADDR+0x0000000C
    #define HE3250_REGADDR_ICTL_INTFORCE_L              HE3250_ICTL_BASEADDR+0x00000010
    #define HE3250_REGADDR_ICTL_INTFORCE_H              HE3250_ICTL_BASEADDR+0x00000014
    #define HE3250_REGADDR_ICTL_RAWSTATUS_L             HE3250_ICTL_BASEADDR+0x00000018
    #define HE3250_REGADDR_ICTL_RAWSTATUS_H             HE3250_ICTL_BASEADDR+0x0000001C
    #define HE3250_REGADDR_ICTL_STATUS_L                HE3250_ICTL_BASEADDR+0x00000020
    #define HE3250_REGADDR_ICTL_STATUS_H                HE3250_ICTL_BASEADDR+0x00000024
    #define HE3250_REGADDR_ICTL_MASKSTATUS_L            HE3250_ICTL_BASEADDR+0x00000028
    #define HE3250_REGADDR_ICTL_MASKSTATUS_H            HE3250_ICTL_BASEADDR+0x0000002C
    #define HE3250_REGADDR_ICTL_COMP_PARAMS_2           HE3250_ICTL_BASEADDR+0x000003F0
    #define HE3250_REGADDR_ICTL_COMP_PARAMS_1           HE3250_ICTL_BASEADDR+0x000003F4
    #define HE3250_REGADDR_ICTL_COMP_VERSION            HE3250_ICTL_BASEADDR+0x000003F8
    #define HE3250_REGADDR_ICTL_COMP_TYPE               HE3250_ICTL_BASEADDR+0x000003FC
    #define HE3250_REGADDR_SYSCTL_SPLL_FREQ             HE3250_SYSCTL_BASEADDR+0x00000000
    #define HE3250_REGADDR_SYSCTL_SPLL_CSR              HE3250_SYSCTL_BASEADDR+0x00000004
    #define HE3250_REGADDR_SYSCTL_MOD_CTL0              HE3250_SYSCTL_BASEADDR+0x00000008
    #define HE3250_REGADDR_SYSCTL_MOD_CTL1              HE3250_SYSCTL_BASEADDR+0x0000000C
    #define HE3250_REGADDR_SYSCTL_MOD_SRST0             HE3250_SYSCTL_BASEADDR+0x00000010
    #define HE3250_REGADDR_SYSCTL_MOD_SRST1             HE3250_SYSCTL_BASEADDR+0x00000014
    #define HE3250_REGADDR_SYSCTL_CLKDIV_HCLK           HE3250_SYSCTL_BASEADDR+0x00000018
    #define HE3250_REGADDR_SYSCTL_CLKDIV_PCLK           HE3250_SYSCTL_BASEADDR+0x0000001C
    #define HE3250_REGADDR_SYSCTL_CLKDIV_SDIO           HE3250_SYSCTL_BASEADDR+0x00000020
    #define HE3250_REGADDR_SYSCTL_CLKDIV_LCDC           HE3250_SYSCTL_BASEADDR+0x00000024
    #define HE3250_REGADDR_SYSCTL_CLKDIV_I2C            HE3250_SYSCTL_BASEADDR+0x00000028
    #define HE3250_REGADDR_SYSCTL_CLKDIV_I2S            HE3250_SYSCTL_BASEADDR+0x0000002C
    #define HE3250_REGADDR_SYSCTL_CLKDIV_CAN            HE3250_SYSCTL_BASEADDR+0x00000030
    #define HE3250_REGADDR_SYSCTL_CLKDIV_SPI0           HE3250_SYSCTL_BASEADDR+0x00000034
    #define HE3250_REGADDR_SYSCTL_CLKDIV_SPI1           HE3250_SYSCTL_BASEADDR+0x00000038
    #define HE3250_REGADDR_SYSCTL_CLKDIV_KEYPAD         HE3250_SYSCTL_BASEADDR+0x0000003C
    #define HE3250_REGADDR_SYSCTL_CLKDIV_SCI0           HE3250_SYSCTL_BASEADDR+0x00000040
    #define HE3250_REGADDR_SYSCTL_CLKDIV_SCI1           HE3250_SYSCTL_BASEADDR+0x00000044
    #define HE3250_REGADDR_SYSCTL_CLKDIV_PWM0           HE3250_SYSCTL_BASEADDR+0x00000048
    #define HE3250_REGADDR_SYSCTL_CLKDIV_PWM1           HE3250_SYSCTL_BASEADDR+0x0000004C
    #define HE3250_REGADDR_SYSCTL_CLKDIV_PWM2           HE3250_SYSCTL_BASEADDR+0x00000050
    #define HE3250_REGADDR_SYSCTL_CLKDIV_PWMR           HE3250_SYSCTL_BASEADDR+0x00000054
    #define HE3250_REGADDR_SYSCTL_CLKDIV_PS2_0          HE3250_SYSCTL_BASEADDR+0x00000058
    #define HE3250_REGADDR_SYSCTL_CLKDIV_PS2_1          HE3250_SYSCTL_BASEADDR+0x0000005C
    #define HE3250_REGADDR_SYSCTL_CLKDIV_UART0          HE3250_SYSCTL_BASEADDR+0x00000060
    #define HE3250_REGADDR_SYSCTL_CLKDIV_UART1          HE3250_SYSCTL_BASEADDR+0x00000064
    #define HE3250_REGADDR_SYSCTL_CLKDIV_UART2          HE3250_SYSCTL_BASEADDR+0x00000068
    #define HE3250_REGADDR_SYSCTL_CLKDIV_UART3          HE3250_SYSCTL_BASEADDR+0x0000006C
    #define HE3250_REGADDR_SYSCTL_CLKDIV_UART4          HE3250_SYSCTL_BASEADDR+0x00000070
    #define HE3250_REGADDR_SYSCTL_CLKDIV_UART5          HE3250_SYSCTL_BASEADDR+0x00000074
    #define HE3250_REGADDR_SYSCTL_CLKDIV_UART6          HE3250_SYSCTL_BASEADDR+0x00000078
    #define HE3250_REGADDR_SYSCTL_CLKDIV_UART7          HE3250_SYSCTL_BASEADDR+0x0000007C
    #define HE3250_REGADDR_SYSCTL_CLKDIV_TIMER0         HE3250_SYSCTL_BASEADDR+0x00000080
    #define HE3250_REGADDR_SYSCTL_CLKDIV_TIMER1         HE3250_SYSCTL_BASEADDR+0x00000084
    #define HE3250_REGADDR_SYSCTL_CLKDIV_TIMER2         HE3250_SYSCTL_BASEADDR+0x00000088
    #define HE3250_REGADDR_SYSCTL_CLKDIV_TIMER3         HE3250_SYSCTL_BASEADDR+0x0000008C
    #define HE3250_REGADDR_SYSCTL_CLKDIV_GPIODB         HE3250_SYSCTL_BASEADDR+0x00000090
    #define HE3250_REGADDR_SYSCTL_CLKDIV_CLKOUT         HE3250_SYSCTL_BASEADDR+0x00000094
    #define HE3250_REGADDR_SYSCTL_WDT_CFG               HE3250_SYSCTL_BASEADDR+0x00000098
    #define HE3250_REGADDR_SYSCTL_NFC_CFG               HE3250_SYSCTL_BASEADDR+0x0000009C
    #define HE3250_REGADDR_SYSCTL_DDR2_CFG              HE3250_SYSCTL_BASEADDR+0x000000A0
    #define HE3250_REGADDR_SYSCTL_UART7_CFG             HE3250_SYSCTL_BASEADDR+0x000000A4
    #define HE3250_REGADDR_SYSCTL_MAC_CFG               HE3250_SYSCTL_BASEADDR+0x000000A8
    #define HE3250_REGADDR_SYSCTL_TSC_CFG               HE3250_SYSCTL_BASEADDR+0x000000AC
    #define HE3250_REGADDR_SYSCTL_IO_CFG0               HE3250_SYSCTL_BASEADDR+0x000000B0
    #define HE3250_REGADDR_SYSCTL_IO_CFG1               HE3250_SYSCTL_BASEADDR+0x000000B4
    #define HE3250_REGADDR_SYSCTL_BOOTMODE_STATUS       HE3250_SYSCTL_BASEADDR+0x000000B8
    #define HE3250_REGADDR_CAN_MOD                      HE3250_CAN_BASEADDR+0x00000000
    #define HE3250_REGADDR_CAN_CMR                      HE3250_CAN_BASEADDR+0x00000004
    #define HE3250_REGADDR_CAN_SR                       HE3250_CAN_BASEADDR+0x00000008
    #define HE3250_REGADDR_CAN_IR                       HE3250_CAN_BASEADDR+0x0000000c
    #define HE3250_REGADDR_CAN_IER                      HE3250_CAN_BASEADDR+0x00000010
    #define HE3250_REGADDR_CAN_BTR                      HE3250_CAN_BASEADDR+0x00000014
    #define HE3250_REGADDR_CAN_ALC                      HE3250_CAN_BASEADDR+0x00000018
    #define HE3250_REGADDR_CAN_ECC                      HE3250_CAN_BASEADDR+0x0000001c
    #define HE3250_REGADDR_CAN_EWLR                     HE3250_CAN_BASEADDR+0x00000020
    #define HE3250_REGADDR_CAN_RXERR                    HE3250_CAN_BASEADDR+0x00000024
    #define HE3250_REGADDR_CAN_TXERR                    HE3250_CAN_BASEADDR+0x00000028
    #define HE3250_REGADDR_CAN_RMC                      HE3250_CAN_BASEADDR+0x0000002c
    #define HE3250_REGADDR_CAN_ACR                      HE3250_CAN_BASEADDR+0x00000080
    #define HE3250_REGADDR_CAN_AMR                      HE3250_CAN_BASEADDR+0x00000084
    #define HE3250_REGADDR_CAN_TXB_0                    HE3250_CAN_BASEADDR+0x00000080
    #define HE3250_REGADDR_CAN_TXB_1                    HE3250_CAN_BASEADDR+0x00000084
    #define HE3250_REGADDR_CAN_TXB_2                    HE3250_CAN_BASEADDR+0x00000088
    #define HE3250_REGADDR_CAN_TXB_3                    HE3250_CAN_BASEADDR+0x0000008C
    #define HE3250_REGADDR_CAN_RXB_0                    HE3250_CAN_BASEADDR+0x00000080
    #define HE3250_REGADDR_CAN_RXB_1                    HE3250_CAN_BASEADDR+0x00000084
    #define HE3250_REGADDR_CAN_RXB_2                    HE3250_CAN_BASEADDR+0x00000088
    #define HE3250_REGADDR_CAN_RXB_3                    HE3250_CAN_BASEADDR+0x0000008C
    #define HE3250_REGADDR_SPI0_CTRL                    HE3250_SPI0_BASEADDR+0x00000000
    #define HE3250_REGADDR_SPI0_SEABAUR                 HE3250_SPI0_BASEADDR+0x00000004
    #define HE3250_REGADDR_SPI0_TXFTLR                  HE3250_SPI0_BASEADDR+0x00000008
    #define HE3250_REGADDR_SPI0_RXFTLR                  HE3250_SPI0_BASEADDR+0x0000000C
    #define HE3250_REGADDR_SPI0_TXFLR                   HE3250_SPI0_BASEADDR+0x00000010
    #define HE3250_REGADDR_SPI0_RXFLR                   HE3250_SPI0_BASEADDR+0x00000014
    #define HE3250_REGADDR_SPI0_SR                      HE3250_SPI0_BASEADDR+0x00000018
    #define HE3250_REGADDR_SPI0_IMSR                    HE3250_SPI0_BASEADDR+0x0000001C
    #define HE3250_REGADDR_SPI0_ISR                     HE3250_SPI0_BASEADDR+0x00000020
    #define HE3250_REGADDR_SPI0_DA_S                    HE3250_SPI0_BASEADDR+0x00000024
    #define HE3250_REGADDR_SPI0_DA_F                    HE3250_SPI0_BASEADDR+0x00000040
    #define HE3250_REGADDR_SPI0_CS                      HE3250_SPI0_BASEADDR+0x00000050
    #define HE3250_REGADDR_SPI1_CTRL                    HE3250_SPI1_BASEADDR+0x00000000
    #define HE3250_REGADDR_SPI1_SEABAUR                 HE3250_SPI1_BASEADDR+0x00000004
    #define HE3250_REGADDR_SPI1_TXFTLR                  HE3250_SPI1_BASEADDR+0x00000008
    #define HE3250_REGADDR_SPI1_RXFTLR                  HE3250_SPI1_BASEADDR+0x0000000C
    #define HE3250_REGADDR_SPI1_TXFLR                   HE3250_SPI1_BASEADDR+0x00000010
    #define HE3250_REGADDR_SPI1_RXFLR                   HE3250_SPI1_BASEADDR+0x00000014
    #define HE3250_REGADDR_SPI1_SR                      HE3250_SPI1_BASEADDR+0x00000018
    #define HE3250_REGADDR_SPI1_IMSR                    HE3250_SPI1_BASEADDR+0x0000001C
    #define HE3250_REGADDR_SPI1_ISR                     HE3250_SPI1_BASEADDR+0x00000020
    #define HE3250_REGADDR_SPI1_DA_S                    HE3250_SPI1_BASEADDR+0x00000024
    #define HE3250_REGADDR_SPI1_DA_F                    HE3250_SPI1_BASEADDR+0x00000040
    #define HE3250_REGADDR_SPI1_CS                      HE3250_SPI1_BASEADDR+0x00000050
    #define HE3250_REGADDR_KEYPAD_INT_STATUS            HE3250_KEYPAD_BASEADDR
    #define HE3250_REGADDR_KEYPAD_INT_MASK              HE3250_KEYPAD_BASEADDR +0x4
    #define HE3250_REGADDR_KEYPAD_CTRL                  HE3250_KEYPAD_BASEADDR +0x8
    #define HE3250_REGADDR_KEYPAD_VALUE                 HE3250_KEYPAD_BASEADDR +0xC
    #define HE3250_REGADDR_KEYPAD_EN                    HE3250_KEYPAD_BASEADDR +0x10
    #define HE3250_REGADDR_PWM_MODE                     HE3250_PWM_BASEADDR+0x00000000
    #define HE3250_REGADDR_PWM_CTRL                     HE3250_PWM_BASEADDR+0x00000004
    #define HE3250_REGADDR_MCPWM_CTRL                   HE3250_PWM_BASEADDR+0x00000008
    #define HE3250_REGADDR_PWM_CAPCTRL                  HE3250_PWM_BASEADDR+0x0000000C
    #define HE3250_REGADDR_PWM_CNTCTRL                  HE3250_PWM_BASEADDR+0x00000010
    #define HE3250_REGADDR_PWMIR                        HE3250_PWM_BASEADDR+0x00000014
    #define HE3250_REGADDR_PWMIER                       HE3250_PWM_BASEADDR+0x00000018
    #define HE3250_REGADDR_PWMTC0                       HE3250_PWM_BASEADDR+0x0000001C
    #define HE3250_REGADDR_PWMTC1                       HE3250_PWM_BASEADDR+0x00000020
    #define HE3250_REGADDR_PWMTC2                       HE3250_PWM_BASEADDR+0x00000024
    #define HE3250_REGADDR_PWMLIM0                      HE3250_PWM_BASEADDR+0x00000028
    #define HE3250_REGADDR_PWMLIM1                      HE3250_PWM_BASEADDR+0x0000002C
    #define HE3250_REGADDR_PWMLIM2                      HE3250_PWM_BASEADDR+0x00000030
    #define HE3250_REGADDR_PWMMR0_1                     HE3250_PWM_BASEADDR+0x00000034
    #define HE3250_REGADDR_PWMMR0_2                     HE3250_PWM_BASEADDR+0x00000038
    #define HE3250_REGADDR_PWMMR1_1                     HE3250_PWM_BASEADDR+0x0000003C
    #define HE3250_REGADDR_PWMMR1_2                     HE3250_PWM_BASEADDR+0x00000040
    #define HE3250_REGADDR_PWMMR2_1                     HE3250_PWM_BASEADDR+0x00000044
    #define HE3250_REGADDR_PWMMR2_2                     HE3250_PWM_BASEADDR+0x00000048
    #define HE3250_REGADDR_PWMCAP0                      HE3250_PWM_BASEADDR+0x0000004c
    #define HE3250_REGADDR_PWMCAP1                      HE3250_PWM_BASEADDR+0x00000050
    #define HE3250_REGADDR_PWMCAP2                      HE3250_PWM_BASEADDR+0x00000054
    #define HE3250_REGADDR_PWMMCR                       HE3250_PWM_BASEADDR+0x00000058
    #define HE3250_REGADDR_PWMDT                        HE3250_PWM_BASEADDR+0x0000005c
    #define HE3250_REGADDR_PWMCPR                       HE3250_PWM_BASEADDR+0x00000060
    #define HE3250_REGADDR_PWMLER                       HE3250_PWM_BASEADDR+0x00000064
    #define HE3250_REGADDR_ROTARY_ENCODER_EN            HE3250_PWM_BASEADDR+0x00000068
    #define HE3250_REGADDR_ROTARY_ENCODER_LIM           HE3250_PWM_BASEADDR+0x0000006c
    #define HE3250_REGADDR_ROTARY_ENCODER_M1            HE3250_PWM_BASEADDR+0x00000070
    #define HE3250_REGADDR_ROTARY_ENCODER_M2            HE3250_PWM_BASEADDR+0x00000074
    #define HE3250_REGADDR_ROTARY_ENCODER_M3            HE3250_PWM_BASEADDR+0x00000078
    #define HE3250_REGADDR_ROTARY_ENCODER_TC1           HE3250_PWM_BASEADDR+0x0000007c
    #define HE3250_REGADDR_ROTARY_ENCODER_TC2           HE3250_PWM_BASEADDR+0x00000080
    #define HE3250_REGADDR_ROTARY_ENCODER_TC3           HE3250_PWM_BASEADDR+0x00000084
    #define HE3250_REGADDR_ROTARY_ENCODER_STATE         HE3250_PWM_BASEADDR+0x00000088
    #define HE3250_REGADDR_SCI0_TXDATA                  HE3250_SCI0_BASEADDR + 0x00000000 
    #define HE3250_REGADDR_SCI0_RXDATA                  HE3250_SCI0_BASEADDR + 0x00000004 
    #define HE3250_REGADDR_SCI0_CTRL0                   HE3250_SCI0_BASEADDR + 0x00000008 
    #define HE3250_REGADDR_SCI0_CTRL1                   HE3250_SCI0_BASEADDR + 0x0000000C 
    #define HE3250_REGADDR_SCI0_II                      HE3250_SCI0_BASEADDR + 0x00000010 
    #define HE3250_REGADDR_SCI0_IM                      HE3250_SCI0_BASEADDR + 0x00000014 
    #define HE3250_REGADDR_SCI0_FS                      HE3250_SCI0_BASEADDR + 0x00000018 
    #define HE3250_REGADDR_SCI0_FC                      HE3250_SCI0_BASEADDR + 0x0000001C 
    #define HE3250_REGADDR_SCI0_BWT                     HE3250_SCI0_BASEADDR + 0x00000020 
    #define HE3250_REGADDR_SCI0_CWT                     HE3250_SCI0_BASEADDR + 0x00000024 
    #define HE3250_REGADDR_SCI0_CGT                     HE3250_SCI0_BASEADDR + 0x00000028 
    #define HE3250_REGADDR_SCI0_BGT                     HE3250_SCI0_BASEADDR + 0x0000002C 
    #define HE3250_REGADDR_SCI0_BAUD                    HE3250_SCI0_BASEADDR + 0x00000030 
    #define HE3250_REGADDR_SCI1_TXDATA                 HE3250_SCI1_BASEADDR + 0x00000000 
    #define HE3250_REGADDR_SCI1_RXDATA                 HE3250_SCI1_BASEADDR + 0x00000004 
    #define HE3250_REGADDR_SCI1_CTRL0                  HE3250_SCI1_BASEADDR + 0x00000008 
    #define HE3250_REGADDR_SCI1_CTRL1                  HE3250_SCI1_BASEADDR + 0x0000000C 
    #define HE3250_REGADDR_SCI1_II                     HE3250_SCI1_BASEADDR + 0x00000010 
    #define HE3250_REGADDR_SCI1_IM                     HE3250_SCI1_BASEADDR + 0x00000014 
    #define HE3250_REGADDR_SCI1_FS                     HE3250_SCI1_BASEADDR + 0x00000018 
    #define HE3250_REGADDR_SCI1_FC                     HE3250_SCI1_BASEADDR + 0x0000001C 
    #define HE3250_REGADDR_SCI1_BWT                    HE3250_SCI1_BASEADDR + 0x00000020 
    #define HE3250_REGADDR_SCI1_CWT                    HE3250_SCI1_BASEADDR + 0x00000024 
    #define HE3250_REGADDR_SCI1_CGT                    HE3250_SCI1_BASEADDR + 0x00000028 
    #define HE3250_REGADDR_SCI1_BGT                    HE3250_SCI1_BASEADDR + 0x0000002C 
    #define HE3250_REGADDR_SCI1_BAUD                   HE3250_SCI1_BASEADDR + 0x00000030 
    #define HE3250_REGADDR_PS2_0_IBUF                  HE3250_PS2_0_BASEADDR + 0x00000000
    #define HE3250_REGADDR_PS2_0_OBUF                  HE3250_PS2_0_BASEADDR + 0x00000004
    #define HE3250_REGADDR_PS2_0_SR                    HE3250_PS2_0_BASEADDR + 0x00000008
    #define HE3250_REGADDR_PS2_0_CR                    HE3250_PS2_0_BASEADDR + 0x0000000C
    #define HE3250_REGADDR_PS2_0_CPSR                  HE3250_PS2_0_BASEADDR + 0x00000010
    #define HE3250_REGADDR_PS2_0_DVR                   HE3250_PS2_0_BASEADDR + 0x00000014
    #define HE3250_REGADDR_PS2_1_IBUF                  HE3250_PS2_1_BASEADDR + 0x00000000
    #define HE3250_REGADDR_PS2_1_OBUF                  HE3250_PS2_1_BASEADDR + 0x00000004
    #define HE3250_REGADDR_PS2_1_SR                    HE3250_PS2_1_BASEADDR + 0x00000008
    #define HE3250_REGADDR_PS2_1_CR                    HE3250_PS2_1_BASEADDR + 0x0000000C
    #define HE3250_REGADDR_PS2_1_CPSR                  HE3250_PS2_1_BASEADDR + 0x00000010
    #define HE3250_REGADDR_PS2_1_DVR                   HE3250_PS2_1_BASEADDR + 0x00000014
    #define HE3250_REGADDR_UART0_RB                     HE3250_UART0_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART0_THR                    HE3250_UART0_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART0_DLSB                   HE3250_UART0_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART0_IER                    HE3250_UART0_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART0_DMSB                   HE3250_UART0_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART0_IIR                    HE3250_UART0_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART0_FCR                    HE3250_UART0_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART0_LCR                    HE3250_UART0_BASEADDR + 0x00000003
    #define HE3250_REGADDR_UART0_LSR                    HE3250_UART0_BASEADDR + 0x00000005
    #define HE3250_REGADDR_UART0_DMASA                  HE3250_UART0_BASEADDR + 0x0000002A
    #define HE3250_REGADDR_UART1_RB                     HE3250_UART1_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART1_THR                    HE3250_UART1_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART1_DLSB                   HE3250_UART1_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART1_IER                    HE3250_UART1_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART1_DMSB                   HE3250_UART1_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART1_IIR                    HE3250_UART1_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART1_FCR                    HE3250_UART1_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART1_LCR                    HE3250_UART1_BASEADDR + 0x00000003
    #define HE3250_REGADDR_UART1_LSR                    HE3250_UART1_BASEADDR + 0x00000005
    #define HE3250_REGADDR_UART1_DMASA                  HE3250_UART1_BASEADDR + 0x0000002A
    #define HE3250_REGADDR_UART2_RB                     HE3250_UART2_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART2_THR                    HE3250_UART2_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART2_DLSB                   HE3250_UART2_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART2_IER                    HE3250_UART2_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART2_DMSB                   HE3250_UART2_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART2_IIR                    HE3250_UART2_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART2_FCR                    HE3250_UART2_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART2_LCR                    HE3250_UART2_BASEADDR + 0x00000003
    #define HE3250_REGADDR_UART2_LSR                    HE3250_UART2_BASEADDR + 0x00000005
    #define HE3250_REGADDR_UART2_DMASA                  HE3250_UART2_BASEADDR + 0x0000002A
    #define HE3250_REGADDR_UART3_RB                     HE3250_UART3_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART3_THR                    HE3250_UART3_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART3_DLSB                   HE3250_UART3_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART3_IER                    HE3250_UART3_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART3_DMSB                   HE3250_UART3_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART3_IIR                    HE3250_UART3_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART3_FCR                    HE3250_UART3_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART3_LCR                    HE3250_UART3_BASEADDR + 0x00000003
    #define HE3250_REGADDR_UART3_LSR                    HE3250_UART3_BASEADDR + 0x00000005
    #define HE3250_REGADDR_UART3_DMASA                  HE3250_UART3_BASEADDR + 0x0000002A
    #define HE3250_REGADDR_UART4_RB                     HE3250_UART4_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART4_THR                    HE3250_UART4_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART4_DLSB                   HE3250_UART4_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART4_IER                    HE3250_UART4_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART4_DMSB                   HE3250_UART4_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART4_IIR                    HE3250_UART4_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART4_FCR                    HE3250_UART4_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART4_LCR                    HE3250_UART4_BASEADDR + 0x00000003
    #define HE3250_REGADDR_UART4_LSR                    HE3250_UART4_BASEADDR + 0x00000005
    #define HE3250_REGADDR_UART4_DMASA                  HE3250_UART4_BASEADDR + 0x0000002A
    #define HE3250_REGADDR_UART5_RB                     HE3250_UART5_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART5_THR                    HE3250_UART5_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART5_DLSB                   HE3250_UART5_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART5_IER                    HE3250_UART5_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART5_DMSB                   HE3250_UART5_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART5_IIR                    HE3250_UART5_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART5_FCR                    HE3250_UART5_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART5_LCR                    HE3250_UART5_BASEADDR + 0x00000003
    #define HE3250_REGADDR_UART5_LSR                    HE3250_UART5_BASEADDR + 0x00000005
    #define HE3250_REGADDR_UART5_DMASA                  HE3250_UART5_BASEADDR + 0x0000002A
    #define HE3250_REGADDR_UART6_RB                     HE3250_UART6_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART6_THR                    HE3250_UART6_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART6_DLSB                   HE3250_UART6_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART6_IER                    HE3250_UART6_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART6_DMSB                   HE3250_UART6_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART6_IIR                    HE3250_UART6_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART6_FCR                    HE3250_UART6_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART6_LCR                    HE3250_UART6_BASEADDR + 0x00000003
    #define HE3250_REGADDR_UART6_MCR                    HE3250_UART6_BASEADDR + 0x00000004
    #define HE3250_REGADDR_UART6_LSR                    HE3250_UART6_BASEADDR + 0x00000005
    #define HE3250_REGADDR_UART6_MSR                    HE3250_UART6_BASEADDR + 0x00000006
    #define HE3250_REGADDR_UART6_USR                    HE3250_UART6_BASEADDR + 0x0000001F
    #define HE3250_REGADDR_UART6_HTX                    HE3250_UART6_BASEADDR + 0x00000029
    #define HE3250_REGADDR_UART6_DMASA                  HE3250_UART6_BASEADDR + 0x0000002A
    #define HE3250_REGADDR_UART7_RB                     HE3250_UART7_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART7_THR                    HE3250_UART7_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART7_DLSB                   HE3250_UART7_BASEADDR + 0x00000000
    #define HE3250_REGADDR_UART7_IER                    HE3250_UART7_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART7_DMSB                   HE3250_UART7_BASEADDR + 0x00000001
    #define HE3250_REGADDR_UART7_IIR                    HE3250_UART7_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART7_FCR                    HE3250_UART7_BASEADDR + 0x00000002
    #define HE3250_REGADDR_UART7_LCR                    HE3250_UART7_BASEADDR + 0x00000003
    #define HE3250_REGADDR_UART7_MCR                    HE3250_UART7_BASEADDR + 0x00000004
    #define HE3250_REGADDR_UART7_LSR                    HE3250_UART7_BASEADDR + 0x00000005
    #define HE3250_REGADDR_UART7_MSR                    HE3250_UART7_BASEADDR + 0x00000006
    #define HE3250_REGADDR_UART7_USR                    HE3250_UART7_BASEADDR + 0x0000001F
    #define HE3250_REGADDR_UART7_HTX                    HE3250_UART7_BASEADDR + 0x00000029
    #define HE3250_REGADDR_UART7_DMASA                  HE3250_UART7_BASEADDR + 0x0000002A
    #define HE3250_REGADDR_MAC_MAC_CFG                  HE3250_MAC_MAC_BASEADDR + 0x00000000
    #define HE3250_REGADDR_MAC_MAC_FLT                  HE3250_MAC_MAC_BASEADDR + 0x00000004
    #define HE3250_REGADDR_MAC_MAC_HTH                  HE3250_MAC_MAC_BASEADDR + 0x00000008
    #define HE3250_REGADDR_MAC_MAC_HTL                  HE3250_MAC_MAC_BASEADDR + 0x0000000C
    #define HE3250_REGADDR_MAC_MAC_GMA                  HE3250_MAC_MAC_BASEADDR + 0x00000010
    #define HE3250_REGADDR_MAC_MAC_GMD                  HE3250_MAC_MAC_BASEADDR + 0x00000014
    #define HE3250_REGADDR_MAC_MAC_FCR                  HE3250_MAC_MAC_BASEADDR + 0x00000018
    #define HE3250_REGADDR_MAC_MAC_VLT                  HE3250_MAC_MAC_BASEADDR + 0x0000001C
    #define HE3250_REGADDR_MAC_MAC_VER                  HE3250_MAC_MAC_BASEADDR + 0x00000020
    #define HE3250_REGADDR_MAC_MAC_DBG                  HE3250_MAC_MAC_BASEADDR + 0x00000024
    #define HE3250_REGADDR_MAC_MAC_WKP                  HE3250_MAC_MAC_BASEADDR + 0x00000028
    #define HE3250_REGADDR_MAC_MAC_PMT                  HE3250_MAC_MAC_BASEADDR + 0x0000002C
    #define HE3250_REGADDR_MAC_MAC_LCS                  HE3250_MAC_MAC_BASEADDR + 0x00000030
    #define HE3250_REGADDR_MAC_MAC_LTC                  HE3250_MAC_MAC_BASEADDR + 0x00000034
    #define HE3250_REGADDR_MAC_MAC_INT                  HE3250_MAC_MAC_BASEADDR + 0x00000038
    #define HE3250_REGADDR_MAC_MAC_MSK                  HE3250_MAC_MAC_BASEADDR + 0x0000003C
    #define HE3250_REGADDR_MAC_MAC_AH0                  HE3250_MAC_MAC_BASEADDR + 0x00000040
    #define HE3250_REGADDR_MAC_MAC_AL0                  HE3250_MAC_MAC_BASEADDR + 0x00000044
    #define HE3250_REGADDR_MAC_MAC_AH1                  HE3250_MAC_MAC_BASEADDR + 0x00000048
    #define HE3250_REGADDR_MAC_MAC_AL1                  HE3250_MAC_MAC_BASEADDR + 0x0000004C
    #define HE3250_REGADDR_MAC_MAC_AH2                  HE3250_MAC_MAC_BASEADDR + 0x00000050
    #define HE3250_REGADDR_MAC_MAC_AL2                  HE3250_MAC_MAC_BASEADDR + 0x00000054
    #define HE3250_REGADDR_MAC_MAC_AH3                  HE3250_MAC_MAC_BASEADDR + 0x00000058
    #define HE3250_REGADDR_MAC_MAC_AL3                  HE3250_MAC_MAC_BASEADDR + 0x0000005C
    #define HE3250_REGADDR_MAC_DMA_BUS                  HE3250_MAC_DMA_BASEADDR + 0x00000000
    #define HE3250_REGADDR_MAC_DMA_TPL                  HE3250_MAC_DMA_BASEADDR + 0x00000004
    #define HE3250_REGADDR_MAC_DMA_RPL                  HE3250_MAC_DMA_BASEADDR + 0x00000008
    #define HE3250_REGADDR_MAC_DMA_RDL                  HE3250_MAC_DMA_BASEADDR + 0x0000000C
    #define HE3250_REGADDR_MAC_DMA_TDL                  HE3250_MAC_DMA_BASEADDR + 0x00000010
    #define HE3250_REGADDR_MAC_DMA_STS                  HE3250_MAC_DMA_BASEADDR + 0x00000014
    #define HE3250_REGADDR_MAC_DMA_MOD                  HE3250_MAC_DMA_BASEADDR + 0x00000018
    #define HE3250_REGADDR_MAC_DMA_INT                  HE3250_MAC_DMA_BASEADDR + 0x0000001C
    #define HE3250_REGADDR_MAC_DMA_MIS                  HE3250_MAC_DMA_BASEADDR + 0x00000020
    #define HE3250_REGADDR_MAC_DMA_WTD                  HE3250_MAC_DMA_BASEADDR + 0x00000024
    #define HE3250_REGADDR_MAC_DMA_AXI                  HE3250_MAC_DMA_BASEADDR + 0x00000028
    #define HE3250_REGADDR_MAC_DMA_AXS                  HE3250_MAC_DMA_BASEADDR + 0x0000002C
    #define HE3250_REGADDR_MAC_DMA_TDR                  HE3250_MAC_DMA_BASEADDR + 0x00000048
    #define HE3250_REGADDR_MAC_DMA_RDR                  HE3250_MAC_DMA_BASEADDR + 0x0000004C
    #define HE3250_REGADDR_MAC_DMA_TBR                  HE3250_MAC_DMA_BASEADDR + 0x00000050
    #define HE3250_REGADDR_MAC_DMA_RBR                  HE3250_MAC_DMA_BASEADDR + 0x00000054
    #define HE3250_REGADDR_MAC_DMA_HWR                  HE3250_MAC_DMA_BASEADDR + 0x00000058
    #define HE3250_REGADDR_TIMER0_LC                    HE3250_TIMER_BASEADDR + 0x00000000
    #define HE3250_REGADDR_TIMER0_CV                    HE3250_TIMER_BASEADDR + 0x00000004
    #define HE3250_REGADDR_TIMER0_CR                    HE3250_TIMER_BASEADDR + 0x00000008
    #define HE3250_REGADDR_TIMER0_EOI                   HE3250_TIMER_BASEADDR + 0x0000000C
    #define HE3250_REGADDR_TIMER0_IS                    HE3250_TIMER_BASEADDR + 0x00000010
    #define HE3250_REGADDR_TIMER1_LC                    HE3250_TIMER_BASEADDR + 0x00000014
    #define HE3250_REGADDR_TIMER1_CV                    HE3250_TIMER_BASEADDR + 0x00000018
    #define HE3250_REGADDR_TIMER1_CR                    HE3250_TIMER_BASEADDR + 0x0000001C
    #define HE3250_REGADDR_TIMER1_EOI                   HE3250_TIMER_BASEADDR + 0x00000020
    #define HE3250_REGADDR_TIMER1_IS                    HE3250_TIMER_BASEADDR + 0x00000024
    #define HE3250_REGADDR_TIMER2_LC                    HE3250_TIMER_BASEADDR + 0x00000028
    #define HE3250_REGADDR_TIMER2_CV                    HE3250_TIMER_BASEADDR + 0x0000002C
    #define HE3250_REGADDR_TIMER2_CR                    HE3250_TIMER_BASEADDR + 0x00000030
    #define HE3250_REGADDR_TIMER2_EOI                   HE3250_TIMER_BASEADDR + 0x00000034
    #define HE3250_REGADDR_TIMER2_IS                    HE3250_TIMER_BASEADDR + 0x00000038
    #define HE3250_REGADDR_TIMER3_LC                    HE3250_TIMER_BASEADDR + 0x0000003C
    #define HE3250_REGADDR_TIMER3_CV                    HE3250_TIMER_BASEADDR + 0x00000040
    #define HE3250_REGADDR_TIMER3_CR                    HE3250_TIMER_BASEADDR + 0x00000044
    #define HE3250_REGADDR_TIMER3_EOI                   HE3250_TIMER_BASEADDR + 0x00000048
    #define HE3250_REGADDR_TIMER3_IS                    HE3250_TIMER_BASEADDR + 0x0000004C
    #define HE3250_REGADDR_TIMER_IS                     HE3250_TIMER_BASEADDR + 0x000000A0
    #define HE3250_REGADDR_TIMER_EOI                    HE3250_TIMER_BASEADDR + 0x000000A4
    #define HE3250_REGADDR_TIMER_RISR                   HE3250_TIMER_BASEADDR + 0x000000A8
    #define HE3250_REGADDR_TIMER_TCV                    HE3250_TIMER_BASEADDR + 0x000000AC
    #define HE3250_REGADDR_WDT_CR                       HE3250_WATCHDOG_BASEADDR + 0x00000000
    #define HE3250_REGADDR_WDT_TORR                     HE3250_WATCHDOG_BASEADDR + 0x00000004
    #define HE3250_REGADDR_WDT_CCVR                     HE3250_WATCHDOG_BASEADDR + 0x00000008
    #define HE3250_REGADDR_WDT_CRR                      HE3250_WATCHDOG_BASEADDR + 0x0000000C
    #define HE3250_REGADDR_WDT_STAT                     HE3250_WATCHDOG_BASEADDR + 0x00000010
    #define HE3250_REGADDR_WDT_EOI                      HE3250_WATCHDOG_BASEADDR + 0x00000014
    #define HE3250_REGADDR_WDT_CP5                      HE3250_WATCHDOG_BASEADDR + 0x000000E4
    #define HE3250_REGADDR_WDT_CP4                      HE3250_WATCHDOG_BASEADDR + 0x000000E8
    #define HE3250_REGADDR_WDT_CP3                      HE3250_WATCHDOG_BASEADDR + 0x000000EC
    #define HE3250_REGADDR_WDT_CP2                      HE3250_WATCHDOG_BASEADDR + 0x000000F0
    #define HE3250_REGADDR_WDT_CP1                      HE3250_WATCHDOG_BASEADDR + 0x000000F4
    #define HE3250_REGADDR_WDT_CV                       HE3250_WATCHDOG_BASEADDR + 0x000000F8
    #define HE3250_REGADDR_WDT_CT                       HE3250_WATCHDOG_BASEADDR + 0x000000FC
    #define HE3250_REGADDR_I2C_CON                      HE3250_I2C_BASEADDR +  0x00000000
    #define HE3250_REGADDR_I2C_TAR                      HE3250_I2C_BASEADDR +  0x00000004
    #define HE3250_REGADDR_I2C_SAR                      HE3250_I2C_BASEADDR +  0x00000008
    #define HE3250_REGADDR_I2C_HS_MADDR                 HE3250_I2C_BASEADDR +  0x0000000c
    #define HE3250_REGADDR_I2C_DATA_CMD                 HE3250_I2C_BASEADDR +  0x00000010
    #define HE3250_REGADDR_I2C_SS_HCNT                  HE3250_I2C_BASEADDR +  0x00000014
    #define HE3250_REGADDR_I2C_SS_LCNT                  HE3250_I2C_BASEADDR +  0x00000018
    #define HE3250_REGADDR_I2C_FS_HCNT                  HE3250_I2C_BASEADDR +  0x0000001c
    #define HE3250_REGADDR_I2C_FS_LCNT                  HE3250_I2C_BASEADDR +  0x00000020
    #define HE3250_REGADDR_I2C_HS_HCNT                  HE3250_I2C_BASEADDR +  0x00000024
    #define HE3250_REGADDR_I2C_HS_LCNT                  HE3250_I2C_BASEADDR +  0x00000028
    #define HE3250_REGADDR_I2C_INTR_STAT                HE3250_I2C_BASEADDR +  0x0000002c
    #define HE3250_REGADDR_I2C_INTR_MASK                HE3250_I2C_BASEADDR +  0x00000030
    #define HE3250_REGADDR_I2C_RAW_INTR_STAT            HE3250_I2C_BASEADDR +  0x00000034
    #define HE3250_REGADDR_I2C_RX_TL                    HE3250_I2C_BASEADDR +  0x00000038
    #define HE3250_REGADDR_I2C_TX_TL                    HE3250_I2C_BASEADDR +  0x0000003c
    #define HE3250_REGADDR_I2C_CLR_INTR                 HE3250_I2C_BASEADDR +  0x00000040
    #define HE3250_REGADDR_I2C_CLR_RX_UNDER             HE3250_I2C_BASEADDR +  0x00000044
    #define HE3250_REGADDR_I2C_CLR_RX_OVER              HE3250_I2C_BASEADDR +  0x00000048
    #define HE3250_REGADDR_I2C_CLR_TX_OVER              HE3250_I2C_BASEADDR +  0x0000004c
    #define HE3250_REGADDR_I2C_CLR_RD_REQ               HE3250_I2C_BASEADDR +  0x00000050
    #define HE3250_REGADDR_I2C_CLR_TX_ABRT              HE3250_I2C_BASEADDR +  0x00000054
    #define HE3250_REGADDR_I2C_CLR_RX_DONE              HE3250_I2C_BASEADDR +  0x00000058
    #define HE3250_REGADDR_I2C_CLR_ACTIVITY             HE3250_I2C_BASEADDR +  0x0000005c
    #define HE3250_REGADDR_I2C_CLR_STOP_DET             HE3250_I2C_BASEADDR +  0x00000060
    #define HE3250_REGADDR_I2C_CLR_START_DET            HE3250_I2C_BASEADDR +  0x00000064
    #define HE3250_REGADDR_I2C_CLR_GEN_CALL             HE3250_I2C_BASEADDR +  0x00000068
    #define HE3250_REGADDR_I2C_ENABLE                   HE3250_I2C_BASEADDR +  0x0000006c
    #define HE3250_REGADDR_I2C_STATUS                   HE3250_I2C_BASEADDR +  0x00000070
    #define HE3250_REGADDR_I2C_TXFLR                    HE3250_I2C_BASEADDR +  0x00000074
    #define HE3250_REGADDR_I2C_RXFLR                    HE3250_I2C_BASEADDR +  0x00000078
    #define HE3250_REGADDR_I2C_SDA_HOLD                 HE3250_I2C_BASEADDR +  0x0000007c
    #define HE3250_REGADDR_I2C_TX_ABRT_SOURCE           HE3250_I2C_BASEADDR +  0x00000080
    #define HE3250_REGADDR_SLV_DATA_NACK_ONLY           HE3250_I2C_BASEADDR +  0x00000084
    #define HE3250_REGADDR_I2C_DMA_CR                   HE3250_I2C_BASEADDR +  0x00000088
    #define HE3250_REGADDR_I2C_DMA_TDLR                 HE3250_I2C_BASEADDR +  0x0000008c
    #define HE3250_REGADDR_I2C_DMA_RDLR                 HE3250_I2C_BASEADDR +  0x00000090
    #define HE3250_REGADDR_I2C_SDA_SETUP                HE3250_I2C_BASEADDR +  0x00000094
    #define HE3250_REGADDR_I2C_ACK_GENERAL_CALL         HE3250_I2C_BASEADDR +  0x00000098
    #define HE3250_REGADDR_I2C_ENABEL_STATUS            HE3250_I2C_BASEADDR +  0x0000009c
    #define HE3250_REGADDR_I2C_FS_SPKLEN                HE3250_I2C_BASEADDR +  0x000000a0
    #define HE3250_REGADDR_I2C_HS_SPKLEN                HE3250_I2C_BASEADDR +  0x000000a4
    #define HE3250_REGADDR_I2C_COMP_PARAM_1             HE3250_I2C_BASEADDR +  0x000000f4
    #define HE3250_REGADDR_I2C_COMP_VERSION             HE3250_I2C_BASEADDR +  0x000000f8
    #define HE3250_REGADDR_I2C_COMP_TYPE                HE3250_I2C_BASEADDR +  0x000000fc
    #define HE3250_REGADDR_I2S_IER                      HE3250_I2S_BASEADDR + 0x00000000
    #define HE3250_REGADDR_I2S_IRER                     HE3250_I2S_BASEADDR + 0x00000004
    #define HE3250_REGADDR_I2S_ITER                     HE3250_I2S_BASEADDR + 0x00000008
    #define HE3250_REGADDR_I2S_CER                      HE3250_I2S_BASEADDR + 0x0000000C
    #define HE3250_REGADDR_I2S_CCR                      HE3250_I2S_BASEADDR + 0x00000010
    #define HE3250_REGADDR_I2S_RXFFR                    HE3250_I2S_BASEADDR + 0x00000014
    #define HE3250_REGADDR_I2S_TXFFR                    HE3250_I2S_BASEADDR + 0x00000018
    #define HE3250_REGADDR_I2S_LRBR0                    HE3250_I2S_BASEADDR + 0x00000020
    #define HE3250_REGADDR_I2S_LTHR0                    HE3250_I2S_BASEADDR + 0x00000020
    #define HE3250_REGADDR_I2S_RRBR0                    HE3250_I2S_BASEADDR + 0x00000024
    #define HE3250_REGADDR_I2S_RTHR0                    HE3250_I2S_BASEADDR + 0x00000024
    #define HE3250_REGADDR_I2S_RER0                     HE3250_I2S_BASEADDR + 0x00000028
    #define HE3250_REGADDR_I2S_TER0                     HE3250_I2S_BASEADDR + 0x0000002C
    #define HE3250_REGADDR_I2S_RCR0                     HE3250_I2S_BASEADDR + 0x00000030
    #define HE3250_REGADDR_I2S_TCR0                     HE3250_I2S_BASEADDR + 0x00000034
    #define HE3250_REGADDR_I2S_ISR0                     HE3250_I2S_BASEADDR + 0x00000038
    #define HE3250_REGADDR_I2S_IMR0                     HE3250_I2S_BASEADDR + 0x0000003C
    #define HE3250_REGADDR_I2S_ROR0                     HE3250_I2S_BASEADDR + 0x00000040
    #define HE3250_REGADDR_I2S_TOR0                     HE3250_I2S_BASEADDR + 0x00000044
    #define HE3250_REGADDR_I2S_RFCR0                    HE3250_I2S_BASEADDR + 0x00000048
    #define HE3250_REGADDR_I2S_TFCR0                    HE3250_I2S_BASEADDR + 0x0000004C
    #define HE3250_REGADDR_I2S_RFF0                     HE3250_I2S_BASEADDR + 0x00000050
    #define HE3250_REGADDR_I2S_TFF0                     HE3250_I2S_BASEADDR + 0x00000054
    #define HE3250_REGADDR_I2S_RXDMA                    HE3250_I2S_BASEADDR + 0x000001C0
    #define HE3250_REGADDR_I2S_RRXDMA                   HE3250_I2S_BASEADDR + 0x000001C4
    #define HE3250_REGADDR_I2S_TXDMA                    HE3250_I2S_BASEADDR + 0x000001C8
    #define HE3250_REGADDR_I2S_RTXDMA                   HE3250_I2S_BASEADDR + 0x000001CC
    #define HE3250_REGADDR_I2S_COMP_PARAM_2             HE3250_I2S_BASEADDR + 0x000001F0
    #define HE3250_REGADDR_I2S_COMP_PARAM_1             HE3250_I2S_BASEADDR + 0x000001F4
    #define HE3250_REGADDR_I2S_COMP_VERSION             HE3250_I2S_BASEADDR + 0x000001F8
    #define HE3250_REGADDR_I2S_COMP_TYPE                HE3250_I2S_BASEADDR + 0x000001FC
    #define HE3250_REGADDR_I2S_DMA_CTRL                 HE3250_I2S_BASEADDR + 0x00000200
    #define HE3250_REGADDR_DDR2_STAT                    HE3250_DDR2_BASEADDR+0x00000008
    #define HE3250_REGADDR_DDR2_INTRSTAT                HE3250_DDR2_BASEADDR+0x0000000c
    #define HE3250_REGADDR_DDR2_SCTL                    HE3250_DDR2_BASEADDR+0x00000004
    #define HE3250_REGADDR_DDR2_SCFG                    HE3250_DDR2_BASEADDR+0x00000000
    #define HE3250_REGADDR_DDR2_POWSTAT                 HE3250_DDR2_BASEADDR+0x00000048
    #define HE3250_REGADDR_DDR2_MRRSTAT0                HE3250_DDR2_BASEADDR+0x00000064
    #define HE3250_REGADDR_DDR2_CMDTSTAT                HE3250_DDR2_BASEADDR+0x0000004c
    #define HE3250_REGADDR_DDR2_MCMD                    HE3250_DDR2_BASEADDR+0x00000040
    #define HE3250_REGADDR_DDR2_MRRSTAT1                HE3250_DDR2_BASEADDR+0x00000068
    #define HE3250_REGADDR_DDR2_MRRCFG0                 HE3250_DDR2_BASEADDR+0x00000060
    #define HE3250_REGADDR_DDR2_CMDTSTATEN              HE3250_DDR2_BASEADDR+0x00000050
    #define HE3250_REGADDR_DDR2_POWCTL                  HE3250_DDR2_BASEADDR+0x00000044
    #define HE3250_REGADDR_DDR2_LPDDR2ZQCFG             HE3250_DDR2_BASEADDR+0x0000008c
    #define HE3250_REGADDR_DDR2_PPCFG                   HE3250_DDR2_BASEADDR+0x00000084
    #define HE3250_REGADDR_DDR2_MCFG1                   HE3250_DDR2_BASEADDR+0x0000007c
    #define HE3250_REGADDR_DDR2_MSTAT                   HE3250_DDR2_BASEADDR+0x00000088
    #define HE3250_REGADDR_DDR2_MCFG                    HE3250_DDR2_BASEADDR+0x00000080
    #define HE3250_REGADDR_DDR2_DTUAWDT                 HE3250_DDR2_BASEADDR+0x000000b0
    #define HE3250_REGADDR_DDR2_DTUPRD2                 HE3250_DDR2_BASEADDR+0x000000a8
    #define HE3250_REGADDR_DDR2_DTUPRD3                 HE3250_DDR2_BASEADDR+0x000000ac
    #define HE3250_REGADDR_DDR2_DTUNE                   HE3250_DDR2_BASEADDR+0x0000009c
    #define HE3250_REGADDR_DDR2_DTUPDES                 HE3250_DDR2_BASEADDR+0x00000094
    #define HE3250_REGADDR_DDR2_DTUNA                   HE3250_DDR2_BASEADDR+0x00000098
    #define HE3250_REGADDR_DDR2_DTUPRD0                 HE3250_DDR2_BASEADDR+0x000000a0
    #define HE3250_REGADDR_DDR2_DTUPRD1                 HE3250_DDR2_BASEADDR+0x000000a4
    #define HE3250_REGADDR_DDR2_TCKSRE                  HE3250_DDR2_BASEADDR+0x00000124
    #define HE3250_REGADDR_DDR2_TZQCSI                  HE3250_DDR2_BASEADDR+0x0000011c
    #define HE3250_REGADDR_DDR2_TINIT                   HE3250_DDR2_BASEADDR+0x000000c4
    #define HE3250_REGADDR_DDR2_TDPD                    HE3250_DDR2_BASEADDR+0x00000144
    #define HE3250_REGADDR_DDR2_TOGCNT1U                HE3250_DDR2_BASEADDR+0x000000c0
    #define HE3250_REGADDR_DDR2_TCKE                    HE3250_DDR2_BASEADDR+0x0000012c
    #define HE3250_REGADDR_DDR2_TMOD                    HE3250_DDR2_BASEADDR+0x00000130
    #define HE3250_REGADDR_DDR2_TEXSR                   HE3250_DDR2_BASEADDR+0x0000010c
    #define HE3250_REGADDR_DDR2_TAL                     HE3250_DDR2_BASEADDR+0x000000e4
    #define HE3250_REGADDR_DDR2_TRTP                    HE3250_DDR2_BASEADDR+0x00000100
    #define HE3250_REGADDR_DDR2_TCKSRX                  HE3250_DDR2_BASEADDR+0x00000128
    #define HE3250_REGADDR_DDR2_TRTW                    HE3250_DDR2_BASEADDR+0x000000e0
    #define HE3250_REGADDR_DDR2_TCWL                    HE3250_DDR2_BASEADDR+0x000000ec
    #define HE3250_REGADDR_DDR2_TWR                     HE3250_DDR2_BASEADDR+0x00000104
    #define HE3250_REGADDR_DDR2_TCL                     HE3250_DDR2_BASEADDR+0x000000e8
    #define HE3250_REGADDR_DDR2_TDQS                    HE3250_DDR2_BASEADDR+0x00000120
    #define HE3250_REGADDR_DDR2_TRSTH                   HE3250_DDR2_BASEADDR+0x000000c8
    #define HE3250_REGADDR_DDR2_TRCD                    HE3250_DDR2_BASEADDR+0x000000f8
    #define HE3250_REGADDR_DDR2_TXP                     HE3250_DDR2_BASEADDR+0x00000110
    #define HE3250_REGADDR_DDR2_TOGCNT100N              HE3250_DDR2_BASEADDR+0x000000cc
    #define HE3250_REGADDR_DDR2_TMRD                    HE3250_DDR2_BASEADDR+0x000000d4
    #define HE3250_REGADDR_DDR2_TRSTL                   HE3250_DDR2_BASEADDR+0x00000134
    #define HE3250_REGADDR_DDR2_TREFI                   HE3250_DDR2_BASEADDR+0x000000d0
    #define HE3250_REGADDR_DDR2_TRAS                    HE3250_DDR2_BASEADDR+0x000000f0
    #define HE3250_REGADDR_DDR2_TWTR                    HE3250_DDR2_BASEADDR+0x00000108
    #define HE3250_REGADDR_DDR2_TRC                     HE3250_DDR2_BASEADDR+0x000000f4
    #define HE3250_REGADDR_DDR2_TRFC                    HE3250_DDR2_BASEADDR+0x000000d8
    #define HE3250_REGADDR_DDR2_TMRR                    HE3250_DDR2_BASEADDR+0x0000013c
    #define HE3250_REGADDR_DDR2_TCKESR                  HE3250_DDR2_BASEADDR+0x00000140
    #define HE3250_REGADDR_DDR2_TZQCL                   HE3250_DDR2_BASEADDR+0x00000138
    #define HE3250_REGADDR_DDR2_TRRD                    HE3250_DDR2_BASEADDR+0x000000fc
    #define HE3250_REGADDR_DDR2_TRP                     HE3250_DDR2_BASEADDR+0x000000dc
    #define HE3250_REGADDR_DDR2_TZQCS                   HE3250_DDR2_BASEADDR+0x00000118
    #define HE3250_REGADDR_DDR2_TXPDLL                  HE3250_DDR2_BASEADDR+0x00000114
    #define HE3250_REGADDR_DDR2_ECCCFG                  HE3250_DDR2_BASEADDR+0x00000180
    #define HE3250_REGADDR_DDR2_ECCLOG                  HE3250_DDR2_BASEADDR+0x0000018c
    #define HE3250_REGADDR_DDR2_ECCCLR                  HE3250_DDR2_BASEADDR+0x00000188
    #define HE3250_REGADDR_DDR2_ECCTST                  HE3250_DDR2_BASEADDR+0x00000184
    #define HE3250_REGADDR_DDR2_DTUWD0                  HE3250_DDR2_BASEADDR+0x00000210
    #define HE3250_REGADDR_DDR2_DTUWD1                  HE3250_DDR2_BASEADDR+0x00000214
    #define HE3250_REGADDR_DDR2_DTUWACTL                HE3250_DDR2_BASEADDR+0x00000200
    #define HE3250_REGADDR_DDR2_DTULFSRRD               HE3250_DDR2_BASEADDR+0x00000238
    #define HE3250_REGADDR_DDR2_DTUWD2                  HE3250_DDR2_BASEADDR+0x00000218
    #define HE3250_REGADDR_DDR2_DTUWD3                  HE3250_DDR2_BASEADDR+0x0000021c
    #define HE3250_REGADDR_DDR2_DTULFSRWD               HE3250_DDR2_BASEADDR+0x00000234
    #define HE3250_REGADDR_DDR2_DTURACTL                HE3250_DDR2_BASEADDR+0x00000204
    #define HE3250_REGADDR_DDR2_DTUWDM                  HE3250_DDR2_BASEADDR+0x00000220
    #define HE3250_REGADDR_DDR2_DTURD0                  HE3250_DDR2_BASEADDR+0x00000224
    #define HE3250_REGADDR_DDR2_DTURD1                  HE3250_DDR2_BASEADDR+0x00000228
    #define HE3250_REGADDR_DDR2_DTURD2                  HE3250_DDR2_BASEADDR+0x0000022c
    #define HE3250_REGADDR_DDR2_DTURD3                  HE3250_DDR2_BASEADDR+0x00000230
    #define HE3250_REGADDR_DDR2_DTUCFG                  HE3250_DDR2_BASEADDR+0x00000208
    #define HE3250_REGADDR_DDR2_DTUEAF                  HE3250_DDR2_BASEADDR+0x0000023c
    #define HE3250_REGADDR_DDR2_DTUECTL                 HE3250_DDR2_BASEADDR+0x0000020c
    #define HE3250_REGADDR_DDR2_DFIODTCFG1              HE3250_DDR2_BASEADDR+0x00000248
    #define HE3250_REGADDR_DDR2_DFITCTRLDELAY           HE3250_DDR2_BASEADDR+0x00000240
    #define HE3250_REGADDR_DDR2_DFIODTRANKMAP           HE3250_DDR2_BASEADDR+0x0000024c
    #define HE3250_REGADDR_DDR2_DFIODTCFG               HE3250_DDR2_BASEADDR+0x00000244
    #define HE3250_REGADDR_DDR2_DFITPHYWRLAT            HE3250_DDR2_BASEADDR+0x00000254
    #define HE3250_REGADDR_DDR2_DFITPHYWRDATA           HE3250_DDR2_BASEADDR+0x00000250
    #define HE3250_REGADDR_DDR2_DFITRDDATAEN            HE3250_DDR2_BASEADDR+0x00000260
    #define HE3250_REGADDR_DDR2_DFITPHYRDLAT            HE3250_DDR2_BASEADDR+0x00000264
    #define HE3250_REGADDR_DDR2_DFITREFMSKI             HE3250_DDR2_BASEADDR+0x00000294
    #define HE3250_REGADDR_DDR2_DFITPHYUPDTYPE0         HE3250_DDR2_BASEADDR+0x00000270
    #define HE3250_REGADDR_DDR2_DFITPHYUPDTYPE1         HE3250_DDR2_BASEADDR+0x00000274
    #define HE3250_REGADDR_DDR2_DFITCTRLUPDDLY          HE3250_DDR2_BASEADDR+0x00000288
    #define HE3250_REGADDR_DDR2_DFITPHYUPDTYPE2         HE3250_DDR2_BASEADDR+0x00000278
    #define HE3250_REGADDR_DDR2_DFITCTRLUPDMIN          HE3250_DDR2_BASEADDR+0x00000280
    #define HE3250_REGADDR_DDR2_DFITPHYUPDTYPE3         HE3250_DDR2_BASEADDR+0x0000027c
    #define HE3250_REGADDR_DDR2_DFIUPDCFG               HE3250_DDR2_BASEADDR+0x00000290
    #define HE3250_REGADDR_DDR2_DFITCTRLUPDMAX          HE3250_DDR2_BASEADDR+0x00000284
    #define HE3250_REGADDR_DDR2_DFITCTRLUPDI            HE3250_DDR2_BASEADDR+0x00000298
    #define HE3250_REGADDR_DDR2_DFITRRDLVLEN            HE3250_DDR2_BASEADDR+0x000002b8
    #define HE3250_REGADDR_DDR2_DFITRSTAT0              HE3250_DDR2_BASEADDR+0x000002b0
    #define HE3250_REGADDR_DDR2_DFITRWRLVLEN            HE3250_DDR2_BASEADDR+0x000002b4
    #define HE3250_REGADDR_DDR2_DFITRCFG0               HE3250_DDR2_BASEADDR+0x000002ac
    #define HE3250_REGADDR_DDR2_DFITRRDLVLGATEEN        HE3250_DDR2_BASEADDR+0x000002bc
    #define HE3250_REGADDR_DDR2_DFISTSTAT0              HE3250_DDR2_BASEADDR+0x000002c0
    #define HE3250_REGADDR_DDR2_DFISTPARLOG             HE3250_DDR2_BASEADDR+0x000002e0
    #define HE3250_REGADDR_DDR2_DFITDRAMCLKEN           HE3250_DDR2_BASEADDR+0x000002d0
    #define HE3250_REGADDR_DDR2_DFISTPARCLR             HE3250_DDR2_BASEADDR+0x000002dc
    #define HE3250_REGADDR_DDR2_DFISTCFG0               HE3250_DDR2_BASEADDR+0x000002c4
    #define HE3250_REGADDR_DDR2_DFISTCFG1               HE3250_DDR2_BASEADDR+0x000002c8
    #define HE3250_REGADDR_DDR2_DFISTCFG2               HE3250_DDR2_BASEADDR+0x000002d8
    #define HE3250_REGADDR_DDR2_DFITDRAMCLKDIS          HE3250_DDR2_BASEADDR+0x000002d4
    #define HE3250_REGADDR_DDR2_DFILPCFG0               HE3250_DDR2_BASEADDR+0x000002f0
    #define HE3250_REGADDR_DDR2_DFITRWRLVLDELAY0        HE3250_DDR2_BASEADDR+0x00000318
    #define HE3250_REGADDR_DDR2_DFITRWRLVLDELAY1        HE3250_DDR2_BASEADDR+0x0000031c
    #define HE3250_REGADDR_DDR2_DFITRWRLVLDELAY2        HE3250_DDR2_BASEADDR+0x00000320
    #define HE3250_REGADDR_DDR2_DFITRRDLVLRESP0         HE3250_DDR2_BASEADDR+0x0000030c
    #define HE3250_REGADDR_DDR2_DFITRRDLVLRESP1         HE3250_DDR2_BASEADDR+0x00000310
    #define HE3250_REGADDR_DDR2_DFITRRDLVLRESP2         HE3250_DDR2_BASEADDR+0x00000314
    #define HE3250_REGADDR_DDR2_DFITRWRLVLRESP0         HE3250_DDR2_BASEADDR+0x00000300
    #define HE3250_REGADDR_DDR2_DFITRRDLVLDELAY0        HE3250_DDR2_BASEADDR+0x00000324
    #define HE3250_REGADDR_DDR2_DFITRRDLVLDELAY1        HE3250_DDR2_BASEADDR+0x00000328
    #define HE3250_REGADDR_DDR2_DFITRWRLVLRESP1         HE3250_DDR2_BASEADDR+0x00000304
    #define HE3250_REGADDR_DDR2_DFITRRDLVLDELAY2        HE3250_DDR2_BASEADDR+0x0000032c
    #define HE3250_REGADDR_DDR2_DFITRWRLVLRESP2         HE3250_DDR2_BASEADDR+0x00000308
    #define HE3250_REGADDR_DDR2_DFITRRDLVLGATEDELAY0    HE3250_DDR2_BASEADDR+0x00000330
    #define HE3250_REGADDR_DDR2_DFITRCMD                HE3250_DDR2_BASEADDR+0x0000033c
    #define HE3250_REGADDR_DDR2_DFITRRDLVLGATEDELAY1    HE3250_DDR2_BASEADDR+0x00000334
    #define HE3250_REGADDR_DDR2_DFITRRDLVLGATEDELAY2    HE3250_DDR2_BASEADDR+0x00000338
    #define HE3250_REGADDR_DDR2_IPTR                    HE3250_DDR2_BASEADDR+0x000003fc
    #define HE3250_REGADDR_DDR2_IPVR                    HE3250_DDR2_BASEADDR+0x000003f8
    #define HE3250_REGADDR_DDR2_CSTAT                   HE3250_DDR2_BASEADDR+0x00000488
    #define HE3250_REGADDR_DDR2_PCFG_0                  HE3250_DDR2_BASEADDR+0x00000400
    #define HE3250_REGADDR_DDR2_PCFG_1                  HE3250_DDR2_BASEADDR+0x00000404
    #define HE3250_REGADDR_DDR2_CCFG                    HE3250_DDR2_BASEADDR+0x00000480
    #define HE3250_REGADDR_DDR2_PCFG_2                  HE3250_DDR2_BASEADDR+0x00000408
    #define HE3250_REGADDR_DDR2_PCFG_3                  HE3250_DDR2_BASEADDR+0x0000040c
    #define HE3250_REGADDR_DDR2_PCFG_4                  HE3250_DDR2_BASEADDR+0x00000410
    #define HE3250_REGADDR_DDR2_PCFG_5                  HE3250_DDR2_BASEADDR+0x00000414
    #define HE3250_REGADDR_DDR2_PCFG_6                  HE3250_DDR2_BASEADDR+0x00000418
    #define HE3250_REGADDR_DDR2_PCFG_10                 HE3250_DDR2_BASEADDR+0x00000428
    #define HE3250_REGADDR_DDR2_PCFG_7                  HE3250_DDR2_BASEADDR+0x0000041c
    #define HE3250_REGADDR_DDR2_PCFG_11                 HE3250_DDR2_BASEADDR+0x0000042c
    #define HE3250_REGADDR_DDR2_PCFG_8                  HE3250_DDR2_BASEADDR+0x00000420
    #define HE3250_REGADDR_DDR2_PCFG_12                 HE3250_DDR2_BASEADDR+0x00000430
    #define HE3250_REGADDR_DDR2_PCFG_9                  HE3250_DDR2_BASEADDR+0x00000424
    #define HE3250_REGADDR_DDR2_PCFG_13                 HE3250_DDR2_BASEADDR+0x00000434
    #define HE3250_REGADDR_DDR2_PCFG_14                 HE3250_DDR2_BASEADDR+0x00000438
    #define HE3250_REGADDR_DDR2_PCFG_15                 HE3250_DDR2_BASEADDR+0x0000043c
    #define HE3250_REGADDR_DDR2_PCFG_20                 HE3250_DDR2_BASEADDR+0x00000450
    #define HE3250_REGADDR_DDR2_CCFG1                   HE3250_DDR2_BASEADDR+0x0000048c
    #define HE3250_REGADDR_DDR2_PCFG_16                 HE3250_DDR2_BASEADDR+0x00000440
    #define HE3250_REGADDR_DDR2_PCFG_21                 HE3250_DDR2_BASEADDR+0x00000454
    #define HE3250_REGADDR_DDR2_PCFG_17                 HE3250_DDR2_BASEADDR+0x00000444
    #define HE3250_REGADDR_DDR2_PCFG_22                 HE3250_DDR2_BASEADDR+0x00000458
    #define HE3250_REGADDR_DDR2_PCFG_23                 HE3250_DDR2_BASEADDR+0x0000045c
    #define HE3250_REGADDR_DDR2_PCFG_18                 HE3250_DDR2_BASEADDR+0x00000448
    #define HE3250_REGADDR_DDR2_PCFG_24                 HE3250_DDR2_BASEADDR+0x00000460
    #define HE3250_REGADDR_DDR2_PCFG_19                 HE3250_DDR2_BASEADDR+0x0000044c
    #define HE3250_REGADDR_DDR2_PCFG_30                 HE3250_DDR2_BASEADDR+0x00000478
    #define HE3250_REGADDR_DDR2_PCFG_25                 HE3250_DDR2_BASEADDR+0x00000464
    #define HE3250_REGADDR_DDR2_PCFG_31                 HE3250_DDR2_BASEADDR+0x0000047c
    #define HE3250_REGADDR_DDR2_PCFG_26                 HE3250_DDR2_BASEADDR+0x00000468
    #define HE3250_REGADDR_DDR2_PCFG_27                 HE3250_DDR2_BASEADDR+0x0000046c
    #define HE3250_REGADDR_DDR2_PCFG_28                 HE3250_DDR2_BASEADDR+0x00000470
    #define HE3250_REGADDR_DDR2_PCFG_29                 HE3250_DDR2_BASEADDR+0x00000474
    #define HE3250_REGADDR_DDR2_DCFG                    HE3250_DDR2_BASEADDR+0x00000484
    #define HE3250_REGADDR_SDIO_CTRL                    HE3250_SDIO_BASEADDR+4*0
    #define HE3250_REGADDR_SDIO_PWREN                   HE3250_SDIO_BASEADDR+4*1
    #define HE3250_REGADDR_SDIO_CLKDIV                  HE3250_SDIO_BASEADDR+4*2
    #define HE3250_REGADDR_SDIO_CLKSRC                  HE3250_SDIO_BASEADDR+4*3
    #define HE3250_REGADDR_SDIO_CLKENA                  HE3250_SDIO_BASEADDR+4*4
    #define HE3250_REGADDR_SDIO_TMOUT                   HE3250_SDIO_BASEADDR+4*5
    #define HE3250_REGADDR_SDIO_CTYPE                   HE3250_SDIO_BASEADDR+4*6
    #define HE3250_REGADDR_SDIO_BLKSIZ                  HE3250_SDIO_BASEADDR+4*7
    #define HE3250_REGADDR_SDIO_BYTCNT                  HE3250_SDIO_BASEADDR+4*8
    #define HE3250_REGADDR_SDIO_INTMASK                 HE3250_SDIO_BASEADDR+4*9
    #define HE3250_REGADDR_SDIO_CMDARG                  HE3250_SDIO_BASEADDR+4*10
    #define HE3250_REGADDR_SDIO_CMD                     HE3250_SDIO_BASEADDR+4*11
    #define HE3250_REGADDR_SDIO_RESP0                   HE3250_SDIO_BASEADDR+4*12
    #define HE3250_REGADDR_SDIO_RESP1                   HE3250_SDIO_BASEADDR+4*13
    #define HE3250_REGADDR_SDIO_RESP2                   HE3250_SDIO_BASEADDR+4*14
    #define HE3250_REGADDR_SDIO_RESP3                   HE3250_SDIO_BASEADDR+4*15
    #define HE3250_REGADDR_SDIO_MINTSTS                 HE3250_SDIO_BASEADDR+4*16
    #define HE3250_REGADDR_SDIO_RINTSTS                 HE3250_SDIO_BASEADDR+4*17
    #define HE3250_REGADDR_SDIO_STATUS                  HE3250_SDIO_BASEADDR+4*18
    #define HE3250_REGADDR_SDIO_FIFOTH                  HE3250_SDIO_BASEADDR+4*19
    #define HE3250_REGADDR_SDIO_CDETECT                 HE3250_SDIO_BASEADDR+4*20
    #define HE3250_REGADDR_SDIO_WRTPRT                  HE3250_SDIO_BASEADDR+4*21
    #define HE3250_REGADDR_SDIO_GPIO                    HE3250_SDIO_BASEADDR+4*22
    #define HE3250_REGADDR_SDIO_TCBCNT                  HE3250_SDIO_BASEADDR+4*23
    #define HE3250_REGADDR_SDIO_TBBCNT                  HE3250_SDIO_BASEADDR+4*24
    #define HE3250_REGADDR_SDIO_DEBNCE                  HE3250_SDIO_BASEADDR+4*25
    #define HE3250_REGADDR_SDIO_USRID                   HE3250_SDIO_BASEADDR+4*26
    #define HE3250_REGADDR_SDIO_VERID                   HE3250_SDIO_BASEADDR+4*27
    #define HE3250_REGADDR_SDIO_HCON                    HE3250_SDIO_BASEADDR+4*28
    #define HE3250_REGADDR_SDIO_UHS                     HE3250_SDIO_BASEADDR+4*29
    #define HE3250_REGADDR_SDIO_RST                     HE3250_SDIO_BASEADDR+4*30
    #define HE3250_REGADDR_SDIO_BEP                     HE3250_SDIO_BASEADDR+4*31
    #define HE3250_REGADDR_SDIO_BMOD                    HE3250_SDIO_BASEADDR+4*32
    #define HE3250_REGADDR_SDIO_PLDMND                  HE3250_SDIO_BASEADDR+4*33
    #define HE3250_REGADDR_SDIO_DBADDR                  HE3250_SDIO_BASEADDR+4*34
    #define HE3250_REGADDR_SDIO_IDSTS                   HE3250_SDIO_BASEADDR+4*35
    #define HE3250_REGADDR_SDIO_IDINTEN                 HE3250_SDIO_BASEADDR+4*36
    #define HE3250_REGADDR_SDIO_DSCADDR                 HE3250_SDIO_BASEADDR+4*37
    #define HE3250_REGADDR_SDIO_BUFADDR                 HE3250_SDIO_BASEADDR+4*38
    #define HE3250_REGADDR_SDIO_FIFO                    HE3250_SDIO_BASEADDR+4*128
    #define HE3250_REGADDR_GPIO_SWPORTA_DR              HE3250_GPIO_BASEADDR + 0x00000000
    #define HE3250_REGADDR_GPIO_SWPORTA_DDR             HE3250_GPIO_BASEADDR + 0x00000004
    #define HE3250_REGADDR_GPIO_SWPORTA_CTL             HE3250_GPIO_BASEADDR + 0x00000008
    #define HE3250_REGADDR_GPIO_SWPORTB_DR              HE3250_GPIO_BASEADDR + 0x0000000C
    #define HE3250_REGADDR_GPIO_SWPORTB_DDR             HE3250_GPIO_BASEADDR + 0x00000010
    #define HE3250_REGADDR_GPIO_SWPORTB_CTL             HE3250_GPIO_BASEADDR + 0x00000014
    #define HE3250_REGADDR_GPIO_SWPORTC_DR              HE3250_GPIO_BASEADDR + 0x00000018
    #define HE3250_REGADDR_GPIO_SWPORTC_DDR             HE3250_GPIO_BASEADDR + 0x0000001C
    #define HE3250_REGADDR_GPIO_SWPORTC_CTL             HE3250_GPIO_BASEADDR + 0x00000020
    #define HE3250_REGADDR_GPIO_SWPORTD_DR              HE3250_GPIO_BASEADDR + 0x00000024
    #define HE3250_REGADDR_GPIO_SWPORTD_DDR             HE3250_GPIO_BASEADDR + 0x00000028
    #define HE3250_REGADDR_GPIO_SWPORTD_CTL             HE3250_GPIO_BASEADDR + 0x0000002C
    #define HE3250_REGADDR_GPIO_INTEN                   HE3250_GPIO_BASEADDR + 0x00000030
    #define HE3250_REGADDR_GPIO_INTMASK                 HE3250_GPIO_BASEADDR + 0x00000034
    #define HE3250_REGADDR_GPIO_INTTYPE_LEVEL           HE3250_GPIO_BASEADDR + 0x00000038
    #define HE3250_REGADDR_GPIO_INT_POLARITY            HE3250_GPIO_BASEADDR + 0x0000003C
    #define HE3250_REGADDR_GPIO_INTSTATUS               HE3250_GPIO_BASEADDR + 0x00000040
    #define HE3250_REGADDR_GPIO_RAW_INTSTATUS           HE3250_GPIO_BASEADDR + 0x00000044
    #define HE3250_REGADDR_GPIO_DEBOUNCE                HE3250_GPIO_BASEADDR + 0x00000048
    #define HE3250_REGADDR_GPIO_PORTA_EOI               HE3250_GPIO_BASEADDR + 0x0000004C
    #define HE3250_REGADDR_GPIO_EXT_PORTA               HE3250_GPIO_BASEADDR + 0x00000050
    #define HE3250_REGADDR_GPIO_EXT_PORTB               HE3250_GPIO_BASEADDR + 0x00000054
    #define HE3250_REGADDR_GPIO_EXT_PORTC               HE3250_GPIO_BASEADDR + 0x00000058
    #define HE3250_REGADDR_GPIO_EXT_PORTD               HE3250_GPIO_BASEADDR + 0x0000005C
    #define HE3250_REGADDR_GPIO_LS_SYNC                 HE3250_GPIO_BASEADDR + 0x00000060
    #define HE3250_REGADDR_GPIO_ID_CODE                 HE3250_GPIO_BASEADDR + 0x00000064
    #define HE3250_REGADDR_GPIO_VER_ID_CODE             HE3250_GPIO_BASEADDR + 0x0000006C
    #define HE3250_REGADDR_GPIO_CONFIG_REG1             HE3250_GPIO_BASEADDR + 0x00000074
    #define HE3250_REGADDR_GPIO_CONFIG_REG2             HE3250_GPIO_BASEADDR + 0x00000070
    #define IRQ_NUM      29
    #define IRQ_BUSERR   28
    #define IRQ_GPIO     27
    #define IRQ_WATCHDOG 26
    #define IRQ_TIMER    25
    #define IRQ_PWM      24
    #define IRQ_KEYPAD   23
    #define IRQ_CAN      22
    #define IRQ_I2C      21
    #define IRQ_I2S      20
    #define IRQ_UART7    19
    #define IRQ_UART6    18
    #define IRQ_UART5    17
    #define IRQ_UART4    16
    #define IRQ_UART3    15
    #define IRQ_UART2    14
    #define IRQ_UART1    13
    #define IRQ_UART0    12
    #define IRQ_PS2_1    11
    #define IRQ_PS2_0    10
    #define IRQ_SCI1     9
    #define IRQ_SCI0     8
    #define IRQ_SPI1     7
    #define IRQ_SPI0     6
    #define IRQ_USB      5
    #define IRQ_LCDC     4
    #define IRQ_MAC      3
    #define IRQ_SDIO     2
    #define IRQ_NFC      1
    #define IRQ_DMA      0
    #define LIB_SMIC013G
    #define CLKDIV_HCLK_WIDTH      3
    #define CLKDIV_PCLK_WIDTH      3
    #define CLKDIV_SDIO_WIDTH      5
    #define CLKDIV_LCDC_WIDTH      6
    #define CLKDIV_I2C_WIDTH       6
    #define CLKDIV_I2S_WIDTH       7
    #define CLKDIV_CAN_WIDTH       5
    #define CLKDIV_SPI0_WIDTH      5
    #define CLKDIV_SPI1_WIDTH      5
    #define CLKDIV_KEYPAD_WIDTH    9
    #define CLKDIV_SCI0_WIDTH      5
    #define CLKDIV_SCI1_WIDTH      5
    #define CLKDIV_PWM0_WIDTH      6
    #define CLKDIV_PWM1_WIDTH      6
    #define CLKDIV_PWM2_WIDTH      6
    #define CLKDIV_PWMR_WIDTH      6
    #define CLKDIV_PS2_0_WIDTH     9
    #define CLKDIV_PS2_1_WIDTH     9
    #define CLKDIV_UART0_WIDTH     6
    #define CLKDIV_UART1_WIDTH     6
    #define CLKDIV_UART2_WIDTH     6
    #define CLKDIV_UART3_WIDTH     7
    #define CLKDIV_UART4_WIDTH     7
    #define CLKDIV_UART5_WIDTH     7
    #define CLKDIV_UART6_WIDTH     6
    #define CLKDIV_UART7_WIDTH     6
    #define CLKDIV_TIMER0_WIDTH    9
    #define CLKDIV_TIMER1_WIDTH    9
    #define CLKDIV_TIMER2_WIDTH    9
    #define CLKDIV_TIMER3_WIDTH    9
    #define CLKDIV_GPIODB_WIDTH    6
    #define CLKDIV_CLKOUT_WIDTH    8
    #define MODCTL0_I2C (1<<0)
    #define MODCTL0_I2S (1<<1)
    #define MODCTL0_CAN (1<<2)
    #define MODCTL0_SPI0 (1<<3)
    #define MODCTL0_SPI1 (1<<4)
    #define MODCTL0_KEYPAD (1<<5)
    #define MODCTL0_SCI0 (1<<6)
    #define MODCTL0_SCI1 (1<<7)
    #define MODCTL0_PWM0 (1<<8)
    #define MODCTL0_PWM1 (1<<9)
    #define MODCTL0_PWM2 (1<<10)
    #define MODCTL0_PWMR (1<<11)
    #define MODCTL0_PS2_0 (1<<12)
    #define MODCTL0_PS2_1 (1<<13)
    #define MODCTL0_UART0 (1<<14)
    #define MODCTL0_UART1 (1<<15)
    #define MODCTL0_UART2 (1<<16)
    #define MODCTL0_UART3 (1<<17)
    #define MODCTL0_UART4 (1<<18)
    #define MODCTL0_UART5 (1<<19)
    #define MODCTL0_UART6 (1<<20)
    #define MODCTL0_UART7 (1<<21)
    #define MODCTL0_TIMER0 (1<<22)
    #define MODCTL0_TIMER1 (1<<23)
    #define MODCTL0_TIMER2 (1<<24)
    #define MODCTL0_TIMER3 (1<<25)
    #define MODCTL0_WDT (1<<26)
    #define MODCTL0_GPIO (1<<27)
    #define MODCTL0_ICTL (1<<28)
    #define MODCTL0_DMA (1<<29)
    #define MODCTL0_NFC (1<<30)
    #define MODCTL0_SDIO (1<<31)
    #define MODCTL1_MAC (1<<0)
    #define MODCTL1_LCDC (1<<1)
    #define MODCTL1_USB (1<<2)
    #define MODCTL1_DDR2 (1<<3)
    #define MODCTL1_SYSCTL (1<<4)
    #define MODCTL1_EMI (1<<5)
    #define MODCTL1_APB (1<<6)
    #define MODCTL1_AHB (1<<7)
    #define MODCTL1_ALL (1<<8)
    #define IOSEL0_CLKOUT (1<<0)
    #define IOSEL0_SDIO (1<<1)
    #define IOSEL0_NF (1<<2)
    #define IOSEL0_UART0 (1<<3)
    #define IOSEL0_UART1 (1<<4)
    #define IOSEL0_UART2 (1<<5)
    #define IOSEL0_UART3_0 (1<<6)
    #define IOSEL0_UART3_1 (1<<7)
    #define IOSEL0_UART4_0 (1<<8)
    #define IOSEL0_UART4_1 (1<<9)
    #define IOSEL0_UART5 (1<<10)
    #define IOSEL0_UART5_TXE0 (1<<11)
    #define IOSEL0_UART5_TXE1 (1<<12)
    #define IOSEL0_UART6 (1<<13)
    #define IOSEL0_UART7 (1<<14)
    #define IOSEL0_CAN_0 (1<<15)
    #define IOSEL0_CAN_1 (1<<16)
    #define IOSEL0_SCI0 (1<<17)
    #define IOSEL0_SCI1_0 (1<<18)
    #define IOSEL0_SCI1_1 (1<<19)
    #define IOSEL0_LCDC (1<<20)
    #define IOSEL0_MAC (1<<21)
    #define IOSEL0_KEYPAD (1<<22)
    #define IOSEL0_I2C (1<<23)
    #define IOSEL0_I2S (1<<24)
    #define IOSEL0_PS2_0 (1<<25)
    #define IOSEL0_PS2_1 (1<<26)
    #define IOSEL0_PWM (1<<27)
    #define IOSEL0_SPI0 (1<<28)
    #define IOSEL0_SPI1 (1<<29)
    #define IOSEL0_EMI (1<<30)
    #define IOSEL0_JTAG (1<<31)
    #define IOSEL1_USB (1<<0)
    #define DMA_MEM_BASEADDR_NFC      0x04000000
    #define DMA_MEM_BASEADDR_SDIO     0x05000000
    #define DMA_MEM_BASEADDR_MAC      0x06000000
    #define DMA_MEM_BASEADDR_LCDC     0x07000000
    #define DMA_MEM_BASEADDR_USB      0x08000000
    #define DMA_MEM_BASEADDR_M2M      0x09000000
    #define DMA_MEM_BASEADDR_SPI1     0x0A000000
    #define DMA_MEM_BASEADDR_EMI      0x0B000000
    #define UPCTL_MEM_RAW 14
#endif

