#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May 23 13:38:22 2025
# Process ID         : 63093
# Current directory  : /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.runs/impl_1
# Command line       : vivado -log kr260_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source kr260_bd_wrapper.tcl -notrace
# Log file           : /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.runs/impl_1/kr260_bd_wrapper.vdi
# Journal file       : /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.runs/impl_1/vivado.jou
# Running On         : jubu
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency      : 799.474 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 66966 MB
# Swap memory        : 143155 MB
# Total Virtual      : 210122 MB
# Available Virtual  : 202200 MB
#-----------------------------------------------------------
source kr260_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/juan/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top kr260_bd_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2558.145 ; gain = 0.000 ; free physical = 41556 ; free virtual = 191327
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_zynq_ultra_ps_e_0_0/kr260_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'kr260_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_zynq_ultra_ps_e_0_0/kr260_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'kr260_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_clk_wiz_0_0/kr260_bd_clk_wiz_0_0_board.xdc] for cell 'kr260_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_clk_wiz_0_0/kr260_bd_clk_wiz_0_0_board.xdc] for cell 'kr260_bd_i/clk_wiz_0/inst'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_clk_wiz_0_0/kr260_bd_clk_wiz_0_0.xdc] for cell 'kr260_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_clk_wiz_0_0/kr260_bd_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_clk_wiz_0_0/kr260_bd_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3303.184 ; gain = 689.012 ; free physical = 41092 ; free virtual = 190864
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_clk_wiz_0_0/kr260_bd_clk_wiz_0_0.xdc] for cell 'kr260_bd_i/clk_wiz_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kr260_bd_proc_sys_reset_0_0'. The XDC file /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_proc_sys_reset_0_0/kr260_bd_proc_sys_reset_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kr260_bd_proc_sys_reset_0_0'. The XDC file /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_proc_sys_reset_0_0/kr260_bd_proc_sys_reset_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kr260_bd_proc_sys_reset_1_0'. The XDC file /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_proc_sys_reset_1_0/kr260_bd_proc_sys_reset_1_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kr260_bd_proc_sys_reset_1_0'. The XDC file /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_proc_sys_reset_1_0/kr260_bd_proc_sys_reset_1_0.xdc will not be read for any cell of this module.
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_axi_intc_0_0/kr260_bd_axi_intc_0_0.xdc] for cell 'kr260_bd_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_axi_intc_0_0/kr260_bd_axi_intc_0_0.xdc] for cell 'kr260_bd_i/axi_intc_0/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_axi_smc_0/bd_0/ip/ip_1/bd_ac08_psr_aclk_0_board.xdc] for cell 'kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_axi_smc_0/bd_0/ip/ip_1/bd_ac08_psr_aclk_0_board.xdc] for cell 'kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_axi_smc_0/bd_0/ip/ip_1/bd_ac08_psr_aclk_0.xdc] for cell 'kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_axi_smc_0/bd_0/ip/ip_1/bd_ac08_psr_aclk_0.xdc] for cell 'kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_axi_smc_0/smartconnect.xdc] for cell 'kr260_bd_i/axi_smc/inst'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_axi_smc_0/smartconnect.xdc] for cell 'kr260_bd_i/axi_smc/inst'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_rst_ps8_0_99M_0/kr260_bd_rst_ps8_0_99M_0_board.xdc] for cell 'kr260_bd_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_rst_ps8_0_99M_0/kr260_bd_rst_ps8_0_99M_0_board.xdc] for cell 'kr260_bd_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_rst_ps8_0_99M_0/kr260_bd_rst_ps8_0_99M_0.xdc] for cell 'kr260_bd_i/rst_ps8_0_99M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_rst_ps8_0_99M_0/kr260_bd_rst_ps8_0_99M_0.xdc:50]
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_rst_ps8_0_99M_0/kr260_bd_rst_ps8_0_99M_0.xdc] for cell 'kr260_bd_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.srcs/constrs_1/new/fan_pinout.xdc]
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.srcs/constrs_1/new/fan_pinout.xdc]
Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_axi_intc_0_0/kr260_bd_axi_intc_0_0_clocks.xdc] for cell 'kr260_bd_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.gen/sources_1/bd/kr260_bd/ip/kr260_bd_axi_intc_0_0/kr260_bd_axi_intc_0_0_clocks.xdc] for cell 'kr260_bd_i/axi_intc_0/U0'
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.184 ; gain = 0.000 ; free physical = 41092 ; free virtual = 190865
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3303.184 ; gain = 1733.016 ; free physical = 41092 ; free virtual = 190865
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3435.684 ; gain = 132.500 ; free physical = 40983 ; free virtual = 190756

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2581d1f41

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3435.684 ; gain = 0.000 ; free physical = 40983 ; free virtual = 190756

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2581d1f41

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3666.582 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2581d1f41

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3666.582 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477
Phase 1 Initialization | Checksum: 2581d1f41

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3666.582 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2581d1f41

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3666.582 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2581d1f41

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3666.582 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477
Phase 2 Timer Update And Timing Data Collection | Checksum: 2581d1f41

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3666.582 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 30 inverter(s) to 104 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 254e1bd0f

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3666.582 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477
Retarget | Checksum: 254e1bd0f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 293 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 254e1bd0f

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3666.582 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477
Constant propagation | Checksum: 254e1bd0f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3666.582 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3666.582 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477
Phase 5 Sweep | Checksum: 2ced3f59d

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3666.582 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477
Sweep | Checksum: 2ced3f59d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 2ced3f59d

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3698.598 ; gain = 32.016 ; free physical = 40704 ; free virtual = 190477
BUFG optimization | Checksum: 2ced3f59d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2ced3f59d

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3698.598 ; gain = 32.016 ; free physical = 40704 ; free virtual = 190477
Shift Register Optimization | Checksum: 2ced3f59d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2ced3f59d

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3698.598 ; gain = 32.016 ; free physical = 40704 ; free virtual = 190477
Post Processing Netlist | Checksum: 2ced3f59d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2168299ea

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3698.598 ; gain = 32.016 ; free physical = 40704 ; free virtual = 190477

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3698.598 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2168299ea

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3698.598 ; gain = 32.016 ; free physical = 40704 ; free virtual = 190477
Phase 9 Finalization | Checksum: 2168299ea

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3698.598 ; gain = 32.016 ; free physical = 40704 ; free virtual = 190477
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             293  |                                             20  |
|  Constant propagation         |               0  |               0  |                                             20  |
|  Sweep                        |               0  |              26  |                                             26  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             20  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2168299ea

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3698.598 ; gain = 32.016 ; free physical = 40704 ; free virtual = 190477

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2168299ea

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3698.598 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2168299ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3698.598 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3698.598 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477
Ending Netlist Obfuscation Task | Checksum: 2168299ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3698.598 ; gain = 0.000 ; free physical = 40704 ; free virtual = 190477
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file kr260_bd_wrapper_drc_opted.rpt -pb kr260_bd_wrapper_drc_opted.pb -rpx kr260_bd_wrapper_drc_opted.rpx
Command: report_drc -file kr260_bd_wrapper_drc_opted.rpt -pb kr260_bd_wrapper_drc_opted.pb -rpx kr260_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.runs/impl_1/kr260_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4505.590 ; gain = 806.992 ; free physical = 39951 ; free virtual = 189724
generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4505.590 ; gain = 806.992 ; free physical = 39951 ; free virtual = 189724
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4505.590 ; gain = 0.000 ; free physical = 39954 ; free virtual = 189727
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4505.590 ; gain = 0.000 ; free physical = 39959 ; free virtual = 189732
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4505.590 ; gain = 0.000 ; free physical = 39959 ; free virtual = 189732
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4505.590 ; gain = 0.000 ; free physical = 39959 ; free virtual = 189732
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4505.590 ; gain = 0.000 ; free physical = 39959 ; free virtual = 189732
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4505.590 ; gain = 0.000 ; free physical = 39959 ; free virtual = 189735
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4505.590 ; gain = 0.000 ; free physical = 39959 ; free virtual = 189735
INFO: [Common 17-1381] The checkpoint '/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.runs/impl_1/kr260_bd_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4505.590 ; gain = 0.000 ; free physical = 39941 ; free virtual = 189717
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 211cbf547

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4505.590 ; gain = 0.000 ; free physical = 39941 ; free virtual = 189717
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4505.590 ; gain = 0.000 ; free physical = 39941 ; free virtual = 189717

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e71fe7d6

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4505.590 ; gain = 0.000 ; free physical = 39941 ; free virtual = 189717

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2a5163d50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 4544.633 ; gain = 39.043 ; free physical = 39942 ; free virtual = 189718

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a5163d50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 4544.633 ; gain = 39.043 ; free physical = 39942 ; free virtual = 189718
Phase 1 Placer Initialization | Checksum: 2a5163d50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4544.633 ; gain = 39.043 ; free physical = 39942 ; free virtual = 189718

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 28d5c4853

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4544.633 ; gain = 39.043 ; free physical = 39952 ; free virtual = 189727

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 28d5c4853

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 4544.633 ; gain = 39.043 ; free physical = 39952 ; free virtual = 189728

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 28d5c4853

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4765.617 ; gain = 260.027 ; free physical = 39613 ; free virtual = 189389

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2148ff4ca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4797.633 ; gain = 292.043 ; free physical = 39613 ; free virtual = 189389

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2148ff4ca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4797.633 ; gain = 292.043 ; free physical = 39613 ; free virtual = 189389
Phase 2.1.1 Partition Driven Placement | Checksum: 2148ff4ca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4797.633 ; gain = 292.043 ; free physical = 39613 ; free virtual = 189389
Phase 2.1 Floorplanning | Checksum: 28323b977

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4797.633 ; gain = 292.043 ; free physical = 39613 ; free virtual = 189389

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 28323b977

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4797.633 ; gain = 292.043 ; free physical = 39612 ; free virtual = 189388

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 28323b977

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4797.633 ; gain = 292.043 ; free physical = 39612 ; free virtual = 189388

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 28cd5eb90

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 4835.637 ; gain = 330.047 ; free physical = 39595 ; free virtual = 189371

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 24ec4cd3e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 4835.637 ; gain = 330.047 ; free physical = 39595 ; free virtual = 189370

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 75 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 17 nets or LUTs. Breaked 0 LUT, combined 17 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4835.637 ; gain = 0.000 ; free physical = 39593 ; free virtual = 189368

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             17  |                    17  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             17  |                    17  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1fe9965e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 4835.637 ; gain = 330.047 ; free physical = 39593 ; free virtual = 189368
Phase 2.5 Global Place Phase2 | Checksum: 1aa05896c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 4835.637 ; gain = 330.047 ; free physical = 39592 ; free virtual = 189368
Phase 2 Global Placement | Checksum: 1aa05896c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 4835.637 ; gain = 330.047 ; free physical = 39592 ; free virtual = 189368

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14ea00369

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 4835.637 ; gain = 330.047 ; free physical = 39577 ; free virtual = 189353

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ec9a1514

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 4835.637 ; gain = 330.047 ; free physical = 39577 ; free virtual = 189353

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2de19f028

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39579 ; free virtual = 189355

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 28d7628b2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39579 ; free virtual = 189355
Phase 3.3.2 Slice Area Swap | Checksum: 28d7628b2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39579 ; free virtual = 189355
Phase 3.3 Small Shape DP | Checksum: 27ee0e314

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39579 ; free virtual = 189355

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 26c3abdd6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39579 ; free virtual = 189355

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 214bb878a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39579 ; free virtual = 189355
Phase 3 Detail Placement | Checksum: 214bb878a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39579 ; free virtual = 189355

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 266c6edf4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.311 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 127a08b85

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39572 ; free virtual = 189348
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 218def94a

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39572 ; free virtual = 189348
Phase 4.1.1.1 BUFG Insertion | Checksum: 266c6edf4

Time (s): cpu = 00:00:51 ; elapsed = 00:00:14 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39572 ; free virtual = 189348

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.311. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 267e2255f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:14 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39572 ; free virtual = 189348

Time (s): cpu = 00:00:51 ; elapsed = 00:00:14 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39572 ; free virtual = 189348
Phase 4.1 Post Commit Optimization | Checksum: 267e2255f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:14 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39572 ; free virtual = 189348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39542 ; free virtual = 189318

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b88979df

Time (s): cpu = 00:01:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39542 ; free virtual = 189318

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b88979df

Time (s): cpu = 00:01:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39542 ; free virtual = 189318
Phase 4.3 Placer Reporting | Checksum: 1b88979df

Time (s): cpu = 00:01:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39542 ; free virtual = 189318

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39542 ; free virtual = 189318

Time (s): cpu = 00:01:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39542 ; free virtual = 189318
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f462d84c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39542 ; free virtual = 189318
Ending Placer Task | Checksum: a0a90794

Time (s): cpu = 00:01:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39542 ; free virtual = 189318
79 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:19 . Memory (MB): peak = 4838.637 ; gain = 333.047 ; free physical = 39542 ; free virtual = 189318
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file kr260_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39504 ; free virtual = 189280
INFO: [Vivado 12-24828] Executing command : report_utilization -file kr260_bd_wrapper_utilization_placed.rpt -pb kr260_bd_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file kr260_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39498 ; free virtual = 189274
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39498 ; free virtual = 189274
Wrote PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39498 ; free virtual = 189275
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39498 ; free virtual = 189275
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39498 ; free virtual = 189276
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39498 ; free virtual = 189276
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39497 ; free virtual = 189278
Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39497 ; free virtual = 189278
INFO: [Common 17-1381] The checkpoint '/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.runs/impl_1/kr260_bd_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39485 ; free virtual = 189263
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 7.317 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39485 ; free virtual = 189263
Wrote PlaceDB: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39483 ; free virtual = 189262
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39483 ; free virtual = 189262
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39483 ; free virtual = 189263
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39483 ; free virtual = 189263
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39483 ; free virtual = 189267
Write Physdb Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39483 ; free virtual = 189267
INFO: [Common 17-1381] The checkpoint '/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.runs/impl_1/kr260_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7dc580c6 ConstDB: 0 ShapeSum: c24ac02 RouteDB: 16bedacc
Nodegraph reading from file.  Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.46 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39478 ; free virtual = 189259
Post Restoration Checksum: NetGraph: 5503640c | NumContArr: cfcce11d | Constraints: 71dbdeb5 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 259551e7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39487 ; free virtual = 189268

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 259551e7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39487 ; free virtual = 189268

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 259551e7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39487 ; free virtual = 189268

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2c61ef8f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39487 ; free virtual = 189268

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1800024c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39487 ; free virtual = 189268
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.392  | TNS=0.000  | WHS=0.044  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1051
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 896
  Number of Partially Routed Nets     = 155
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a05807d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39493 ; free virtual = 189273

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a05807d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39493 ; free virtual = 189273

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 12be327f1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39493 ; free virtual = 189273
Phase 4 Initial Routing | Checksum: 1c9835ff0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39493 ; free virtual = 189273

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.894  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: c7db36b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 16b0d96ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273
Phase 5 Rip-up And Reroute | Checksum: 16b0d96ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 16b0d96ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 16b0d96ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273
Phase 6 Delay and Skew Optimization | Checksum: 16b0d96ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.894  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 16b0d96ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273
Phase 7 Post Hold Fix | Checksum: 16b0d96ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0498689 %
  Global Horizontal Routing Utilization  = 0.049511 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 16b0d96ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 16b0d96ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 16b0d96ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 16b0d96ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 16b0d96ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.894  | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 16b0d96ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273
Total Elapsed time in route_design: 3.75 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 13927b280

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13927b280

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.637 ; gain = 0.000 ; free physical = 39492 ; free virtual = 189273

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file kr260_bd_wrapper_drc_routed.rpt -pb kr260_bd_wrapper_drc_routed.pb -rpx kr260_bd_wrapper_drc_routed.rpx
Command: report_drc -file kr260_bd_wrapper_drc_routed.rpt -pb kr260_bd_wrapper_drc_routed.pb -rpx kr260_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.runs/impl_1/kr260_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file kr260_bd_wrapper_methodology_drc_routed.rpt -pb kr260_bd_wrapper_methodology_drc_routed.pb -rpx kr260_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file kr260_bd_wrapper_methodology_drc_routed.rpt -pb kr260_bd_wrapper_methodology_drc_routed.pb -rpx kr260_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.runs/impl_1/kr260_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file kr260_bd_wrapper_timing_summary_routed.rpt -pb kr260_bd_wrapper_timing_summary_routed.pb -rpx kr260_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file kr260_bd_wrapper_route_status.rpt -pb kr260_bd_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file kr260_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file kr260_bd_wrapper_bus_skew_routed.rpt -pb kr260_bd_wrapper_bus_skew_routed.pb -rpx kr260_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file kr260_bd_wrapper_power_routed.rpt -pb kr260_bd_wrapper_power_summary_routed.pb -rpx kr260_bd_wrapper_power_routed.rpx
Command: report_power -file kr260_bd_wrapper_power_routed.rpt -pb kr260_bd_wrapper_power_summary_routed.pb -rpx kr260_bd_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file kr260_bd_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4880.727 ; gain = 42.090 ; free physical = 39519 ; free virtual = 189301
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4880.727 ; gain = 0.000 ; free physical = 39519 ; free virtual = 189301
Wrote PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4880.727 ; gain = 0.000 ; free physical = 39518 ; free virtual = 189301
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4880.727 ; gain = 0.000 ; free physical = 39518 ; free virtual = 189301
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4880.727 ; gain = 0.000 ; free physical = 39518 ; free virtual = 189301
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4880.727 ; gain = 0.000 ; free physical = 39518 ; free virtual = 189301
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4880.727 ; gain = 0.000 ; free physical = 39518 ; free virtual = 189304
Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4880.727 ; gain = 0.000 ; free physical = 39518 ; free virtual = 189304
INFO: [Common 17-1381] The checkpoint '/home/juan/Desktop/ws/portfolio/vision-based-motion-control/firmware/fpga/vMotion/vMotion.runs/impl_1/kr260_bd_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force kr260_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 46305216 bits.
Writing bitstream ./kr260_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4960.766 ; gain = 0.000 ; free physical = 39503 ; free virtual = 189292
INFO: [Common 17-206] Exiting Vivado at Fri May 23 13:39:34 2025...
