$date
	Sat Mar 29 19:41:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 4 ! result [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 3 $ sel [2:0] $end
$scope module uut $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 3 ' sel [2:0] $end
$var reg 4 ( result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111 (
b0 '
b1 &
b110 %
b0 $
b1 #
b110 "
b111 !
$end
#2
b101 !
b101 (
b1 $
b1 '
#4
b0 !
b0 (
b10 $
b10 '
#6
b111 !
b111 (
b11 $
b11 '
#8
b100 $
b100 '
#10
b0 !
b0 (
b101 $
b101 '
#12
b110 $
b110 '
#14
