// Seed: 483064092
module module_0;
  wire id_2;
  wire id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial
  fork : id_5
  join_none : id_6
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    input uwire id_5,
    input supply0 id_6,
    input wire id_7,
    input tri id_8,
    input wand id_9,
    input supply1 id_10,
    output logic id_11
);
  always disable id_13;
  assign id_11 = id_5 - id_3;
  always id_11 <= #1 1;
  module_0();
endmodule
