{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747412287942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747412287942 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fir_pe_wrapper EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"fir_pe_wrapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747412287951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747412288025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747412288026 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747412288225 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747412288307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747412288307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747412288307 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747412288307 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747412288311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747412288311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747412288311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747412288311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747412288311 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747412288311 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747412288315 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fir_pe_wrapper.sdc " "Synopsys Design Constraints File file not found: 'fir_pe_wrapper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1747412288953 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747412288954 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1747412288957 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1747412288957 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1747412288958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_emu~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_emu~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747412288980 ""}  } { { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747412288980 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747412289205 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747412289206 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747412289206 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747412289208 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747412289211 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747412289212 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747412289212 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747412289213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747412289235 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747412289235 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747412289235 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747412289291 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1747412289295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747412289783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747412289835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747412289860 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747412290196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747412290196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747412290468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747412290954 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747412290954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747412291186 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747412291186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747412291189 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747412291312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747412291324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747412291534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747412291534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747412291795 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747412292263 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1747412292553 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone IV E " "24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_dut 3.3-V LVCMOS 24 " "Pin clk_dut uses I/O standard 3.3-V LVCMOS at 24" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { clk_dut } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_dut" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Addr_emu\[0\] 3.3-V LVCMOS 115 " "Pin Addr_emu\[0\] uses I/O standard 3.3-V LVCMOS at 115" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Addr_emu[0] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Addr_emu\[0\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_emu 3.3-V LVCMOS 23 " "Pin clk_emu uses I/O standard 3.3-V LVCMOS at 23" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { clk_emu } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_emu" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "load_emu 3.3-V LVCMOS 113 " "Pin load_emu uses I/O standard 3.3-V LVCMOS at 113" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { load_emu } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "load_emu" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "get_emu 3.3-V LVCMOS 119 " "Pin get_emu uses I/O standard 3.3-V LVCMOS at 119" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { get_emu } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "get_emu" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Vld 3.3-V LVCMOS 58 " "Pin Vld uses I/O standard 3.3-V LVCMOS at 58" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Vld } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Vld" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xout\[0\] 3.3-V LVCMOS 49 " "Pin Xout\[0\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Xout[0] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Xout\[0\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xout\[1\] 3.3-V LVCMOS 50 " "Pin Xout\[1\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Xout[1] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Xout\[1\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xout\[2\] 3.3-V LVCMOS 44 " "Pin Xout\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Xout[2] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Xout\[2\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xout\[3\] 3.3-V LVCMOS 46 " "Pin Xout\[3\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Xout[3] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Xout\[3\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Yout\[0\] 3.3-V LVCMOS 53 " "Pin Yout\[0\] uses I/O standard 3.3-V LVCMOS at 53" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Yout[0] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Yout\[0\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Yout\[1\] 3.3-V LVCMOS 54 " "Pin Yout\[1\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Yout[1] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Yout\[1\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Yout\[2\] 3.3-V LVCMOS 51 " "Pin Yout\[2\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Yout[2] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Yout\[2\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Yout\[3\] 3.3-V LVCMOS 52 " "Pin Yout\[3\] uses I/O standard 3.3-V LVCMOS at 52" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Yout[3] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Yout\[3\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Din_emu\[0\] 3.3-V LVCMOS 129 " "Pin Din_emu\[0\] uses I/O standard 3.3-V LVCMOS at 129" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Din_emu[0] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Din_emu\[0\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Addr_emu\[1\] 3.3-V LVCMOS 114 " "Pin Addr_emu\[1\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Addr_emu[1] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Addr_emu\[1\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Addr_emu\[2\] 3.3-V LVCMOS 111 " "Pin Addr_emu\[2\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Addr_emu[2] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Addr_emu\[2\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Din_emu\[1\] 3.3-V LVCMOS 127 " "Pin Din_emu\[1\] uses I/O standard 3.3-V LVCMOS at 127" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Din_emu[1] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Din_emu\[1\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Din_emu\[2\] 3.3-V LVCMOS 125 " "Pin Din_emu\[2\] uses I/O standard 3.3-V LVCMOS at 125" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Din_emu[2] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Din_emu\[2\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Din_emu\[3\] 3.3-V LVCMOS 121 " "Pin Din_emu\[3\] uses I/O standard 3.3-V LVCMOS at 121" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Din_emu[3] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Din_emu\[3\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Din_emu\[4\] 3.3-V LVCMOS 128 " "Pin Din_emu\[4\] uses I/O standard 3.3-V LVCMOS at 128" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Din_emu[4] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Din_emu\[4\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Din_emu\[5\] 3.3-V LVCMOS 126 " "Pin Din_emu\[5\] uses I/O standard 3.3-V LVCMOS at 126" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Din_emu[5] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Din_emu\[5\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Din_emu\[6\] 3.3-V LVCMOS 124 " "Pin Din_emu\[6\] uses I/O standard 3.3-V LVCMOS at 124" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Din_emu[6] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Din_emu\[6\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Din_emu\[7\] 3.3-V LVCMOS 120 " "Pin Din_emu\[7\] uses I/O standard 3.3-V LVCMOS at 120" {  } { { "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_standard/24.1std/quartus/linux64/pin_planner.ppl" { Din_emu[7] } } } { "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_standard/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Din_emu\[7\]" } } } } { "../../../fir_pe_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/fir_pe_wrapper.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747412292561 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1747412292561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/output_files/fir_pe_wrapper.fit.smsg " "Generated suppressed messages file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-13_Lab7_FIR_PE_Chip_Test/chip_test/PSCE-TRANS/Altera/fir_pe_wrapper/output_files/fir_pe_wrapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747412292630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "921 " "Peak virtual memory: 921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747412292928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 17 01:18:12 2025 " "Processing ended: Sat May 17 01:18:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747412292928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747412292928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747412292928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747412292928 ""}
