{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700312734851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700312734851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 13:05:34 2023 " "Processing started: Sat Nov 18 13:05:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700312734851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700312734851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off crcChecker_24bitSerial -c crcChecker_24bitSerial " "Command: quartus_map --read_settings_files=on --write_settings_files=off crcChecker_24bitSerial -c crcChecker_24bitSerial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700312734851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700312735118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700312735118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcChecker_24bitSerial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crcChecker_24bitSerial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crcChecker_24bitSerial-structure " "Found design unit 1: crcChecker_24bitSerial-structure" {  } { { "crcChecker_24bitSerial.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742084 ""} { "Info" "ISGN_ENTITY_NAME" "1 crcChecker_24bitSerial " "Found entity 1: crcChecker_24bitSerial" {  } { { "crcChecker_24bitSerial.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700312742084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleLogic.vhd 14 7 " "Found 14 design units, including 7 entities, in source file simpleLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateOr2-logicFunction " "Found design unit 2: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNand2-logicFunction " "Found design unit 3: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateNor2-logicFunction " "Found design unit 4: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateXor2-logicFunction " "Found design unit 5: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 halfAdder_1bit-structure " "Found design unit 6: halfAdder_1bit-structure" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 halfAdder_5bit-structure " "Found design unit 7: halfAdder_5bit-structure" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateOr2 " "Found entity 2: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNand2 " "Found entity 3: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateNor2 " "Found entity 4: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateXor2 " "Found entity 5: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_ENTITY_NAME" "6 halfAdder_1bit " "Found entity 6: halfAdder_1bit" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_ENTITY_NAME" "7 halfAdder_5bit " "Found entity 7: halfAdder_5bit" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700312742085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 4 2 " "Found 4 design units, including 2 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMem-behavior " "Found design unit 1: contMem-behavior" {  } { { "control.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-structure " "Found design unit 2: control-structure" {  } { { "control.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/control.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMem " "Found entity 1: contMem" {  } { { "control.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/control.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700312742085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeDev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storeDev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "storeDev.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/storeDev.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742086 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "storeDev.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/storeDev.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700312742086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LinarFeedback_ShiftRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LinarFeedback_ShiftRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LinarFeedback_ShiftRegister-structure " "Found design unit 1: LinarFeedback_ShiftRegister-structure" {  } { { "LinarFeedback_ShiftRegister.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/LinarFeedback_ShiftRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742086 ""} { "Info" "ISGN_ENTITY_NAME" "1 LinarFeedback_ShiftRegister " "Found entity 1: LinarFeedback_ShiftRegister" {  } { { "LinarFeedback_ShiftRegister.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/LinarFeedback_ShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700312742086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-structure " "Found design unit 1: comparator-structure" {  } { { "comparator.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/comparator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742087 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/comparator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700312742087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binCounter_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binCounter_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binCounter_5bit-structure " "Found design unit 1: binCounter_5bit-structure" {  } { { "binCounter_5bit.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/binCounter_5bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742087 ""} { "Info" "ISGN_ENTITY_NAME" "1 binCounter_5bit " "Found entity 1: binCounter_5bit" {  } { { "binCounter_5bit.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/binCounter_5bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700312742087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700312742087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "crcChecker_24bitSerial " "Elaborating entity \"crcChecker_24bitSerial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700312742164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binCounter_5bit binCounter_5bit:bc " "Elaborating entity \"binCounter_5bit\" for hierarchy \"binCounter_5bit:bc\"" {  } { { "crcChecker_24bitSerial.vhd" "bc" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700312742167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 binCounter_5bit:bc\|gateAnd2:ad1 " "Elaborating entity \"gateAnd2\" for hierarchy \"binCounter_5bit:bc\|gateAnd2:ad1\"" {  } { { "binCounter_5bit.vhd" "ad1" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/binCounter_5bit.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700312742169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor2 binCounter_5bit:bc\|gateXor2:xr1 " "Elaborating entity \"gateXor2\" for hierarchy \"binCounter_5bit:bc\|gateXor2:xr1\"" {  } { { "binCounter_5bit.vhd" "xr1" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/binCounter_5bit.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700312742171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDPET binCounter_5bit:bc\|flipFlopDPET:ff0 " "Elaborating entity \"flipFlopDPET\" for hierarchy \"binCounter_5bit:bc\|flipFlopDPET:ff0\"" {  } { { "binCounter_5bit.vhd" "ff0" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/binCounter_5bit.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700312742172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:con " "Elaborating entity \"control\" for hierarchy \"control:con\"" {  } { { "crcChecker_24bitSerial.vhd" "con" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700312742179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMem control:con\|contMem:cMem " "Elaborating entity \"contMem\" for hierarchy \"control:con\|contMem:cMem\"" {  } { { "control.vhd" "cMem" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/control.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700312742180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand2 control:con\|gateNand2:nad1 " "Elaborating entity \"gateNand2\" for hierarchy \"control:con\|gateNand2:nad1\"" {  } { { "control.vhd" "nad1" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/control.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700312742180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNor2 control:con\|gateNor2:nord " "Elaborating entity \"gateNor2\" for hierarchy \"control:con\|gateNor2:nord\"" {  } { { "control.vhd" "nord" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/control.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700312742181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LinarFeedback_ShiftRegister LinarFeedback_ShiftRegister:lsfr " "Elaborating entity \"LinarFeedback_ShiftRegister\" for hierarchy \"LinarFeedback_ShiftRegister:lsfr\"" {  } { { "crcChecker_24bitSerial.vhd" "lsfr" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700312742182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"comparator:comp\"" {  } { { "crcChecker_24bitSerial.vhd" "comp" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700312742185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr2 comparator:comp\|gateOr2:or1 " "Elaborating entity \"gateOr2\" for hierarchy \"comparator:comp\|gateOr2:or1\"" {  } { { "comparator.vhd" "or1" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/comparator.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700312742185 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "control:con\|contMem:cMem\|prog " "RAM logic \"control:con\|contMem:cMem\|prog\" is uninferred due to inappropriate RAM size" {  } { { "control.vhd" "prog" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/control.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1700312742515 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700312742515 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control:con\|contMem:cMem\|prog~0 " "Found clock multiplexer control:con\|contMem:cMem\|prog~0" {  } { { "control.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/crcChecker_24bitSerial/control.vhd" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1700312742518 "|crcChecker_24bitSerial|control:con|contMem:cMem|prog~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1700312742518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700312742806 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700312743078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700312743078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700312743133 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700312743133 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700312743133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700312743133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700312743138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 13:05:43 2023 " "Processing ended: Sat Nov 18 13:05:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700312743138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700312743138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700312743138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700312743138 ""}
