#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 24 13:54:22 2022
# Process ID: 16904
# Current directory: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11392 C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.xpr
# Log file: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/vivado.log
# Journal file: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 982.152 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 982.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15ms
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 982.152 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15ms
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 982.152 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 982.152 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 982.152 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 982.152 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 982.152 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 982.152 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 982.152 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.840 ; gain = 245.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1343.395 ; gain = 297.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1366.293 ; gain = 320.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1366.293 ; gain = 320.699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1366.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1479.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.891 ; gain = 521.297
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1566.891 ; gain = 584.738
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1612.418 ; gain = 0.062
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1612.418 ; gain = 0.062
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun Apr 24 15:29:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1655.676 ; gain = 39.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-2897] clock signal used as data [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:38]
ERROR: [Synth 8-27] nested clocked statements not supported [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:39]
ERROR: [Synth 8-285] failed synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
ERROR: [Synth 8-285] failed synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
ERROR: [Synth 8-285] failed synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.047 ; gain = 81.227
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.082 ; gain = 81.262
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.031 ; gain = 1.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1724.031 ; gain = 1.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.793 ; gain = 3.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.793 ; gain = 3.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1737.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1737.168 ; gain = 14.957
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun Apr 24 15:34:59 2022] Launched synth_1...
Run output will be captured here: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun Apr 24 15:36:08 2022] Launched impl_1...
Run output will be captured here: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.runs/synth_1

launch_runs impl_1 -jobs 6
[Sun Apr 24 15:46:21 2022] Launched synth_1...
Run output will be captured here: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.runs/synth_1/runme.log
[Sun Apr 24 15:46:21 2022] Launched impl_1...
Run output will be captured here: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2123.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2123.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2123.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2123.848 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2123.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2123.848 ; gain = 0.000
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2123.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2196.605 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2196.605 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2256.957 ; gain = 133.109
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2680.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2680.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2680.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2680.434 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2680.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2800.547 ; gain = 120.113
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2800.547 ; gain = 120.113
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst_7bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register_7bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.102 ; gain = 0.051
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2860.102 ; gain = 0.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2860.562 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 23:35:08 2022...
