assert_rf_stage/assert_pc_ign_default
ctl_FSM
decode_pipe
mips_sys
mips_core
compare
assert_rf_stage
rf_stage
decoder
pipelinedregs
cmp_ctl_reg_clr_cls
pc_gen_ctl_reg_clr_cls
rf_stage/inst_MAIN_FSM
rf_stage/inst_chk_rf_stage
rf_stage/wire_NET904
assert_rf_stage/input_NET904
decode_pipe/inst_pipereg
decode_pipe/wire_cmp_ctl_o
pipelinedregs/inst_U2
pipelinedregs/input_cmp_ctl_i
rf_stage/input_cmp_ctl_i
pipelinedregs/wire_cmp_ctl_o
decoder/always_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1/block_16/stmt_5
ctl_FSM/input_id_cmd
rf_stage/input_id_cmd
decode_pipe/input_ins_i
mips_core/input_zz_ins_i
mips_sys/input_zz_ins_i
decoder/input_ins_i
decoder/assign_1_inst_op
decoder/wire_inst_op
decoder/always_1/block_1/case_1/block_30
decode_pipe/wire_fsm_dly
decode_pipe/inst_idecoder
ctl_FSM/always_5/block_1/case_1/stmt_6
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
decoder/always_1/block_1/case_1
decoder/always_1/block_1
decoder/always_1
mips_core/inst_decoder_pipe
ctl_FSM/input_pause
rf_stage/input_pause
mips_core/input_pause
mips_core/input_rst
mips_sys/input_rst
mips_sys/input_pause
ctl_FSM/input_rst
rf_stage/input_rst_i
decoder/always_1/block_1/case_1/block_30/stmt_5
decoder/reg_fsm_dly
mips_core/wire_BUS197
mips_core/wire_BUS109
mips_core/inst_iRF_stage
decoder/reg_cmp_ctl
decoder/always_1/block_1/case_1/block_30/stmt_3
cmp_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
cmp_ctl_reg_clr_cls/input_cmp_ctl_i
decode_pipe/wire_BUS2056
cmp_ctl_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/always_6/block_1
ctl_FSM/always_6/block_1/case_1
ctl_FSM/always_6
ctl_FSM/always_6/block_1/case_1/block_1/stmt_6
ctl_FSM/always_6/block_1/case_1/block_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4
ctl_FSM/always_4/if_1
ctl_FSM/reg_NextState
ctl_FSM/reg_CurrState
mips_sys/inst_i_mips_core
ctl_FSM/reg_pc_prectl
decode_pipe/wire_BUS2102
decoder/always_1/block_1/case_1/block_30/stmt_4
compare/reg_res
compare/always_1/case_1/stmt_7
compare/input_ctl
cmp_ctl_reg_clr_cls/always_1
cmp_ctl_reg_clr_cls/always_1/if_1
compare/always_1
compare/always_1/case_1
cmp_ctl_reg_clr_cls/reg_cmp_ctl_o
rf_stage/inst_i_cmp
rf_stage/wire_BUS1013
assert_rf_stage/input_BUS1013
assert_rf_stage/input_pc_gen_ctl
pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
pipelinedregs/input_pc_gen_ctl_i
decoder/reg_pc_gen_ctl
decode_pipe/wire_pc_gen_ctl_o
mips_core/wire_BUS271
rf_stage/input_pc_gen_ctl
pipelinedregs/inst_U8
pipelinedregs/wire_pc_gen_ctl_o
pc_gen_ctl_reg_clr_cls/always_1
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1
pc_gen_ctl_reg_clr_cls/always_1/if_1
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_4/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
compare/always_1/case_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_5/block_1/case_1/cond
