{
    "fileIDs": {
        "1": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v",
        "2": "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "outA_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                },
                {
                    "name": "outB_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 58,
            "moduleInsts": [
                {
                    "file": "1",
                    "instName": "inst1",
                    "line": 17,
                    "module": "RS_TDP36K_MODE_BITS#0",
                    "parameters": [
                        {
                            "name": "MODE_BITS",
                            "value": "0"
                        }
                    ]
                }
            ],
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clock0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clock1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "weA",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "weB",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "addrA",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "addrB",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dinA",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dinB",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "doutA",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "doutB",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "REG"
                }
            ],
            "topModule": "ram_inst_tdp_no_split_36_out_reg"
        }
    ],
    "modules": {
        "RS_TDP36K_MODE_BITS#0": {
            "file": "2",
            "language": "SystemVerilog 2009",
            "line": 772,
            "module": "RS_TDP36K",
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                },
                {
                    "name": "INIT_i",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "WEN_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WEN_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "REN_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "REN_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "BE_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "BE_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "ADDR_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 14
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "ADDR_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 14
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WDATA_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WDATA_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "RDATA_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "RDATA_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "FLUSH1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WEN_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WEN_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "REN_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "REN_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "BE_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "BE_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "ADDR_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 13
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "ADDR_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 13
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WDATA_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WDATA_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "RDATA_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "RDATA_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "FLUSH2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ]
        }
    }
}
