# verilog_code_stastistics
A simple Python script can be used to analyze the number of valid lines, comment lines and blank lines of Verilog or system Verilog code in the project path
