{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556108807533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556108807534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 13:26:47 2019 " "Processing started: Wed Apr 24 13:26:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556108807534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108807534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108807534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556108808274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556108808275 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ADA.qsys " "Elaborating Platform Designer system entity \"ADA.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108817780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:01 Progress: Loading FPGA_MiniProject/ADA.qsys " "2019.04.24.13:27:01 Progress: Loading FPGA_MiniProject/ADA.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108821847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:02 Progress: Reading input file " "2019.04.24.13:27:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108822166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:02 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 17.1\] " "2019.04.24.13:27:02 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108822242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:03 Progress: Parameterizing module adc_mega_0 " "2019.04.24.13:27:03 Progress: Parameterizing module adc_mega_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108823079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:03 Progress: Building connections " "2019.04.24.13:27:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108823081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:03 Progress: Parameterizing connections " "2019.04.24.13:27:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108823081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:03 Progress: Validating " "2019.04.24.13:27:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108823103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:03 Progress: Done reading input file " "2019.04.24.13:27:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108823154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADA: Generating ADA \"ADA\" for QUARTUS_SYNTH " "ADA: Generating ADA \"ADA\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108823882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board " "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108824109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: C:/intelfpga/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/el18hs/AppData/Local/Temp/alt8010_2026945385930971118.dir/0002_sopcgen/ADA_adc_mega_0.v " "Adc_mega_0: C:/intelfpga/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/el18hs/AppData/Local/Temp/alt8010_2026945385930971118.dir/0002_sopcgen/ADA_adc_mega_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108824119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: \"ADA\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\" " "Adc_mega_0: \"ADA\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108826692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADA: Done \"ADA\" with 2 modules, 3 files " "ADA: Done \"ADA\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108826694 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ADA.qsys " "Finished elaborating Platform Designer system entity \"ADA.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108827452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatb.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGATest_tb " "Found entity 1: VGATest_tb" {  } { { "VGATB.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGATB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108827498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_IP_Top " "Found entity 1: VGA_IP_Top" {  } { { "VGA_IP_Top.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108827503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip.v 4 4 " "Found 4 design units, including 4 entities, in source file vga_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync " "Found entity 1: vsync" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108827510 ""} { "Info" "ISGN_ENTITY_NAME" "2 hsync " "Found entity 2: hsync" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108827510 ""} { "Info" "ISGN_ENTITY_NAME" "3 color " "Found entity 3: color" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108827510 ""} { "Info" "ISGN_ENTITY_NAME" "4 gridandwave " "Found entity 4: gridandwave" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108827510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adda_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file adda_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "ADDA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/ADDA_IP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108827515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "testwave testWave FPGA_MiniProject.v(37) " "Verilog HDL Declaration information at FPGA_MiniProject.v(37): object \"testwave\" differs only in case from object \"testWave\" in the same scope" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556108827519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MiniProject " "Found entity 1: FPGA_MiniProject" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108827521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinegen.v 1 1 " "Found 1 design units, including 1 entities, in source file sinegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_gen " "Found entity 1: sine_wave_gen" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108827525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sample_IP.v(40) " "Verilog HDL information at Sample_IP.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556108827529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sample " "Found entity 1: Sample" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108827530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ada/ada.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ada/ada.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADA " "Found entity 1: ADA" {  } { { "db/ip/ada/ada.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/db/ip/ada/ada.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108827533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ada/submodules/ada_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ada/submodules/ada_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADA_adc_mega_0 " "Found entity 1: ADA_adc_mega_0" {  } { { "db/ip/ada/submodules/ada_adc_mega_0.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/db/ip/ada/submodules/ada_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108827542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ada/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ada/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/ada/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/db/ip/ada/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108827552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827552 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R VGATB.v(28) " "Verilog HDL Implicit Net warning at VGATB.v(28): created implicit net for \"R\"" {  } { { "VGATB.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGATB.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108827552 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slClock FPGA_MiniProject.v(178) " "Verilog HDL Implicit Net warning at FPGA_MiniProject.v(178): created implicit net for \"slClock\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108827553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CH0 FPGA_MiniProject.v(216) " "Verilog HDL Implicit Net warning at FPGA_MiniProject.v(216): created implicit net for \"CH0\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 216 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108827553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MiniProject " "Elaborating entity \"FPGA_MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556108827594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(39) " "Verilog HDL assignment warning at FPGA_MiniProject.v(39): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827595 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(40) " "Verilog HDL assignment warning at FPGA_MiniProject.v(40): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827595 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(41) " "Verilog HDL assignment warning at FPGA_MiniProject.v(41): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827595 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(42) " "Verilog HDL assignment warning at FPGA_MiniProject.v(42): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827595 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(88) " "Verilog HDL assignment warning at FPGA_MiniProject.v(88): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827596 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(92) " "Verilog HDL assignment warning at FPGA_MiniProject.v(92): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827596 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(96) " "Verilog HDL assignment warning at FPGA_MiniProject.v(96): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827596 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(100) " "Verilog HDL assignment warning at FPGA_MiniProject.v(100): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827596 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(105) " "Verilog HDL assignment warning at FPGA_MiniProject.v(105): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827596 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(109) " "Verilog HDL assignment warning at FPGA_MiniProject.v(109): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827596 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(113) " "Verilog HDL assignment warning at FPGA_MiniProject.v(113): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827596 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(117) " "Verilog HDL assignment warning at FPGA_MiniProject.v(117): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827597 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(122) " "Verilog HDL assignment warning at FPGA_MiniProject.v(122): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827597 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(123) " "Verilog HDL assignment warning at FPGA_MiniProject.v(123): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827597 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(124) " "Verilog HDL assignment warning at FPGA_MiniProject.v(124): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827597 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(128) " "Verilog HDL assignment warning at FPGA_MiniProject.v(128): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827597 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(129) " "Verilog HDL assignment warning at FPGA_MiniProject.v(129): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827597 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(130) " "Verilog HDL assignment warning at FPGA_MiniProject.v(130): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827597 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(135) " "Verilog HDL assignment warning at FPGA_MiniProject.v(135): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827598 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(136) " "Verilog HDL assignment warning at FPGA_MiniProject.v(136): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827598 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(137) " "Verilog HDL assignment warning at FPGA_MiniProject.v(137): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827598 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(141) " "Verilog HDL assignment warning at FPGA_MiniProject.v(141): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827598 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(142) " "Verilog HDL assignment warning at FPGA_MiniProject.v(142): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827598 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(143) " "Verilog HDL assignment warning at FPGA_MiniProject.v(143): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827598 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(161) " "Verilog HDL assignment warning at FPGA_MiniProject.v(161): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827599 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(165) " "Verilog HDL assignment warning at FPGA_MiniProject.v(165): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827599 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(169) " "Verilog HDL assignment warning at FPGA_MiniProject.v(169): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827599 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(173) " "Verilog HDL assignment warning at FPGA_MiniProject.v(173): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827599 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 FPGA_MiniProject.v(236) " "Verilog HDL assignment warning at FPGA_MiniProject.v(236): truncated value with size 32 to match size of target (20)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827600 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 FPGA_MiniProject.v(237) " "Verilog HDL assignment warning at FPGA_MiniProject.v(237): truncated value with size 32 to match size of target (20)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108827600 "|FPGA_MiniProject"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "testCx FPGA_MiniProject.v(148) " "Can't resolve multiple constant drivers for net \"testCx\" at FPGA_MiniProject.v(148)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 148 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827607 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "FPGA_MiniProject.v(77) " "Constant driver at FPGA_MiniProject.v(77)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 77 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827607 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "testCy FPGA_MiniProject.v(148) " "Can't resolve multiple constant drivers for net \"testCy\" at FPGA_MiniProject.v(148)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 148 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827607 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556108827608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg " "Generated suppressed messages file C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827643 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556108827705 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 24 13:27:07 2019 " "Processing ended: Wed Apr 24 13:27:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556108827705 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556108827705 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556108827705 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108827705 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 34 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 34 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108828364 ""}
