<stg><name>gsm_add</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %b_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %a_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="17" op_0_bw="16">
<![CDATA[
entry:3 %sext_ln39 = sext i16 %a_read

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="17" op_0_bw="16">
<![CDATA[
entry:4 %sext_ln39_1 = sext i16 %b_read

]]></Node>
<StgValue><ssdm name="sext_ln39_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %add_ln39 = add i16 %b_read, i16 %a_read

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:6 %sum = add i17 %sext_ln39_1, i17 %sext_ln39

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:7 %icmp_ln40 = icmp_slt  i17 %sum, i17 98304

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:9 %icmp_ln40_1 = icmp_eq  i2 %tmp, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln40_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:10 %select_ln40 = select i1 %icmp_ln40, i16 32768, i16 32767

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:11 %or_ln40 = or i1 %icmp_ln40, i1 %icmp_ln40_1

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:12 %select_ln40_1 = select i1 %or_ln40, i16 %select_ln40, i16 %add_ln39

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="16">
<![CDATA[
entry:13 %ret_ln40 = ret i16 %select_ln40_1

]]></Node>
<StgValue><ssdm name="ret_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
