Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Lenovo/Desktop/H_B/tester/mux41_tb_isim_beh.exe -prj C:/Users/Lenovo/Desktop/H_B/tester/mux41_tb_beh.prj work.mux41_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/tester/not_gate.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/tester/ander.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/tester/mux41.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/tester/test23.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity not_gate [not_gate_default]
Compiling architecture behavioral of entity ander [ander_default]
Compiling architecture behavioral of entity mux41 [mux41_default]
Compiling architecture behavioral of entity mux41_tb
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable C:/Users/Lenovo/Desktop/H_B/tester/mux41_tb_isim_beh.exe
Fuse Memory Usage: 29080 KB
Fuse CPU Usage: 389 ms
