/* 
 * AMD Standard Hot Plug Controller Driver
 *
 * Copyright (C) 2001,2003 Greg Kroah-Hartman (greg@kroah.com)
 * Copyright (C) 2001,2003 IBM Corp.
 * Copyright (C) 2002-2004 Advanced Micro Devices
 *
 * YOUR USE OF THIS CODE IS SUBJECT TO THE TERMS
 * AND CONDITIONS OF THE GNU GENERAL PUBLIC
 * LICENSE FOUND IN THE "GPL.TXT" FILE THAT IS
 * INCLUDED WITH THIS FILE AND POSTED AT
 * http://www.gnu.org/licenses/gpl.html
 *
 * Send feedback to <david.keck@amd.com>
 *
*/

#include <linux/module.h>
#include <linux/sched.h>
#include <linux/smp_lock.h>
#include "amdshpc_ddi.h"
#include "amdshpc.h"


// ****************************************************************************
//
// hp_slot_thread() @ PASSIVE_LEVEL
//
// ****************************************************************************
int hp_slot_thread(void* ptr)
{
	unsigned long   old_irq_flags;
	long status = STATUS_SUCCESS;
	struct shpc_context* shpc_context;
	struct slot_context* slot_context;
	struct slot_status_info slot_status;

	lock_kernel ();
	daemonize ("amdshpc_slot");
	
	unlock_kernel ();

	slot_context = (struct slot_context*) ptr;
	shpc_context = (struct shpc_context*) slot_context->shpc_context;

	//
	// Insertion/Removal State Machine (loops until requested to exit)
	//
	do {
		status = slot_context->slot_function( shpc_context, slot_context );
		//
		// Suspend?
		//
		if (!status) {
			spin_lock_irqsave(&shpc_context->shpc_spinlock, old_irq_flags);
			if (shpc_context->shpc_event_bits & SUSPEND_EVENT ) {
				status = STATUS_SUCCESS;
			}
			spin_unlock_irqrestore( &shpc_context->shpc_spinlock, old_irq_flags );

			if (status) {
				dbg( "%s-->SUSPEND: slot_id[ %d:%d ]",__FUNCTION__,
				     (int)shpc_context->shpc_instance, slot_context->slot_number-1 );

				do {
					interruptible_sleep_on(&slot_context->slot_event);
				}while (!((shpc_context->shpc_event_bits & RESUME_EVENT) ||
					  (shpc_context->shpc_event_bits & REMOVE_EVENT)));

				if (shpc_context->shpc_event_bits & REMOVE_EVENT ) {
					status = STATUS_UNSUCCESSFUL;
				} else {
					dbg("%s-->RESUME: slot_id[ %d:%d ]",__FUNCTION__,
					    shpc_context->shpc_instance, slot_context->slot_number-1 );
				}
			}
		}
	} while (status);

	//
	// We're exiting, most likely due to an exit_request_event.  So, let's cleanup!
	//
	dbg("%s-->Slot Thread Termination: slot_id[ %d:%d ]",__FUNCTION__,
	    shpc_context->shpc_instance, slot_context->slot_number-1 );

	//
	// Pending SW-initiated slot request?
	//
	if (slot_context->slot_event_bits & SLOT_REQUEST_EVENT ) {
		//
		// Complete it with failure code
		//
		hp_QuerySlotStatus(     shpc_context, slot_context->slot_number - 1, &slot_status );
		slot_status.lu_request_failed = HP_TRUE;
		shpc_context->async_callback(
					    shpc_context->driver_context,
					    slot_context->slot_number - 1,
					    slot_context->slot_request.type,
					    slot_status,
					    slot_context->slot_request.request_context );

		//
		// Signal registered user EVENT
		//
		hp_signal_user_event( shpc_context );
	}
	return(status);
}


// ****************************************************************************
//
// hp_attn_led_thread() @ PASSIVE_LEVEL
//
// ****************************************************************************
int
	hp_attn_led_thread(
			  void* ptr
			  )
{
	unsigned long           old_irq_flags;
	long status = STATUS_SUCCESS;
	struct shpc_context* shpc_context;
	struct slot_context* slot_context;
	struct slot_status_info slot_status;

	lock_kernel ();
	daemonize ("amdshpc_led");
	reparent_to_init ();
	unlock_kernel ();

	slot_context = (struct slot_context*) ptr;
	shpc_context = (struct shpc_context*) slot_context->shpc_context;

	//
	// Attention LED State Machine (loops until requested to exit)
	//
	do {
		status = slot_context->attn_led_function(shpc_context, slot_context);
		//
		// Suspend?
		//
		if (!status) {
			spin_lock_irqsave(&shpc_context->shpc_spinlock, old_irq_flags);
			if (shpc_context->shpc_event_bits & SUSPEND_EVENT ) {
				status = STATUS_SUCCESS;
			}
			spin_unlock_irqrestore( &shpc_context->shpc_spinlock, old_irq_flags );

			if (status) {
				dbg("%s-->SUSPEND: slot_id[ %d:%d ]",__FUNCTION__,
				    shpc_context->shpc_instance, slot_context->slot_number-1 );

				do {
					interruptible_sleep_on(&slot_context->slot_event);
				}while (!((shpc_context->shpc_event_bits & RESUME_EVENT) ||
					  (shpc_context->shpc_event_bits & REMOVE_EVENT)));

				if (shpc_context->shpc_event_bits & REMOVE_EVENT ) {
					status = STATUS_UNSUCCESSFUL;
				} else {
					dbg("%s-->RESUME: slot_id[ %d:%d ]",__FUNCTION__,
					    shpc_context->shpc_instance, slot_context->slot_number-1 );
				}
			}
		}
	} while (status);

	//
	// We're exiting, most likely due to an exit_request_event.  So, let's cleanup!
	//
	dbg("%s-->LED Thread Termination: slot_id[ %d:%d ]",__FUNCTION__,
	    shpc_context->shpc_instance, slot_context->slot_number-1 );

	//
	// Pending SW-initiated AttnLED request?
	//
	if (slot_context->slot_event_bits & ATTN_LED_REQUEST_EVENT ) {
		//
		// Complete it with failure code
		//
		hp_QuerySlotStatus(     shpc_context, slot_context->slot_number - 1, &slot_status );
		slot_status.lu_request_failed = HP_TRUE;
		shpc_context->async_callback(
					    shpc_context->driver_context,
					    slot_context->slot_number - 1,
					    slot_context->attn_led_request.type,
					    slot_status,
					    slot_context->attn_led_request.request_context );

		//
		// Signal registered user EVENT
		//
		hp_signal_user_event( shpc_context );
	}
	return(status);
}


// ****************************************************************************
//
// hp_get_slot_configuration() @ Any IRQL
//
// ****************************************************************************
void hp_get_slot_configuration(
				 struct shpc_context* shpc_context
				 )
{
	struct slot_context * slot_context;
	u32 SlotAvail1Reg;
	u32 SlotAvail2Reg;
	u32 SlotConfigReg;
	u32 logical_slot_reg;
	enum shpc_speed_mode max_speed_mode;
	u8 i;
	u8 split_transactions, Slots;

	//
	// Get HW slot configuration
	//
	SlotConfigReg = readl(shpc_context->mmio_base_addr + SHPC_SLOT_CONFIG_REG_OFFSET);
	shpc_context->number_of_slots = ( u8 )((SlotConfigReg & NSI_MASK) >> NSI_OFFSET);

	//
	// Limit slot count to what we're prepared to support in SW
	//
	if ( shpc_context->number_of_slots > SHPC_MAX_NUM_SLOTS ) {
		shpc_context->number_of_slots = SHPC_MAX_NUM_SLOTS;
	}

	//
	// Get HW number of slots available per speed/mode
	//
	SlotAvail1Reg = readl(shpc_context->mmio_base_addr + SHPC_SLOTS_AVAILABLE1_REG_OFFSET);
	SlotAvail2Reg = readl(shpc_context->mmio_base_addr + SHPC_SLOTS_AVAILABLE2_REG_OFFSET);
	dbg("%s -->  SlotAvail1Reg = %08x \n SlotAvail1Reg = %08x",__FUNCTION__, SlotAvail1Reg, SlotAvail2Reg);

	//
	// Mode1 slots
	//
	shpc_context->slots_available[ SHPC_BUS_CONV_33 ] = ( u8 )((SlotAvail1Reg & N_33CONV) >> N_33CONV_OFFSET);
	shpc_context->slots_available[ SHPC_BUS_CONV_66 ] = ( u8 )((SlotAvail2Reg & N_66CONV) >> N_66CONV_OFFSET);
	shpc_context->slots_available[ SHPC_BUS_PCIX_66 ] = ( u8 )((SlotAvail1Reg & N_66PCIX) >> N_66PCIX_OFFSET);
	shpc_context->slots_available[ SHPC_BUS_PCIX_100 ] = ( u8 )((SlotAvail1Reg & N_100PCIX) >> N_100PCIX_OFFSET);
	shpc_context->slots_available[ SHPC_BUS_PCIX_133 ] = ( u8 )((SlotAvail1Reg & N_133PCIX) >> N_133PCIX_OFFSET);

	//
	// Mode1_ECC slots (not supported) 
	//
	shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_66 ] = 0;
	shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_100 ] = 0;
	shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_133 ] = 0;

	//
	// mode_2 slots
	//
	if ( shpc_context->shpc_interface == SHPC_MODE2_INTERFACE ) {
		shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_66_DDR ] = ( u8 )((SlotAvail2Reg & N_66PCIX266) >> N_66PCIX266_OFFSET);
		shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_100_DDR ] = ( u8 )((SlotAvail2Reg & N_100PCIX266) >> N_100PCIX266_OFFSET);
		shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_133_DDR ] = ( u8 )((SlotAvail2Reg & N_133PCIX266) >> N_133PCIX266_OFFSET);
		shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_66_QDR ] = ( u8 )((SlotAvail2Reg & N_66PCIX533) >> N_66PCIX533_OFFSET);
		shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_100_QDR ] = ( u8 )((SlotAvail2Reg & N_100PCIX533) >> N_100PCIX533_OFFSET);
		shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_133_QDR ] = ( u8 )((SlotAvail2Reg & N_133PCIX533) >> N_133PCIX533_OFFSET);
	} else {
		shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_66_DDR ] = 0;
		shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_100_DDR ] = 0;
		shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_133_DDR ] = 0;
		shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_66_QDR ] = 0;
		shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_100_QDR ] = 0;
		shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_133_QDR ] = 0;
	}

	//
	// Get max available speed/mode
	//	
	if ( shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_133_QDR ] ) {
		shpc_context->max_speed_mode = SHPC_BUS_PCIX_ECC_133_QDR;
	} else if ( shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_100_QDR ] ) {
		shpc_context->max_speed_mode = SHPC_BUS_PCIX_ECC_100_QDR;
	} else if ( shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_66_QDR ] ) {
		shpc_context->max_speed_mode = SHPC_BUS_PCIX_ECC_66_QDR;
	} else if ( shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_133_DDR ] ) {
		shpc_context->max_speed_mode = SHPC_BUS_PCIX_ECC_133_DDR;
	} else if ( shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_100_DDR ] ) {
		shpc_context->max_speed_mode = SHPC_BUS_PCIX_ECC_100_DDR;
	} else if ( shpc_context->slots_available[ SHPC_BUS_PCIX_ECC_66_DDR ] ) {
		shpc_context->max_speed_mode = SHPC_BUS_PCIX_ECC_66_DDR;
	} else if ( shpc_context->slots_available[ SHPC_BUS_PCIX_133 ] ) {
		shpc_context->max_speed_mode = SHPC_BUS_PCIX_133;
	} else if ( shpc_context->slots_available[ SHPC_BUS_PCIX_100 ] ) {
		shpc_context->max_speed_mode = SHPC_BUS_PCIX_100;
	} else if ( shpc_context->slots_available[ SHPC_BUS_PCIX_66 ] ) {
		shpc_context->max_speed_mode = SHPC_BUS_PCIX_66;
	} else if ( shpc_context->slots_available[ SHPC_BUS_CONV_66 ] ) {
		shpc_context->max_speed_mode = SHPC_BUS_CONV_66;
	} else if ( shpc_context->slots_available[ SHPC_BUS_CONV_33 ] ) {
		shpc_context->max_speed_mode = SHPC_BUS_CONV_33;
	} else {
		// We shouldn't get here, but if we do...
		shpc_context->number_of_slots = 0;
	}

	//
	// Initialize counters
	//
	shpc_context->slots_enabled = 0;
	shpc_context->split_transactions = 0;

	if ( shpc_context->number_of_slots ) {
		//
		// Set PCI-X Max Outstanding Split Transactions (1..32)
		//
		if ( shpc_context->number_of_slots == 1 ) {
			shpc_context->split_transactions = SHPC_SINGLE_SLOT_SPLIT_TRANSACTIONS;
		} else {
			shpc_context->split_transactions = SHPC_MULTIPLE_SLOT_SPLIT_TRANSACTIONS;
		}

		//
		// Get current Bus speed/mode
		//
		shpc_context->bus_speed_mode = hp_get_bus_speed_mode( shpc_context );

		//
		// Initialize slot state based on HW disposition
		// 
		Slots = shpc_context->number_of_slots;
		split_transactions = shpc_context->split_transactions;
		for ( i=0; i< shpc_context->number_of_slots; ++i ) {
			slot_context = &shpc_context->slot_context[ i ];

			//
			// Set PCI-X Max Outstanding Split Transactions (1..32)
			//
			slot_context->split_transactions = split_transactions / Slots;
			split_transactions -= slot_context->split_transactions;
			Slots -= 1;

			//
			// Get Physical Slot Number (PSN-based)
			//
			if ( SlotConfigReg & PSN_UP_MASK ) {
				slot_context->slot_psn = ( u8 )((SlotConfigReg & PSN_MASK) >> PSN_OFFSET) + i;
			} else {
				slot_context->slot_psn = ( u8 )((SlotConfigReg & PSN_MASK) >> PSN_OFFSET) - i;
			}

			//
			// Assign Logical Slot Number (1-based)
			//
			slot_context->slot_number = ( u8 )i+1;

			//
			// Get Card's speed/mode capabilities
			//
			hp_get_card_speed_mode_cap( slot_context );

			//
			// Check current HW state
			//
			logical_slot_reg = readl( slot_context->logical_slot_addr );

			//
			// Already enabled: Card Present, MRL closed, Slot Enabled, No Power-Fault?
			//
			if ( ((logical_slot_reg & PRSNT1_2_MASK) >> PRSNT1_2_OFFSET) != SHPC_SLOT_EMPTY &&
			     ( ((logical_slot_reg & MRLS_IM_MASK) >> MRLS_IM_OFFSET) == SHPC_MASKED ||
			       ((logical_slot_reg & MRLS_MASK) >> MRLS_OFFSET) == SHPC_MRL_CLOSED ) &&
			     ((logical_slot_reg & PF_MASK) >> PF_OFFSET) == SHPC_STATUS_CLEARED &&
			     ((logical_slot_reg & S_STATE_MASK) >> S_STATE_OFFSET) == SHPC_ENABLE_SLOT ) {
				//
				// Treat it as a SUCCESSFUL "Slot Enabled" HW-initiated request
				//
				slot_context->slot_completion.hw_initiated = TRUE;
				slot_context->slot_completion.type = SHPC_ASYNC_ENABLE_SLOT;
				slot_context->slot_completion.failed = HP_FALSE;
				slot_context->slot_completion.request_context = NULL;
				slot_context->slot_completion.done = TRUE;

				//
				// Flag as "Slot Enabled"
				//
				++shpc_context->slots_enabled;
				slot_context->slot_enabled = TRUE;
				slot_context->in_bus_speed_mode_contention = TRUE;
				if ( ((logical_slot_reg & PIS_MASK) >> PIS_OFFSET) == SHPC_LED_ON ) {
					slot_context->slot_function = (SLOT_STATE_FUNCTION) hp_at_slot_enabled_wait_for_slot_request;
				} else {
					slot_context->slot_function = (SLOT_STATE_FUNCTION) hp_to_slot_enabled_wait_for_led_cmd_available;
				}
			} else {
				//
				// Treat it as a SUCCESSFUL "Slot Disable" HW-initiated request
				//
				slot_context->slot_completion.hw_initiated = TRUE;
				slot_context->slot_completion.type = SHPC_ASYNC_DISABLE_SLOT;
				slot_context->slot_completion.failed = HP_FALSE;
				slot_context->slot_completion.request_context = NULL;
				slot_context->slot_completion.done = TRUE;

				//
				// Flag as "Slot Disabled"
				//
				slot_context->slot_enabled = FALSE;
				slot_context->in_bus_speed_mode_contention = FALSE;
				if ( ((logical_slot_reg & S_STATE_MASK) >> S_STATE_OFFSET) == SHPC_DISABLE_SLOT ) {
					slot_context->slot_function = (SLOT_STATE_FUNCTION) hp_at_slot_disabled_wait_for_slot_request;
				} else {
					slot_context->slot_function = (SLOT_STATE_FUNCTION) hp_to_slot_disabled_wait_for_disable_cmd_available;
				}
			}

			//
			// Set Attention LED function
			//
			if ( ((logical_slot_reg & PF_MASK) >> PF_OFFSET) == SHPC_STATUS_SET ) {
				//
				// Turn it ON
				//
				slot_context->problem_detected = TRUE;
				slot_context->attn_led_function = (SLOT_STATE_FUNCTION) hp_wait_for_attn_led_back_to_normal_cmd_available;
			} else {
				//
				// Make sure it is turned OFF
				//
				slot_context->problem_detected = FALSE;
				if ( ((logical_slot_reg & AIS_MASK) >> AIS_OFFSET) == SHPC_LED_OFF ) {
					slot_context->attn_led_function = (SLOT_STATE_FUNCTION) hp_wait_for_attn_led_request;
				} else {
					slot_context->attn_led_function = (SLOT_STATE_FUNCTION) hp_wait_for_attn_led_back_to_normal_cmd_available;
				}
			}
		}

		//
		// Enabled slots running at maximum speed/mode?
		//
		if ( shpc_context->slots_enabled ) {
			max_speed_mode = hp_GetMaxSpeedModeForEnabledSlots( shpc_context, shpc_context->max_speed_mode );

			//
			// Signal enabled slots to release the bus, then change bus speed/mode
			//
			if ( shpc_context->bus_speed_mode != max_speed_mode ) {
				hp_signal_enabled_slots_to_rebalance_bus( shpc_context );
			}
		}
	}
}


// ****************************************************************************
//
// hp_enable_slot_interrupts() @ Any IRQL
//
// ****************************************************************************
void
	hp_enable_slot_interrupts(
				 struct slot_context* slot_context
				 )
{
	struct shpc_context* shpc_context = ( struct shpc_context* )slot_context->shpc_context;
	u32 SlotConfigReg;
	u32 logical_slot_reg = 0;

	//
	// Get HW implementation: Attention Button, MRL Sensor
	//
	SlotConfigReg = readl(shpc_context->mmio_base_addr + SHPC_SLOT_CONFIG_REG_OFFSET);

	//
	// Attention Button: Enabled only if implemented
	//
	if (SlotConfigReg & ABI_MASK) {
		logical_slot_reg &= ~AB_IM_MASK;
	} else {
		logical_slot_reg |= AB_IM_MASK;
	}
	logical_slot_reg |= ABP_STS_MASK;

	//
	// MRL Sensor: Enabled only if implemented (System Error Disabled)
	//
	if ( SlotConfigReg & MRLSI_MASK ) {
		logical_slot_reg &= ~MRLS_IM_MASK;
	} else {
		logical_slot_reg |= MRLS_IM_MASK;
	}
	logical_slot_reg |= MRLS_SERRM_MASK;
	logical_slot_reg |= MRLSC_STS_MASK;

	//
	// Card Presence: Enabled
	//
	logical_slot_reg &= ~CP_IM_MASK;
	logical_slot_reg |= CPC_STS_MASK;

	//
	// Isolated Power-Fault: Enabled
	//
	logical_slot_reg &= ~IPF_IM_MASK;
	logical_slot_reg |= IPF_STS_MASK;

	//
	// Connected Power-Fault: Enabled (System Error Disabled)
	//
	logical_slot_reg &= ~CPF_IM_MASK;
	logical_slot_reg |= CPF_SERRM_MASK;
	logical_slot_reg |= CPF_STS_MASK;

	//
	// Update Mask and Status bits
	//
	writel(logical_slot_reg, slot_context->logical_slot_addr);
}


// ****************************************************************************
//
// hp_disable_slot_interrupts() @ Any IRQL
//
// ****************************************************************************
void
	hp_disable_slot_interrupts(
				  struct slot_context* slot_context
				  )
{
	u32 logical_slot_reg;

	//
	// Get HW implementation: Attention Button, MRL Sensor
	//
	logical_slot_reg = readl(slot_context->logical_slot_addr);

	//
	// Attention Button: Disabled
	//
	logical_slot_reg |= AB_IM_MASK;
	logical_slot_reg |= ABP_STS_MASK;

	//
	// MRL Sensor: Disabled
	//
	logical_slot_reg |= MRLS_IM_MASK;
	logical_slot_reg |= MRLS_SERRM_MASK;
	logical_slot_reg |= MRLSC_STS_MASK;

	//
	// Card Presence: Disabled
	//
	logical_slot_reg |= CP_IM_MASK;
	logical_slot_reg |= CPC_STS_MASK;

	//
	// Isolated Power-Fault: Disabled
	//
	logical_slot_reg |= IPF_IM_MASK;
	logical_slot_reg |= IPF_STS_MASK;

	//
	// Connected Power-Fault: Enabled (System Error Disabled)
	//
	logical_slot_reg |= CPF_IM_MASK;
	logical_slot_reg |= CPF_SERRM_MASK;
	logical_slot_reg |= CPF_STS_MASK;

	//
	// Update Mask and Status bits
	//
	writel(logical_slot_reg, slot_context->logical_slot_addr);
}


// ****************************************************************************
//
// hp_enable_global_interrupts() @ Any IRQL
//
// ****************************************************************************
void
	hp_enable_global_interrupts(
				   struct shpc_context* shpc_context
				   )
{
	u32 SerrIntReg;

	SerrIntReg = readl(shpc_context->mmio_base_addr + SHPC_SERR_INT_REG_OFFSET);

	//
	// Arbiter timeout: System Error Disabled
	//
	SerrIntReg |= A_SERRM_MASK;
	SerrIntReg |= ATOUT_STS_MASK;

	//
	// Command Completion: Enabled
	//
	SerrIntReg &= ~CC_IM_MASK;
	SerrIntReg |= CC_STS_MASK;

	//
	// Global: Interrputs Enabled, System Error Disabled
	//
	SerrIntReg &= ~GIM_MASK;
	SerrIntReg |= GSERRM_MASK;

	//
	// Update Mask and Status bits
	//
	writel(SerrIntReg, shpc_context->mmio_base_addr + SHPC_SERR_INT_REG_OFFSET);
}


// ****************************************************************************
//
// hp_disable_global_interrupts() @ Any IRQL
//
// ****************************************************************************
void
	hp_disable_global_interrupts(
				    struct shpc_context* shpc_context
				    )
{
	u32 SerrIntReg;

	SerrIntReg = readl(shpc_context->mmio_base_addr + SHPC_SERR_INT_REG_OFFSET);
	//
	// Arbiter timeout: System Error Disabled
	//
	SerrIntReg |= A_SERRM_MASK;
	SerrIntReg |= ATOUT_STS_MASK;

	//
	// Command Completion: Disabled
	//
	SerrIntReg |= CC_IM_MASK;
	SerrIntReg |= CC_STS_MASK;

	//
	// Global: Interrputs Disabled, System Error Disabled
	//
	SerrIntReg |= GIM_MASK;
	SerrIntReg |= GSERRM_MASK;

	//
	// Update Mask and Status bits
	//
	writel(SerrIntReg, shpc_context->mmio_base_addr + SHPC_SERR_INT_REG_OFFSET);
}


// ****************************************************************************
//
// hp_get_card_speed_mode_cap() @ Any IRQL
//
// ****************************************************************************
enum shpc_speed_mode
	hp_get_card_speed_mode_cap(
				  struct slot_context* slot_context
				  ) {
	struct shpc_context *shpc_context = ( struct shpc_context * )slot_context->shpc_context;
	u32 logical_slot_reg;
	dbg("%s -->",__FUNCTION__ );

	//
	// Use PCI-33 as default
	//
	slot_context->card_speed_mode_cap = SHPC_BUS_CONV_33;
	slot_context->card_pci66_capable = FALSE;


	//
	// Slot powered-up?
	//
	logical_slot_reg = readl( slot_context->logical_slot_addr );
	dbg("%s -->  logical_slot_reg = %08x",__FUNCTION__, logical_slot_reg);

	if ( ((logical_slot_reg & PRSNT1_2_MASK) >> PRSNT1_2_OFFSET) != SHPC_SLOT_EMPTY &&
	     (((logical_slot_reg & S_STATE_MASK) >> S_STATE_OFFSET) == SHPC_POWER_ONLY ||
	      ((logical_slot_reg & S_STATE_MASK) >> S_STATE_OFFSET) == SHPC_ENABLE_SLOT) ) {
		//
		// mode_2 Interface
		//
		if ( shpc_context->shpc_interface == SHPC_MODE2_INTERFACE ) {
			//
			// Get Card's maximum speed/mode
			//
			if ( ((logical_slot_reg & PCIX_CAP_MODE2_MASK) >> PCIX_CAP_MODE2_OFFSET) == SHPC_SLOT_PCIX_ECC_133_QDR ) {
				slot_context->card_speed_mode_cap = SHPC_BUS_PCIX_ECC_133_QDR;
			} else if ( ((logical_slot_reg & PCIX_CAP_MODE2_MASK) >> PCIX_CAP_MODE2_OFFSET) == SHPC_SLOT_PCIX_ECC_133_DDR ) {
				slot_context->card_speed_mode_cap = SHPC_BUS_PCIX_ECC_133_DDR;
			} else if ( ((logical_slot_reg & PCIX_CAP_MODE2_MASK) >> PCIX_CAP_MODE2_OFFSET) == SHPC_SLOT_PCIX_133 ) {
				slot_context->card_speed_mode_cap = SHPC_BUS_PCIX_133;
			} else if ( ((logical_slot_reg & PCIX_CAP_MODE2_MASK) >> PCIX_CAP_MODE2_OFFSET) == SHPC_SLOT_PCIX_66 ) {
				slot_context->card_speed_mode_cap = SHPC_BUS_PCIX_66;
			} else if ( ((logical_slot_reg & M66_CAP_MASK) >> M66_CAP_OFFSET) == SHPC_STATUS_SET ) {
				slot_context->card_speed_mode_cap = SHPC_BUS_CONV_66;
			} else {
				slot_context->card_speed_mode_cap = SHPC_BUS_CONV_33;
			}
			dbg("%s -->MODE 2 card_speed_mode_cap max = %d",__FUNCTION__, slot_context->card_speed_mode_cap);
		}
		//
		// Mode 1 Interface
		//
		else {
			//
			// Get Card's maximum speed/mode
			//
			if ( ((logical_slot_reg & PCIX_CAP_MODE1_MASK) >> PCIX_CAP_MODE1_OFFSET) == SHPC_SLOT_PCIX_133 ) {
				slot_context->card_speed_mode_cap = SHPC_BUS_PCIX_133;
			} else if ( ((logical_slot_reg & PCIX_CAP_MODE1_MASK) >> PCIX_CAP_MODE1_OFFSET) == SHPC_SLOT_PCIX_66 ) {
				slot_context->card_speed_mode_cap = SHPC_BUS_PCIX_66;
			} else if ( ((logical_slot_reg & M66_CAP_MASK) >> M66_CAP_OFFSET) == SHPC_STATUS_SET ) {
				slot_context->card_speed_mode_cap = SHPC_BUS_CONV_66;
			} else {
				slot_context->card_speed_mode_cap = SHPC_BUS_CONV_33;
			}
			dbg("%s -->MODE 1 card_speed_mode_cap max = %d",__FUNCTION__, slot_context->card_speed_mode_cap);
		}

		//
		// Get Card's PCI-66 capability
		//
		if ( ((logical_slot_reg & M66_CAP_MASK) >> M66_CAP_OFFSET) == SHPC_STATUS_SET ) {
			slot_context->card_pci66_capable = TRUE;
			dbg("%s -->MODE 1 card_pci66_capable = %d",__FUNCTION__, slot_context->card_pci66_capable);
		}
	} else {
		//
		// Slot is not powered-up, use PCI-33 as default
		//
		dbg("%s -->SLOT NOT POWERED card_speed_mode_cap max = %d",__FUNCTION__, slot_context->card_speed_mode_cap);
		slot_context->card_speed_mode_cap = SHPC_BUS_CONV_33;
		slot_context->card_pci66_capable = FALSE;
	}

	return slot_context->card_speed_mode_cap;
}


// ****************************************************************************
//
// hp_get_bus_speed_mode() @ Any IRQL
//
// ****************************************************************************
enum shpc_speed_mode
	hp_get_bus_speed_mode(
			     struct shpc_context* shpc_context
			     ) {
	u32 bus_config_reg;
	enum shpc_speed_mode bus_speed_mode;

	bus_config_reg = readl(shpc_context->mmio_base_addr + SHPC_SEC_BUS_CONFIG_REG_OFFSET);

	dbg("%s -->instance[ %d:] bus_config_reg = %08x",__FUNCTION__ , shpc_context->shpc_instance, bus_config_reg);

	if ( ((bus_config_reg & INTERFACE_MASK) >> INTERFACE_OFFSET) == SHPC_MODE2_INTERFACE) {
		bus_speed_mode = (enum shpc_speed_mode)((bus_config_reg & MODE_2_MASK) >> MODE_2_OFFSET);
	} else {
		bus_speed_mode = ( enum shpc_speed_mode )((bus_config_reg & MODE_1_MASK) >> MODE_1_OFFSET);
	}

	return bus_speed_mode;
}


// ****************************************************************************
//
// hp_translate_speed_mode() @ Any IRQL
//
// ****************************************************************************
enum mode_frequency
	hp_translate_speed_mode(
			       enum shpc_speed_mode shpc_speed_mode
			       ) {
	enum mode_frequency translated_speed_mode;

	switch ( shpc_speed_mode ) {
	case SHPC_BUS_PCIX_ECC_133_QDR:
		translated_speed_mode = MODE_PCIX_ECC_133_QDR;
		break;

	case SHPC_BUS_PCIX_ECC_100_QDR:
		translated_speed_mode = MODE_PCIX_ECC_100_QDR;
		break;

	case SHPC_BUS_PCIX_ECC_66_QDR:
		translated_speed_mode = MODE_PCIX_ECC_66_QDR;
		break;

	case SHPC_BUS_PCIX_ECC_133_DDR:
		translated_speed_mode = MODE_PCIX_ECC_133_DDR;
		break;

	case SHPC_BUS_PCIX_ECC_100_DDR:
		translated_speed_mode = MODE_PCIX_ECC_100_DDR;
		break;

	case SHPC_BUS_PCIX_ECC_66_DDR:
		translated_speed_mode = MODE_PCIX_ECC_66_DDR;
		break;

	case SHPC_BUS_PCIX_ECC_133:
		translated_speed_mode = MODE_PCIX_ECC_133;
		break;

	case SHPC_BUS_PCIX_ECC_100:
		translated_speed_mode = MODE_PCIX_ECC_100;
		break;

	case SHPC_BUS_PCIX_ECC_66:
		translated_speed_mode = MODE_PCIX_ECC_66;
		break;

	case SHPC_BUS_PCIX_133:
		translated_speed_mode = MODE_PCIX_133;
		break;

	case SHPC_BUS_PCIX_100:
		translated_speed_mode = MODE_PCIX_100;
		break;

	case SHPC_BUS_PCIX_66:
		translated_speed_mode = MODE_PCIX_66;
		break;

	case SHPC_BUS_CONV_66:
		translated_speed_mode = MODE_PCI_66;
		break;

	case SHPC_BUS_CONV_33:
	default:
		translated_speed_mode = MODE_PCI_33;
		break;
	}

	return translated_speed_mode;
}

// ****************************************************************************
//
// hp_translate_card_power() @ Any IRQL
//
// ****************************************************************************
enum hp_power_requirements
	hp_translate_card_power(
			       enum shpc_card_power ShpcCardPower
			       ) {
	enum hp_states TranslatedCardPower;

	switch ( ShpcCardPower ) {
	case SHPC_CARD_PRESENT_25W:
		TranslatedCardPower = POWER_HIGH;
		break;

	case SHPC_CARD_PRESENT_15W:
		TranslatedCardPower = POWER_MEDIUM;
		break;

	case SHPC_CARD_PRESENT_7_5W:
	default:
		TranslatedCardPower = POWER_LOW;
		break;
	}

	return TranslatedCardPower;
}


// ****************************************************************************
//
// hp_translate_indicator() @ Any IRQL
//
// ****************************************************************************
enum hp_indicators
	hp_translate_indicator(
			      enum shpc_slot_led ShpcIndicator
			      ) {
	enum hp_indicators TranslatedIndicator;

	switch ( ShpcIndicator ) {
	case SHPC_LED_ON:
		TranslatedIndicator = INDICATOR_ON;
		break;

	case SHPC_LED_BLINK:
		TranslatedIndicator = INDICATOR_BLINK;
		break;

	case SHPC_LED_OFF:
	default:
		TranslatedIndicator =INDICATOR_OFF;
		break;
	}

	return TranslatedIndicator;
}


// ****************************************************************************
//
// hp_flag_slot_as_enabled() @ <= DISPATCH_LEVEL
//
// ****************************************************************************
u8
	hp_flag_slot_as_enabled(
			       struct shpc_context* shpc_context,
			       struct slot_context* slot_context
			       )
{
	unsigned long           old_irq_flags;
	u8 SlotFlagged = FALSE;

	spin_lock_irqsave( &shpc_context->shpc_spinlock, old_irq_flags );
	if ( !slot_context->slot_enabled ) {
		//
		// Slot just coming on-line
		//
		SlotFlagged = TRUE;
		++shpc_context->slots_enabled;
		slot_context->slot_enabled = TRUE;
		hp_clear_shpc_event_bit(shpc_context, BUS_REBALANCE_EVENT);
	}
	spin_unlock_irqrestore( &shpc_context->shpc_spinlock, old_irq_flags );

	return SlotFlagged;
}


// ****************************************************************************
//
// hp_flag_slot_as_disabled() @ <= DISPATCH_LEVEL
//
// ****************************************************************************
u8
	hp_flag_slot_as_disabled(
				struct shpc_context* shpc_context,
				struct slot_context* slot_context
				)
{
	unsigned long           old_irq_flags;
	u8 SlotFlagged = FALSE;

	dbg("%s -->instance[ %d:]",__FUNCTION__ , shpc_context->shpc_instance);

	spin_lock_irqsave( &shpc_context->shpc_spinlock, old_irq_flags );
	if ( slot_context->slot_enabled ) {
		if ( --shpc_context->slots_enabled == 0 ) {
			//
			// This was the last enabled slot, signal waiting thread that bus is released,
			//
			shpc_context->bus_released = TRUE;
			dbg("%s sending BUS_COMPLETE_EVENT to all slots -->instance[%d:]",__FUNCTION__ , 
			    shpc_context->shpc_instance);
			hp_send_event_to_all_slots(shpc_context, BUS_COMPLETE_EVENT);
		}
		SlotFlagged = TRUE;
		slot_context->slot_enabled = FALSE;
	}
	spin_unlock_irqrestore( &shpc_context->shpc_spinlock, old_irq_flags );

	return SlotFlagged;
}


// ****************************************************************************
//
// hp_signal_enabled_slots_to_rebalance_bus() @ <= DISPATCH_LEVEL
//
// Comments:
//	Assumes shpc_spinlock is already held.
//
// ****************************************************************************
u8
	hp_signal_enabled_slots_to_rebalance_bus(
						struct shpc_context* shpc_context
						)
{
	struct slot_context* SlotArray[ SHPC_MAX_NUM_SLOTS ];
	struct slot_context* Slot;
	u8 i, j, n;

	dbg("%s -->instance[ %d:]",__FUNCTION__ , shpc_context->shpc_instance);

	//
	// Initialize array of slot pointers
	//
	n = shpc_context->number_of_slots;
	for ( i=0, j=0; i<n; ++i ) {
		Slot = &shpc_context->slot_context[ i ];
		if ( Slot->slot_enabled ) {
			SlotArray[ j++ ] = Slot;
		}
	}
	//
	// Found slots enabled?
	//
	if ( j ) {
		//
		// Bubble-sort enabled slots in order of increasing card speed/mode
		//
		n = j;
		for ( i=0; i<n-1; i++ ) {
			for ( j=0; j<n-1-i; j++ ) {
				if ( SlotArray[ j+1 ]->card_speed_mode_cap < SlotArray[ j ]->card_speed_mode_cap ) {
					Slot = SlotArray[ j ];
					SlotArray[ j ] = SlotArray[ j+1 ];
					SlotArray[ j+1 ] = Slot;
				}
			}
		}
		//
		// Signal enabled slots in sorted order as an attempt to re-enable slower cards first
		//
		dbg("%s sending BUS_REBALANCE_EVENT!!!",__FUNCTION__);
		for ( i=0; i<n; i++ ) {
			dbg("%s sending wake up call to slot threads to rebalance the bus  -->instance[ %d:%d] !!!",__FUNCTION__, shpc_context->shpc_instance, SlotArray[i]->slot_number -1);
			hp_set_slot_event_bit(SlotArray[ i ], BUS_REBALANCE_EVENT);
			wake_up_interruptible( &SlotArray[ i ]->slot_event);
		}
		return TRUE;
	}

	return FALSE;
}


// ****************************************************************************
//
// hp_get_max_speed_mode() @ <= DISPATCH_LEVEL
//
// Comments:
//	Assumes shpc_spinlock is already held.
//
// ****************************************************************************
enum shpc_speed_mode
	hp_get_max_speed_mode(
			     struct shpc_context* shpc_context,
			     enum shpc_speed_mode From_speed_mode
			     ) {
	struct slot_context* slot_context;
	enum shpc_speed_mode max_speed_mode;
	u8 i;

	max_speed_mode = From_speed_mode;
	for ( i=0; i< shpc_context->number_of_slots; ++i ) {
		slot_context = &shpc_context->slot_context[ i ];
		if ( slot_context->in_bus_speed_mode_contention &&
		     slot_context->card_speed_mode_cap < max_speed_mode ) {
			//
			// Can only go as fast as the slowest card
			//
			max_speed_mode = slot_context->card_speed_mode_cap;
		}
	}

	//
	// Make sure all cards support conventional PCI-66 speed/mode
	//
	if ( max_speed_mode == SHPC_BUS_CONV_66 ) {
		for ( i=0; i< shpc_context->number_of_slots; ++i ) {
			slot_context = &shpc_context->slot_context[ i ];
			if ( slot_context->in_bus_speed_mode_contention &&
			     !slot_context->card_pci66_capable ) {
				//
				// Fall back to slower common denominator
				//
				max_speed_mode = SHPC_BUS_CONV_33;
			}
		}
	}

	return max_speed_mode;
}

// ****************************************************************************
//
// hp_GetMaxSpeedModeForEnabledSlots() @ <= DISPATCH_LEVEL
//
// Comments:
//	Assumes ShpcSpinLock is already held.
//
// ****************************************************************************
enum shpc_speed_mode
	hp_GetMaxSpeedModeForEnabledSlots(
					 struct shpc_context* shpc_context,
					 enum shpc_speed_mode target_speed_mode
					 ) {
	struct slot_context* slot_context;
	enum shpc_speed_mode max_speed_mode;
	u8 best_match_found;
	u8 i;

	dbg("%s -->instance[ %d:]",__FUNCTION__ , shpc_context->shpc_instance);

	max_speed_mode = target_speed_mode;
	if ( max_speed_mode > shpc_context->max_speed_mode ) {
		//
		// Can only go as fast as the controller allows
		//
		max_speed_mode = shpc_context->max_speed_mode;
	}

	best_match_found = FALSE;
	do {
		//
		// Skip Mode1 ECC
		//
		if ( max_speed_mode <= SHPC_BUS_PCIX_ECC_133 &&
		     max_speed_mode >= SHPC_BUS_PCIX_ECC_66 ) {
			max_speed_mode = SHPC_BUS_PCIX_133;
		}

		//
		// Check enabled cards
		//
		for ( i=0; i<shpc_context->number_of_slots; ++i ) {
			slot_context = &shpc_context->slot_context[ i ];
			if ( slot_context->in_bus_speed_mode_contention &&
			     slot_context->card_speed_mode_cap < max_speed_mode ) {
				//
				// Can only go as fast as the slowest card
				//
				max_speed_mode = slot_context->card_speed_mode_cap;
			}
		}

		//
		// Check controller capability
		//
		if ( shpc_context->slots_available[ max_speed_mode ] ) {
			//
			// Found best speed/mode
			//
			best_match_found = TRUE;
		} else if ( max_speed_mode > SHPC_BUS_CONV_33 ) {
			//
			// Try next lower speed/mode 
			//
			--max_speed_mode;
		}
	} while ( !best_match_found && max_speed_mode > SHPC_BUS_CONV_33 );

	//
	// Make sure all cards support conventional PCI-66 speed/mode
	//
	if ( max_speed_mode == SHPC_BUS_CONV_66 ) {
		for ( i=0; i<shpc_context->number_of_slots &&
		    max_speed_mode == SHPC_BUS_CONV_66; ++i ) {
			slot_context = &shpc_context->slot_context[ i ];
			if ( slot_context->in_bus_speed_mode_contention &&
			     !slot_context->card_pci66_capable ) {
				//
				// Fall back to slower common denominator
				//
				max_speed_mode = SHPC_BUS_CONV_33;
			}
		}
	}

	return max_speed_mode;
}



// ****************************************************************************
//
// hp_signal_user_event() @ <= DISPATCH_LEVEL
//
// ****************************************************************************
void hp_signal_user_event(struct shpc_context* shpc_context)
{
	unsigned long           old_irq_flags;
	return;
	spin_lock_irqsave( &shpc_context->shpc_spinlock, old_irq_flags );
	if ( shpc_context->user_event_pointer ) {
		wake_up_interruptible( shpc_context->user_event_pointer);
	}
	spin_unlock_irqrestore( &shpc_context->shpc_spinlock, old_irq_flags );
}


// ****************************************************************************
//
// hp_signal_user_event_at_dpc_level() @ DISPATCH_LEVEL
//
// ****************************************************************************
void hp_signal_user_event_at_dpc_level(struct shpc_context* shpc_context)
{
	return;
	spin_lock_bh( &shpc_context->shpc_spinlock );
	if ( shpc_context->user_event_pointer ) {
		wake_up_interruptible( shpc_context->user_event_pointer);
	}
	spin_unlock_bh( &shpc_context->shpc_spinlock );
}
