;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	MOV -7, <-20
	SUB #72, @200
	SPL 0, <402
	SUB -207, <-120
	ADD #270, <1
	CMP -207, <-120
	SUB @127, 186
	CMP -207, <-120
	SUB #72, @200
	ADD 30, 9
	SUB #72, @200
	ADD 30, 9
	SPL 300, 30
	SUB @-127, 100
	CMP 270, 60
	CMP @0, @2
	SLT 20, @12
	DJN 500, <-2
	ADD 0, 1
	SPL 0, <402
	DJN 0, <-2
	ADD 0, 1
	MOV 0, 402
	CMP @13, 0
	ADD -1, <-20
	ADD 270, 60
	CMP @121, 103
	SUB 20, @12
	ADD 30, 9
	SUB 0, 2
	ADD 130, 3
	SUB @127, 106
	SUB @127, 106
	CMP -207, <-120
	JMP -12, #203
	ADD 0, 1
	ADD 130, 3
	ADD 130, 3
	SPL 0, 13
	JMP -12, #203
	ADD 30, 9
	CMP -207, <-120
	SPL 0, <402
	SUB 20, @12
	CMP -207, <-120
