0.6
2019.2
Nov  6 2019
21:57:16
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/28F640P30.v,1727971515,verilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/clock.v,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/def.h;D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/data.h;D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/UserData.h;D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/BankLib.h;D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/clock.v,1727971515,verilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/cpld_model.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/cpld_model.v,1727971515,verilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,,cpld_model,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,1727971515,verilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/sram_model.v,,flag_sync_cpld,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/BankLib.h,1727971515,verilog,,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/def.h;D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/data.h;D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1727971515,verilog,,,,,,,,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/TimingData.h,1727971516,verilog,,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/data.h;D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/UserData.h,1727971516,verilog,,,,,,,,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/data.h,1727971516,verilog,,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/include/def.h,1727971516,verilog,,,,,,,,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/sram_model.v,1727971516,verilog,,,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb.sv,1730699864,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb/lab4_tb.sv,,tb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb/lab2_tb.sv,1727971516,systemVerilog,,,,lab2_tb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb/lab3_tb.sv,1728309133,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/uart_model.sv,,lab3_tb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb/lab4_tb.sv,1728549977,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb/lab5_tb.sv,,lab4_tb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb/lab5_tb.sv,1728919461,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb/lab3_tb.sv,,lab5_tb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/uart_model.sv,1727971516,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb/lab2_tb.sv,,uart_model,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v,1728014722,verilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/lfsr.v,,pll_example;pll_example_pll_example_clk_wiz,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1727971516,verilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v,,SEG7_LUT,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v,1727971516,verilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/vga.v,,BaudTickGen;async_receiver;async_transmitter,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/ALU.sv,1730255911,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/wishbone_master.sv,,ALU,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/EXE.sv,1730639186,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/pc_mux.sv,,EXE,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/EXE_MEM.sv,1730643850,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/MEM_WB.sv,,EXE_MEM,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/ID.sv,1730642941,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/WB.sv,,ID,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/ID_EXE.sv,1730637905,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/EXE.sv,,ID_EXE,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/IF_ID.sv,1730647424,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/EXE_MEM.sv,,IF_ID,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/MEM_WB.sv,1730643831,systemVerilog,,,,MEM_WB,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/RegFile.sv,1730563280,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/ALU.sv,,RegFile,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/WB.sv,1730640364,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/if_master.sv,,WB,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/arbiter.v,1729824186,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/priority_encoder.v,,arbiter,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/if_master.sv,1730647723,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/IF_ID.sv,,if_master,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/lfsr.v,1727971516,verilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/wb_mux_2.v,,lfsr,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/lfsr_prng.sv,1727971516,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/sram_tester.sv,,lfsr_prng,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/mem_master.sv,1730647612,systemVerilog,,,,mem_master,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/pc_mux.sv,1730220533,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/ID.sv,,pc_mux,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/priority_encoder.v,1729823970,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/RegFile.sv,,priority_encoder,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/trigger.sv,1728307833,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/arbiter.v,,trigger,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/wb_arbiter_2.v,1730469642,verilog,,,,wb_arbiter_2,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/wishbone_master.sv,1730699260,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/ID_EXE.sv,,wishbone_master,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab2/lab2_top.sv,1728009288,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab3/lab3_top.sv,,lab2_top,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab3/controller.sv,1728304690,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/trigger.sv,,controller,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab3/lab3_top.sv,1730605226,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/uart_controller.sv,,lab3_top,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/lab4_top.sv,1728550285,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/sram_controller.sv,,lab4_top,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/sram_controller.sv,1728569594,systemVerilog,,,,sram_controller,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/sram_tester.sv,1728550289,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/lab4_top.sv,,sram_tester,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/wb_mux_2.v,1728478401,verilog,,,,wb_mux_2,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/lab5_master.sv,1728962022,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/lab5_top.sv,,lab5_master,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/lab5_top.sv,1728919247,systemVerilog,,,,lab5_top,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/uart_controller.sv,1727971516,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/lab5_master.sv,,uart_controller,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/wb_mux_3.v,1727971516,verilog,,,,wb_mux_3,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv,1730699827,systemVerilog,,D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab2/lab2_top.sv,,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/vga.v,1727971516,verilog,,,,vga,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
