Running: /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/peraire/PSI/psi_processor/alu_test_isim_beh.exe -prj /home/peraire/PSI/psi_processor/alu_test_beh.prj work.alu_test 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 40
Turning on mult-threading, number of parallel sub-compilation jobs: 80 
Determining compilation order of HDL files
Parsing VHDL file "/home/peraire/PSI/psi_processor/alu.vhd" into library work
WARNING:HDLCompiler:1369 - "/home/peraire/PSI/psi_processor/alu.vhd" Line 50: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "/home/peraire/PSI/psi_processor/alu_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98492 KB
Fuse CPU Usage: 1080 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavior of entity alu_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable /home/peraire/PSI/psi_processor/alu_test_isim_beh.exe
Fuse Memory Usage: 5392968 KB
Fuse CPU Usage: 1230 ms
GCC CPU Usage: 240 ms
