package gapstone

// Shifters
const ARM64_SFT_INVALID = 0
const ARM64_SFT_LSL = 1
const ARM64_SFT_MSL = 2
const ARM64_SFT_LSR = 3
const ARM64_SFT_ASR = 4
const ARM64_SFT_ROR = 1

// Extenders
const ARM64_EXT_INVALID = 0
const ARM64_EXT_UXTB = 1
const ARM64_EXT_UXTH = 2
const ARM64_EXT_UXTW = 3
const ARM64_EXT_UXTX = 4
const ARM64_EXT_SXTB = 5
const ARM64_EXT_SXTH = 6
const ARM64_EXT_SXTW = 7
const ARM64_EXT_SXTX = 8

// Condition Codes
const ARM64_CC_INVALID = 0
const ARM64_CC_EQ = 1  // Equal
const ARM64_CC_NE = 2  // Not equal:                 Not equal, or unordered
const ARM64_CC_HS = 3  // Unsigned higher or same:   >, ==, or unordered
const ARM64_CC_LO = 4  // Unsigned lower or same:    Less than
const ARM64_CC_MI = 5  // Minus, negative:           Less than
const ARM64_CC_PL = 6  // Plus, positive or zero:    >, ==, or unordered
const ARM64_CC_VS = 7  // Overflow:                  Unordered
const ARM64_CC_VC = 8  // No overflow:               Ordered
const ARM64_CC_HI = 9  // Unsigned higher:           Greater than, or unordered
const ARM64_CC_LS = 10 // Unsigned lower or same:    Less than or equal
const ARM64_CC_GE = 11 // Greater than or equal:     Greater than or equal
const ARM64_CC_LT = 12 // Less than:                 Less than, or unordered
const ARM64_CC_GT = 13 // Signed greater than:       Greater than
const ARM64_CC_LE = 14 // Signed less than or equal: <, ==, or unordered
const ARM64_CC_AL = 15 // Always (unconditional):    Always (unconditional)
const ARM64_CC_NV = 16 // Always (unconditional):   Always (unconditional)
// Note the NV exists purely to disassemble 0b1111. Execution
// is "always".

// Operands
const ARM64_OP_INVALID = 0 // Uninitialized.
const ARM64_OP_REG = 1     // Register operand.
const ARM64_OP_CIMM = 2    // C-Immediate
const ARM64_OP_IMM = 3     // Immediate operand.
const ARM64_OP_FP = 4      // Floating-Point immediate operand.
const ARM64_OP_MEM = 5     // Memory operand

// Registers
const ARM64_REG_INVALID = 0
const ARM64_REG_NZCV = 1
const ARM64_REG_WSP = 2
const ARM64_REG_WZR = 3
const ARM64_REG_SP = 4
const ARM64_REG_XZR = 5
const ARM64_REG_B0 = 6
const ARM64_REG_B1 = 7
const ARM64_REG_B2 = 8
const ARM64_REG_B3 = 9
const ARM64_REG_B4 = 10
const ARM64_REG_B5 = 11
const ARM64_REG_B6 = 12
const ARM64_REG_B7 = 13
const ARM64_REG_B8 = 14
const ARM64_REG_B9 = 15
const ARM64_REG_B10 = 16
const ARM64_REG_B11 = 17
const ARM64_REG_B12 = 18
const ARM64_REG_B13 = 19
const ARM64_REG_B14 = 20
const ARM64_REG_B15 = 21
const ARM64_REG_B16 = 22
const ARM64_REG_B17 = 23
const ARM64_REG_B18 = 24
const ARM64_REG_B19 = 25
const ARM64_REG_B20 = 26
const ARM64_REG_B21 = 27
const ARM64_REG_B22 = 28
const ARM64_REG_B23 = 29
const ARM64_REG_B24 = 30
const ARM64_REG_B25 = 31
const ARM64_REG_B26 = 32
const ARM64_REG_B27 = 33
const ARM64_REG_B28 = 34
const ARM64_REG_B29 = 35
const ARM64_REG_B30 = 36
const ARM64_REG_B31 = 37
const ARM64_REG_D0 = 38
const ARM64_REG_D1 = 39
const ARM64_REG_D2 = 40
const ARM64_REG_D3 = 41
const ARM64_REG_D4 = 42
const ARM64_REG_D5 = 43
const ARM64_REG_D6 = 44
const ARM64_REG_D7 = 45
const ARM64_REG_D8 = 46
const ARM64_REG_D9 = 47
const ARM64_REG_D10 = 48
const ARM64_REG_D11 = 49
const ARM64_REG_D12 = 50
const ARM64_REG_D13 = 51
const ARM64_REG_D14 = 52
const ARM64_REG_D15 = 53
const ARM64_REG_D16 = 54
const ARM64_REG_D17 = 55
const ARM64_REG_D18 = 56
const ARM64_REG_D19 = 57
const ARM64_REG_D20 = 58
const ARM64_REG_D21 = 59
const ARM64_REG_D22 = 60
const ARM64_REG_D23 = 61
const ARM64_REG_D24 = 62
const ARM64_REG_D25 = 63
const ARM64_REG_D26 = 64
const ARM64_REG_D27 = 65
const ARM64_REG_D28 = 66
const ARM64_REG_D29 = 67
const ARM64_REG_D30 = 68
const ARM64_REG_D31 = 69
const ARM64_REG_H0 = 70
const ARM64_REG_H1 = 71
const ARM64_REG_H2 = 72
const ARM64_REG_H3 = 73
const ARM64_REG_H4 = 74
const ARM64_REG_H5 = 75
const ARM64_REG_H6 = 76
const ARM64_REG_H7 = 77
const ARM64_REG_H8 = 78
const ARM64_REG_H9 = 79
const ARM64_REG_H10 = 80
const ARM64_REG_H11 = 81
const ARM64_REG_H12 = 82
const ARM64_REG_H13 = 83
const ARM64_REG_H14 = 84
const ARM64_REG_H15 = 85
const ARM64_REG_H16 = 86
const ARM64_REG_H17 = 87
const ARM64_REG_H18 = 88
const ARM64_REG_H19 = 89
const ARM64_REG_H20 = 90
const ARM64_REG_H21 = 91
const ARM64_REG_H22 = 92
const ARM64_REG_H23 = 93
const ARM64_REG_H24 = 94
const ARM64_REG_H25 = 95
const ARM64_REG_H26 = 96
const ARM64_REG_H27 = 97
const ARM64_REG_H28 = 98
const ARM64_REG_H29 = 99
const ARM64_REG_H30 = 100
const ARM64_REG_H31 = 101
const ARM64_REG_Q0 = 102
const ARM64_REG_Q1 = 103
const ARM64_REG_Q2 = 104
const ARM64_REG_Q3 = 105
const ARM64_REG_Q4 = 106
const ARM64_REG_Q5 = 107
const ARM64_REG_Q6 = 108
const ARM64_REG_Q7 = 109
const ARM64_REG_Q8 = 110
const ARM64_REG_Q9 = 111
const ARM64_REG_Q10 = 112
const ARM64_REG_Q11 = 113
const ARM64_REG_Q12 = 114
const ARM64_REG_Q13 = 115
const ARM64_REG_Q14 = 116
const ARM64_REG_Q15 = 117
const ARM64_REG_Q16 = 118
const ARM64_REG_Q17 = 119
const ARM64_REG_Q18 = 120
const ARM64_REG_Q19 = 121
const ARM64_REG_Q20 = 122
const ARM64_REG_Q21 = 123
const ARM64_REG_Q22 = 124
const ARM64_REG_Q23 = 125
const ARM64_REG_Q24 = 126
const ARM64_REG_Q25 = 127
const ARM64_REG_Q26 = 128
const ARM64_REG_Q27 = 129
const ARM64_REG_Q28 = 130
const ARM64_REG_Q29 = 131
const ARM64_REG_Q30 = 132
const ARM64_REG_Q31 = 133
const ARM64_REG_S0 = 134
const ARM64_REG_S1 = 135
const ARM64_REG_S2 = 136
const ARM64_REG_S3 = 137
const ARM64_REG_S4 = 138
const ARM64_REG_S5 = 139
const ARM64_REG_S6 = 140
const ARM64_REG_S7 = 141
const ARM64_REG_S8 = 142
const ARM64_REG_S9 = 143
const ARM64_REG_S10 = 144
const ARM64_REG_S11 = 145
const ARM64_REG_S12 = 146
const ARM64_REG_S13 = 147
const ARM64_REG_S14 = 148
const ARM64_REG_S15 = 149
const ARM64_REG_S16 = 150
const ARM64_REG_S17 = 151
const ARM64_REG_S18 = 152
const ARM64_REG_S19 = 153
const ARM64_REG_S20 = 154
const ARM64_REG_S21 = 155
const ARM64_REG_S22 = 156
const ARM64_REG_S23 = 157
const ARM64_REG_S24 = 158
const ARM64_REG_S25 = 159
const ARM64_REG_S26 = 160
const ARM64_REG_S27 = 161
const ARM64_REG_S28 = 162
const ARM64_REG_S29 = 163
const ARM64_REG_S30 = 164
const ARM64_REG_S31 = 165
const ARM64_REG_W0 = 166
const ARM64_REG_W1 = 167
const ARM64_REG_W2 = 168
const ARM64_REG_W3 = 169
const ARM64_REG_W4 = 170
const ARM64_REG_W5 = 171
const ARM64_REG_W6 = 172
const ARM64_REG_W7 = 173
const ARM64_REG_W8 = 174
const ARM64_REG_W9 = 175
const ARM64_REG_W10 = 176
const ARM64_REG_W11 = 177
const ARM64_REG_W12 = 178
const ARM64_REG_W13 = 179
const ARM64_REG_W14 = 180
const ARM64_REG_W15 = 181
const ARM64_REG_W16 = 182
const ARM64_REG_W17 = 183
const ARM64_REG_W18 = 184
const ARM64_REG_W19 = 185
const ARM64_REG_W20 = 186
const ARM64_REG_W21 = 187
const ARM64_REG_W22 = 188
const ARM64_REG_W23 = 189
const ARM64_REG_W24 = 190
const ARM64_REG_W25 = 191
const ARM64_REG_W26 = 192
const ARM64_REG_W27 = 193
const ARM64_REG_W28 = 194
const ARM64_REG_W29 = 195
const ARM64_REG_W30 = 196
const ARM64_REG_X0 = 197
const ARM64_REG_X1 = 198
const ARM64_REG_X2 = 199
const ARM64_REG_X3 = 200
const ARM64_REG_X4 = 201
const ARM64_REG_X5 = 202
const ARM64_REG_X6 = 203
const ARM64_REG_X7 = 204
const ARM64_REG_X8 = 205
const ARM64_REG_X9 = 206
const ARM64_REG_X10 = 207
const ARM64_REG_X11 = 208
const ARM64_REG_X12 = 209
const ARM64_REG_X13 = 210
const ARM64_REG_X14 = 211
const ARM64_REG_X15 = 212
const ARM64_REG_X16 = 213
const ARM64_REG_X17 = 214
const ARM64_REG_X18 = 215
const ARM64_REG_X19 = 216
const ARM64_REG_X20 = 217
const ARM64_REG_X21 = 218
const ARM64_REG_X22 = 219
const ARM64_REG_X23 = 220
const ARM64_REG_X24 = 221
const ARM64_REG_X25 = 222
const ARM64_REG_X26 = 223
const ARM64_REG_X27 = 224
const ARM64_REG_X28 = 225
const ARM64_REG_X29 = 226
const ARM64_REG_X30 = 227
const ARM64_REG_MAX = 228

// Instructions
const ARM64_INS_INVALID = 0
const ARM64_INS_ADC = 1
const ARM64_INS_ADDHN2 = 2
const ARM64_INS_ADDHN = 3
const ARM64_INS_ADDP = 4
const ARM64_INS_ADD = 5
const ARM64_INS_CMN = 6
const ARM64_INS_ADRP = 7
const ARM64_INS_ADR = 8
const ARM64_INS_AND = 9
const ARM64_INS_ASR = 10
const ARM64_INS_AT = 11
const ARM64_INS_BFI = 12
const ARM64_INS_BFM = 13
const ARM64_INS_BFXIL = 14
const ARM64_INS_BIC = 15
const ARM64_INS_BIF = 16
const ARM64_INS_BIT = 17
const ARM64_INS_BLR = 18
const ARM64_INS_BL = 19
const ARM64_INS_BRK = 20
const ARM64_INS_BR = 21
const ARM64_INS_BSL = 22
const ARM64_INS_B = 23
const ARM64_INS_CBNZ = 24
const ARM64_INS_CBZ = 25
const ARM64_INS_CCMN = 26
const ARM64_INS_CCMP = 27
const ARM64_INS_CLREX = 28
const ARM64_INS_CLS = 29
const ARM64_INS_CLZ = 30
const ARM64_INS_CMEQ = 31
const ARM64_INS_CMGE = 32
const ARM64_INS_CMGT = 33
const ARM64_INS_CMHI = 34
const ARM64_INS_CMHS = 35
const ARM64_INS_CMLE = 36
const ARM64_INS_CMLT = 37
const ARM64_INS_CMP = 38
const ARM64_INS_CMTST = 39
const ARM64_INS_CRC32B = 40
const ARM64_INS_CRC32CB = 41
const ARM64_INS_CRC32CH = 42
const ARM64_INS_CRC32CW = 43
const ARM64_INS_CRC32CX = 44
const ARM64_INS_CRC32H = 45
const ARM64_INS_CRC32W = 46
const ARM64_INS_CRC32X = 47
const ARM64_INS_CSEL = 48
const ARM64_INS_CSINC = 49
const ARM64_INS_CSINV = 50
const ARM64_INS_CSNEG = 51
const ARM64_INS_DCPS1 = 52
const ARM64_INS_DCPS2 = 53
const ARM64_INS_DCPS3 = 54
const ARM64_INS_DC = 55
const ARM64_INS_DMB = 56
const ARM64_INS_DRPS = 57
const ARM64_INS_DSB = 58
const ARM64_INS_EON = 59
const ARM64_INS_EOR = 60
const ARM64_INS_ERET = 61
const ARM64_INS_EXTR = 62
const ARM64_INS_FABD = 63
const ARM64_INS_FABS = 64
const ARM64_INS_FACGE = 65
const ARM64_INS_FACGT = 66
const ARM64_INS_FADDP = 67
const ARM64_INS_FADD = 68
const ARM64_INS_FCCMPE = 69
const ARM64_INS_FCCMP = 70
const ARM64_INS_FCMEQ = 71
const ARM64_INS_FCMGE = 72
const ARM64_INS_FCMGT = 73
const ARM64_INS_FCMLE = 74
const ARM64_INS_FCMLT = 75
const ARM64_INS_FCMP = 76
const ARM64_INS_FCMPE = 77
const ARM64_INS_FCSEL = 78
const ARM64_INS_FCVTAS = 79
const ARM64_INS_FCVTAU = 80
const ARM64_INS_FCVTMS = 81
const ARM64_INS_FCVTMU = 82
const ARM64_INS_FCVTNS = 83
const ARM64_INS_FCVTNU = 84
const ARM64_INS_FCVTPS = 85
const ARM64_INS_FCVTPU = 86
const ARM64_INS_FCVTZS = 87
const ARM64_INS_FCVTZU = 88
const ARM64_INS_FCVT = 89
const ARM64_INS_FDIV = 90
const ARM64_INS_FMADD = 91
const ARM64_INS_FMAXNMP = 92
const ARM64_INS_FMAXNM = 93
const ARM64_INS_FMAXP = 94
const ARM64_INS_FMAX = 95
const ARM64_INS_FMINNMP = 96
const ARM64_INS_FMINNM = 97
const ARM64_INS_FMINP = 98
const ARM64_INS_FMIN = 99
const ARM64_INS_FMLA = 100
const ARM64_INS_FMLS = 101
const ARM64_INS_FMOV = 102
const ARM64_INS_FMSUB = 103
const ARM64_INS_FMULX = 104
const ARM64_INS_FMUL = 105
const ARM64_INS_FNEG = 106
const ARM64_INS_FNMADD = 107
const ARM64_INS_FNMSUB = 108
const ARM64_INS_FNMUL = 109
const ARM64_INS_FRECPS = 110
const ARM64_INS_FRINTA = 111
const ARM64_INS_FRINTI = 112
const ARM64_INS_FRINTM = 113
const ARM64_INS_FRINTN = 114
const ARM64_INS_FRINTP = 115
const ARM64_INS_FRINTX = 116
const ARM64_INS_FRINTZ = 117
const ARM64_INS_FRSQRTS = 118
const ARM64_INS_FSQRT = 119
const ARM64_INS_FSUB = 120
const ARM64_INS_HINT = 121
const ARM64_INS_HLT = 122
const ARM64_INS_HVC = 123
const ARM64_INS_IC = 124
const ARM64_INS_INS = 125
const ARM64_INS_ISB = 126
const ARM64_INS_LDARB = 127
const ARM64_INS_LDAR = 128
const ARM64_INS_LDARH = 129
const ARM64_INS_LDAXP = 130
const ARM64_INS_LDAXRB = 131
const ARM64_INS_LDAXR = 132
const ARM64_INS_LDAXRH = 133
const ARM64_INS_LDPSW = 134
const ARM64_INS_LDRSB = 135
const ARM64_INS_LDURSB = 136
const ARM64_INS_LDRSH = 137
const ARM64_INS_LDURSH = 138
const ARM64_INS_LDRSW = 139
const ARM64_INS_LDR = 140
const ARM64_INS_LDTRSB = 141
const ARM64_INS_LDTRSH = 142
const ARM64_INS_LDTRSW = 143
const ARM64_INS_LDURSW = 144
const ARM64_INS_LDXP = 145
const ARM64_INS_LDXRB = 146
const ARM64_INS_LDXR = 147
const ARM64_INS_LDXRH = 148
const ARM64_INS_LDRH = 149
const ARM64_INS_LDURH = 150
const ARM64_INS_STRH = 151
const ARM64_INS_STURH = 152
const ARM64_INS_LDTRH = 153
const ARM64_INS_STTRH = 154
const ARM64_INS_LDUR = 155
const ARM64_INS_STR = 156
const ARM64_INS_STUR = 157
const ARM64_INS_LDTR = 158
const ARM64_INS_STTR = 159
const ARM64_INS_LDRB = 160
const ARM64_INS_LDURB = 161
const ARM64_INS_STRB = 162
const ARM64_INS_STURB = 163
const ARM64_INS_LDTRB = 164
const ARM64_INS_STTRB = 165
const ARM64_INS_LDP = 166
const ARM64_INS_LDNP = 167
const ARM64_INS_STNP = 168
const ARM64_INS_STP = 169
const ARM64_INS_LSL = 170
const ARM64_INS_LSR = 171
const ARM64_INS_MADD = 172
const ARM64_INS_MLA = 173
const ARM64_INS_MLS = 174
const ARM64_INS_MOVI = 175
const ARM64_INS_MOVK = 176
const ARM64_INS_MOVN = 177
const ARM64_INS_MOVZ = 178
const ARM64_INS_MRS = 179
const ARM64_INS_MSR = 180
const ARM64_INS_MSUB = 181
const ARM64_INS_MUL = 182
const ARM64_INS_MVNI = 183
const ARM64_INS_MVN = 184
const ARM64_INS_ORN = 185
const ARM64_INS_ORR = 186
const ARM64_INS_PMULL2 = 187
const ARM64_INS_PMULL = 188
const ARM64_INS_PMUL = 189
const ARM64_INS_PRFM = 190
const ARM64_INS_PRFUM = 191
const ARM64_INS_SQRSHRUN2 = 192
const ARM64_INS_SQRSHRUN = 193
const ARM64_INS_SQSHRUN2 = 194
const ARM64_INS_SQSHRUN = 195
const ARM64_INS_RADDHN2 = 196
const ARM64_INS_RADDHN = 197
const ARM64_INS_RBIT = 198
const ARM64_INS_RET = 199
const ARM64_INS_REV16 = 200
const ARM64_INS_REV32 = 201
const ARM64_INS_REV = 202
const ARM64_INS_ROR = 203
const ARM64_INS_RSHRN2 = 204
const ARM64_INS_RSHRN = 205
const ARM64_INS_RSUBHN2 = 206
const ARM64_INS_RSUBHN = 207
const ARM64_INS_SABAL2 = 208
const ARM64_INS_SABAL = 209
const ARM64_INS_SABA = 210
const ARM64_INS_SABDL2 = 211
const ARM64_INS_SABDL = 212
const ARM64_INS_SABD = 213
const ARM64_INS_SADDL2 = 214
const ARM64_INS_SADDL = 215
const ARM64_INS_SADDW2 = 216
const ARM64_INS_SADDW = 217
const ARM64_INS_SBC = 218
const ARM64_INS_SBFIZ = 219
const ARM64_INS_SBFM = 220
const ARM64_INS_SBFX = 221
const ARM64_INS_SCVTF = 222
const ARM64_INS_SDIV = 223
const ARM64_INS_SHADD = 224
const ARM64_INS_SHL = 225
const ARM64_INS_SHRN2 = 226
const ARM64_INS_SHRN = 227
const ARM64_INS_SHSUB = 228
const ARM64_INS_SLI = 229
const ARM64_INS_SMADDL = 230
const ARM64_INS_SMAXP = 231
const ARM64_INS_SMAX = 232
const ARM64_INS_SMC = 233
const ARM64_INS_SMINP = 234
const ARM64_INS_SMIN = 235
const ARM64_INS_SMLAL2 = 236
const ARM64_INS_SMLAL = 237
const ARM64_INS_SMLSL2 = 238
const ARM64_INS_SMLSL = 239
const ARM64_INS_SMOV = 240
const ARM64_INS_SMSUBL = 241
const ARM64_INS_SMULH = 242
const ARM64_INS_SMULL2 = 243
const ARM64_INS_SMULL = 244
const ARM64_INS_SQADD = 245
const ARM64_INS_SQDMLAL2 = 246
const ARM64_INS_SQDMLAL = 247
const ARM64_INS_SQDMLSL2 = 248
const ARM64_INS_SQDMLSL = 249
const ARM64_INS_SQDMULH = 250
const ARM64_INS_SQDMULL2 = 251
const ARM64_INS_SQDMULL = 252
const ARM64_INS_SQRDMULH = 253
const ARM64_INS_SQRSHL = 254
const ARM64_INS_SQRSHRN2 = 255
const ARM64_INS_SQRSHRN = 256
const ARM64_INS_SQSHLU = 257
const ARM64_INS_SQSHL = 258
const ARM64_INS_SQSHRN2 = 259
const ARM64_INS_SQSHRN = 260
const ARM64_INS_SQSUB = 261
const ARM64_INS_SRHADD = 262
const ARM64_INS_SRI = 263
const ARM64_INS_SRSHL = 264
const ARM64_INS_SRSHR = 265
const ARM64_INS_SRSRA = 266
const ARM64_INS_SSHLL2 = 267
const ARM64_INS_SSHLL = 268
const ARM64_INS_SSHL = 269
const ARM64_INS_SSHR = 270
const ARM64_INS_SSRA = 271
const ARM64_INS_SSUBL2 = 272
const ARM64_INS_SSUBL = 273
const ARM64_INS_SSUBW2 = 274
const ARM64_INS_SSUBW = 275
const ARM64_INS_STLRB = 276
const ARM64_INS_STLR = 277
const ARM64_INS_STLRH = 278
const ARM64_INS_STLXP = 279
const ARM64_INS_STLXRB = 280
const ARM64_INS_STLXR = 281
const ARM64_INS_STLXRH = 282
const ARM64_INS_STXP = 283
const ARM64_INS_STXRB = 284
const ARM64_INS_STXR = 285
const ARM64_INS_STXRH = 286
const ARM64_INS_SUBHN2 = 287
const ARM64_INS_SUBHN = 288
const ARM64_INS_SUB = 289
const ARM64_INS_SVC = 290
const ARM64_INS_SXTB = 291
const ARM64_INS_SXTH = 292
const ARM64_INS_SXTW = 293
const ARM64_INS_SYSL = 294
const ARM64_INS_SYS = 295
const ARM64_INS_TBNZ = 296
const ARM64_INS_TBZ = 297
const ARM64_INS_TLBI = 298
const ARM64_INS_TST = 299
const ARM64_INS_UABAL2 = 300
const ARM64_INS_UABAL = 301
const ARM64_INS_UABA = 302
const ARM64_INS_UABDL2 = 303
const ARM64_INS_UABDL = 304
const ARM64_INS_UABD = 305
const ARM64_INS_UADDL2 = 306
const ARM64_INS_UADDL = 307
const ARM64_INS_UADDW2 = 308
const ARM64_INS_UADDW = 309
const ARM64_INS_UBFIZ = 310
const ARM64_INS_UBFM = 311
const ARM64_INS_UBFX = 312
const ARM64_INS_UCVTF = 313
const ARM64_INS_UDIV = 314
const ARM64_INS_UHADD = 315
const ARM64_INS_UHSUB = 316
const ARM64_INS_UMADDL = 317
const ARM64_INS_UMAXP = 318
const ARM64_INS_UMAX = 319
const ARM64_INS_UMINP = 320
const ARM64_INS_UMIN = 321
const ARM64_INS_UMLAL2 = 322
const ARM64_INS_UMLAL = 323
const ARM64_INS_UMLSL2 = 324
const ARM64_INS_UMLSL = 325
const ARM64_INS_UMOV = 326
const ARM64_INS_UMSUBL = 327
const ARM64_INS_UMULH = 328
const ARM64_INS_UMULL2 = 329
const ARM64_INS_UMULL = 330
const ARM64_INS_UQADD = 331
const ARM64_INS_UQRSHL = 332
const ARM64_INS_UQRSHRN2 = 333
const ARM64_INS_UQRSHRN = 334
const ARM64_INS_UQSHL = 335
const ARM64_INS_UQSHRN2 = 336
const ARM64_INS_UQSHRN = 337
const ARM64_INS_UQSUB = 338
const ARM64_INS_URHADD = 339
const ARM64_INS_URSHL = 340
const ARM64_INS_URSHR = 341
const ARM64_INS_URSRA = 342
const ARM64_INS_USHLL2 = 343
const ARM64_INS_USHLL = 344
const ARM64_INS_USHL = 345
const ARM64_INS_USHR = 346
const ARM64_INS_USRA = 347
const ARM64_INS_USUBL2 = 348
const ARM64_INS_USUBL = 349
const ARM64_INS_USUBW2 = 350
const ARM64_INS_USUBW = 351
const ARM64_INS_UXTB = 352
const ARM64_INS_UXTH = 353
const ARM64_INS_MAX = 354

// Groups
const ARM64_GRP_INVALID = 0
const ARM64_GRP_NEON = 1
const ARM64_GRP_MAX = 2
