// Seed: 2587213747
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    output wand id_5,
    output wire id_6,
    output supply0 id_7,
    output wand id_8,
    input tri1 id_9,
    output wire id_10,
    input supply0 id_11,
    input wand id_12,
    input uwire id_13,
    output wand id_14,
    input tri0 id_15
);
  assign id_6 = id_12;
  assign module_1.id_9 = 0;
  assign id_10 = id_12;
endmodule
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output wire id_6,
    output tri1 id_7,
    input wand id_8,
    output tri1 sample
);
  logic id_11;
  localparam integer id_12 = 1'b0 == 1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_8,
      id_8,
      id_2,
      id_7,
      id_7,
      id_2,
      id_5,
      id_2,
      id_8,
      id_5,
      id_3,
      id_7,
      id_8
  );
  wire module_1;
  wire id_13;
  generate
    assign id_11 = -1;
  endgenerate
endmodule
