
MainProjects.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093b4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e30  08009558  08009558  0000a558  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a388  0800a388  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a388  0800a388  0000b388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a390  0800a390  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a390  0800a390  0000b390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a394  0800a394  0000b394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a398  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008e8  200001d4  0800a56c  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000abc  0800a56c  0000cabc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c3e  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024e2  00000000  00000000  0001ce42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001090  00000000  00000000  0001f328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d00  00000000  00000000  000203b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e85  00000000  00000000  000210b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013f00  00000000  00000000  00038f3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000928ca  00000000  00000000  0004ce3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df707  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c54  00000000  00000000  000df74c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  000e53a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800953c 	.word	0x0800953c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800953c 	.word	0x0800953c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <A7680C_Init>:
#include "a7680c.h"
#include <string.h>
#include <stdio.h>

void A7680C_Init(A7680C_Handle *modem, UART_HandleTypeDef *huart) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
    modem->huart = huart;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	683a      	ldr	r2, [r7, #0]
 8001002:	601a      	str	r2, [r3, #0]
    memset(modem->rx_buffer, 0, A7680C_RX_BUFFER_SIZE);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	3304      	adds	r3, #4
 8001008:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f004 fec1 	bl	8005d96 <memset>
}
 8001014:	bf00      	nop
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <A7680C_SendCommand>:

bool A7680C_SendCommand(A7680C_Handle *modem, const char *cmd, const char *expected, uint32_t timeout) {
 800101c:	b590      	push	{r4, r7, lr}
 800101e:	b0a5      	sub	sp, #148	@ 0x94
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
 8001028:	603b      	str	r3, [r7, #0]
    char command_buffer[128];
    snprintf(command_buffer, sizeof(command_buffer), "%s\r\n", cmd);
 800102a:	f107 0010 	add.w	r0, r7, #16
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	4a19      	ldr	r2, [pc, #100]	@ (8001098 <A7680C_SendCommand+0x7c>)
 8001032:	2180      	movs	r1, #128	@ 0x80
 8001034:	f004 fdfe 	bl	8005c34 <sniprintf>
    HAL_UART_Transmit(modem->huart, (uint8_t*)command_buffer, strlen(command_buffer), timeout);
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	681c      	ldr	r4, [r3, #0]
 800103c:	f107 0310 	add.w	r3, r7, #16
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff f91d 	bl	8000280 <strlen>
 8001046:	4603      	mov	r3, r0
 8001048:	b29a      	uxth	r2, r3
 800104a:	f107 0110 	add.w	r1, r7, #16
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	4620      	mov	r0, r4
 8001052:	f003 fa6f 	bl	8004534 <HAL_UART_Transmit>

    memset(modem->rx_buffer, 0, A7680C_RX_BUFFER_SIZE);
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	3304      	adds	r3, #4
 800105a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800105e:	2100      	movs	r1, #0
 8001060:	4618      	mov	r0, r3
 8001062:	f004 fe98 	bl	8005d96 <memset>
    HAL_UART_Receive(modem->huart, (uint8_t*)modem->rx_buffer, A7680C_RX_BUFFER_SIZE - 1, timeout);
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	6818      	ldr	r0, [r3, #0]
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	1d19      	adds	r1, r3, #4
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8001074:	f003 fae9 	bl	800464a <HAL_UART_Receive>

    return (strstr(modem->rx_buffer, expected) != NULL);
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	3304      	adds	r3, #4
 800107c:	6879      	ldr	r1, [r7, #4]
 800107e:	4618      	mov	r0, r3
 8001080:	f004 fe91 	bl	8005da6 <strstr>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	bf14      	ite	ne
 800108a:	2301      	movne	r3, #1
 800108c:	2300      	moveq	r3, #0
 800108e:	b2db      	uxtb	r3, r3
}
 8001090:	4618      	mov	r0, r3
 8001092:	3794      	adds	r7, #148	@ 0x94
 8001094:	46bd      	mov	sp, r7
 8001096:	bd90      	pop	{r4, r7, pc}
 8001098:	08009558 	.word	0x08009558

0800109c <A7680C_CheckSIMReady>:

const char* A7680C_GetLastResponse(A7680C_Handle *modem) {
    return modem->rx_buffer;
}
bool A7680C_CheckSIMReady(A7680C_Handle *modem) {
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
    if (A7680C_SendCommand(modem, "AT+CPIN?", "+CPIN: READY", 1000)) {
 80010a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010a8:	4a07      	ldr	r2, [pc, #28]	@ (80010c8 <A7680C_CheckSIMReady+0x2c>)
 80010aa:	4908      	ldr	r1, [pc, #32]	@ (80010cc <A7680C_CheckSIMReady+0x30>)
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f7ff ffb5 	bl	800101c <A7680C_SendCommand>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <A7680C_CheckSIMReady+0x20>
        return true; // SIM is ready
 80010b8:	2301      	movs	r3, #1
 80010ba:	e000      	b.n	80010be <A7680C_CheckSIMReady+0x22>
    }
    return false; // SIM not ready or error
 80010bc:	2300      	movs	r3, #0
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	08009560 	.word	0x08009560
 80010cc:	08009570 	.word	0x08009570

080010d0 <A7680C_SendSMS>:
bool A7680C_SendSMS(A7680C_Handle *modem, const char *phoneNumber, const char *message) {
 80010d0:	b590      	push	{r4, r7, lr}
 80010d2:	b097      	sub	sp, #92	@ 0x5c
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	607a      	str	r2, [r7, #4]
    char cmd[64];
    uint8_t ctrlZ = 0x1A;
 80010dc:	231a      	movs	r3, #26
 80010de:	75fb      	strb	r3, [r7, #23]

    // 1. Set text mode
    if (!A7680C_SendCommand(modem, "AT+CMGF=1", "OK", 1000)) {
 80010e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e4:	4a3d      	ldr	r2, [pc, #244]	@ (80011dc <A7680C_SendSMS+0x10c>)
 80010e6:	493e      	ldr	r1, [pc, #248]	@ (80011e0 <A7680C_SendSMS+0x110>)
 80010e8:	68f8      	ldr	r0, [r7, #12]
 80010ea:	f7ff ff97 	bl	800101c <A7680C_SendCommand>
 80010ee:	4603      	mov	r3, r0
 80010f0:	f083 0301 	eor.w	r3, r3, #1
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <A7680C_SendSMS+0x2e>
        return false;
 80010fa:	2300      	movs	r3, #0
 80010fc:	e069      	b.n	80011d2 <A7680C_SendSMS+0x102>
    }

    // 2. Prepare phone number command
    snprintf(cmd, sizeof(cmd), "AT+CMGS=\"%s\"", phoneNumber);
 80010fe:	f107 0018 	add.w	r0, r7, #24
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	4a37      	ldr	r2, [pc, #220]	@ (80011e4 <A7680C_SendSMS+0x114>)
 8001106:	2140      	movs	r1, #64	@ 0x40
 8001108:	f004 fd94 	bl	8005c34 <sniprintf>
    HAL_UART_Transmit(modem->huart, (uint8_t*)cmd, strlen(cmd), 1000);
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	681c      	ldr	r4, [r3, #0]
 8001110:	f107 0318 	add.w	r3, r7, #24
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff f8b3 	bl	8000280 <strlen>
 800111a:	4603      	mov	r3, r0
 800111c:	b29a      	uxth	r2, r3
 800111e:	f107 0118 	add.w	r1, r7, #24
 8001122:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001126:	4620      	mov	r0, r4
 8001128:	f003 fa04 	bl	8004534 <HAL_UART_Transmit>
    HAL_UART_Transmit(modem->huart, (uint8_t*)"\r\n", 2, 1000);
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	6818      	ldr	r0, [r3, #0]
 8001130:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001134:	2202      	movs	r2, #2
 8001136:	492c      	ldr	r1, [pc, #176]	@ (80011e8 <A7680C_SendSMS+0x118>)
 8001138:	f003 f9fc 	bl	8004534 <HAL_UART_Transmit>
    HAL_Delay(500); // wait for prompt '>'
 800113c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001140:	f001 fadc 	bl	80026fc <HAL_Delay>

    // 3. Send message text
    HAL_UART_Transmit(modem->huart, (uint8_t*)message, strlen(message), 1000);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	681c      	ldr	r4, [r3, #0]
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f7ff f899 	bl	8000280 <strlen>
 800114e:	4603      	mov	r3, r0
 8001150:	b29a      	uxth	r2, r3
 8001152:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001156:	6879      	ldr	r1, [r7, #4]
 8001158:	4620      	mov	r0, r4
 800115a:	f003 f9eb 	bl	8004534 <HAL_UART_Transmit>
    HAL_Delay(100);
 800115e:	2064      	movs	r0, #100	@ 0x64
 8001160:	f001 facc 	bl	80026fc <HAL_Delay>

    // 4. End with Ctrl+Z
    HAL_UART_Transmit(modem->huart, &ctrlZ, 1, 1000);
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	6818      	ldr	r0, [r3, #0]
 8001168:	f107 0117 	add.w	r1, r7, #23
 800116c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001170:	2201      	movs	r2, #1
 8001172:	f003 f9df 	bl	8004534 <HAL_UART_Transmit>
    HAL_Delay(5000); // Wait for SMS to send
 8001176:	f241 3088 	movw	r0, #5000	@ 0x1388
 800117a:	f001 fabf 	bl	80026fc <HAL_Delay>

    // 5. Optional: read response
    memset(modem->rx_buffer, 0, A7680C_RX_BUFFER_SIZE);
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	3304      	adds	r3, #4
 8001182:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001186:	2100      	movs	r1, #0
 8001188:	4618      	mov	r0, r3
 800118a:	f004 fe04 	bl	8005d96 <memset>
    HAL_UART_Receive(modem->huart, (uint8_t*)modem->rx_buffer, A7680C_RX_BUFFER_SIZE - 1, 3000);
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	6818      	ldr	r0, [r3, #0]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	1d19      	adds	r1, r3, #4
 8001196:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800119a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800119e:	f003 fa54 	bl	800464a <HAL_UART_Receive>

    return (strstr(modem->rx_buffer, "+CMGS") != NULL || strstr(modem->rx_buffer, "OK") != NULL);
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	3304      	adds	r3, #4
 80011a6:	4911      	ldr	r1, [pc, #68]	@ (80011ec <A7680C_SendSMS+0x11c>)
 80011a8:	4618      	mov	r0, r3
 80011aa:	f004 fdfc 	bl	8005da6 <strstr>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d108      	bne.n	80011c6 <A7680C_SendSMS+0xf6>
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	3304      	adds	r3, #4
 80011b8:	4908      	ldr	r1, [pc, #32]	@ (80011dc <A7680C_SendSMS+0x10c>)
 80011ba:	4618      	mov	r0, r3
 80011bc:	f004 fdf3 	bl	8005da6 <strstr>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <A7680C_SendSMS+0xfa>
 80011c6:	2301      	movs	r3, #1
 80011c8:	e000      	b.n	80011cc <A7680C_SendSMS+0xfc>
 80011ca:	2300      	movs	r3, #0
 80011cc:	f003 0301 	and.w	r3, r3, #1
 80011d0:	b2db      	uxtb	r3, r3
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	375c      	adds	r7, #92	@ 0x5c
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd90      	pop	{r4, r7, pc}
 80011da:	bf00      	nop
 80011dc:	0800957c 	.word	0x0800957c
 80011e0:	08009580 	.word	0x08009580
 80011e4:	0800958c 	.word	0x0800958c
 80011e8:	0800959c 	.word	0x0800959c
 80011ec:	080095a0 	.word	0x080095a0

080011f0 <extract_uint16>:
//float Humidity = 0;
//uint8_t Presence = 0;

/*********************************** PMS7003 FUNCTIONS ********************************************/

uint16_t extract_uint16(uint8_t *data, uint8_t high_idx) {
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	460b      	mov	r3, r1
 80011fa:	70fb      	strb	r3, [r7, #3]
    return (data[high_idx] << 8) | data[high_idx + 1];
 80011fc:	78fb      	ldrb	r3, [r7, #3]
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	4413      	add	r3, r2
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	021b      	lsls	r3, r3, #8
 8001206:	b21a      	sxth	r2, r3
 8001208:	78fb      	ldrb	r3, [r7, #3]
 800120a:	3301      	adds	r3, #1
 800120c:	6879      	ldr	r1, [r7, #4]
 800120e:	440b      	add	r3, r1
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	b21b      	sxth	r3, r3
 8001214:	4313      	orrs	r3, r2
 8001216:	b21b      	sxth	r3, r3
 8001218:	b29b      	uxth	r3, r3
}
 800121a:	4618      	mov	r0, r3
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <verify_pms7003_checksum>:
/**
 * Calculate and verify PMS7003 checksum
 * @param data    Buffer containing PMS7003 data (32 bytes)
 * @return        1 if checksum is valid, 0 otherwise
 */
uint8_t verify_pms7003_checksum(uint8_t *data) {
 8001226:	b580      	push	{r7, lr}
 8001228:	b086      	sub	sp, #24
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
    uint16_t checksum = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	82fb      	strh	r3, [r7, #22]
    // Sum bytes 0 to 29
    for (int i = 0; i < 30; i++) {
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
 8001236:	e00a      	b.n	800124e <verify_pms7003_checksum+0x28>
        checksum += data[i];
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	4413      	add	r3, r2
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	461a      	mov	r2, r3
 8001242:	8afb      	ldrh	r3, [r7, #22]
 8001244:	4413      	add	r3, r2
 8001246:	82fb      	strh	r3, [r7, #22]
    for (int i = 0; i < 30; i++) {
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	3301      	adds	r3, #1
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	2b1d      	cmp	r3, #29
 8001252:	ddf1      	ble.n	8001238 <verify_pms7003_checksum+0x12>
    }

    // Extract checksum from bytes 30-31
    uint16_t received_checksum = extract_uint16(data, 30);
 8001254:	211e      	movs	r1, #30
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f7ff ffca 	bl	80011f0 <extract_uint16>
 800125c:	4603      	mov	r3, r0
 800125e:	81fb      	strh	r3, [r7, #14]

    return (checksum == received_checksum) ? 1 : 0;
 8001260:	8afa      	ldrh	r2, [r7, #22]
 8001262:	89fb      	ldrh	r3, [r7, #14]
 8001264:	429a      	cmp	r2, r3
 8001266:	bf0c      	ite	eq
 8001268:	2301      	moveq	r3, #1
 800126a:	2300      	movne	r3, #0
 800126c:	b2db      	uxtb	r3, r3
}
 800126e:	4618      	mov	r0, r3
 8001270:	3718      	adds	r7, #24
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
	...

08001278 <read_pms7003>:

/**
 * Read data from PMS7003 sensor and display on OLED
 * @return 1 if successful read, 0 if error
 */
uint8_t read_pms7003(void) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status;

    // Receive data from UART with timeout
    status = HAL_UART_Receive(&huart1, pms_buffer, 32, 1000);
 800127e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001282:	2220      	movs	r2, #32
 8001284:	4948      	ldr	r1, [pc, #288]	@ (80013a8 <read_pms7003+0x130>)
 8001286:	4849      	ldr	r0, [pc, #292]	@ (80013ac <read_pms7003+0x134>)
 8001288:	f003 f9df 	bl	800464a <HAL_UART_Receive>
 800128c:	4603      	mov	r3, r0
 800128e:	71fb      	strb	r3, [r7, #7]

    if (status != HAL_OK) {
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d01f      	beq.n	80012d6 <read_pms7003+0x5e>
        // Handle error based on status
        if (status == HAL_TIMEOUT) {
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	2b03      	cmp	r3, #3
 800129a:	d10d      	bne.n	80012b8 <read_pms7003+0x40>
            ssd1306_SetCursor(0, 48);
 800129c:	2130      	movs	r1, #48	@ 0x30
 800129e:	2000      	movs	r0, #0
 80012a0:	f000 ff30 	bl	8002104 <ssd1306_SetCursor>
            ssd1306_WriteString("PMS: No response", Font_7x10, White);
 80012a4:	4b42      	ldr	r3, [pc, #264]	@ (80013b0 <read_pms7003+0x138>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	9200      	str	r2, [sp, #0]
 80012aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012ac:	4841      	ldr	r0, [pc, #260]	@ (80013b4 <read_pms7003+0x13c>)
 80012ae:	f000 ff03 	bl	80020b8 <ssd1306_WriteString>
            ssd1306_UpdateScreen();
 80012b2:	f000 fdf3 	bl	8001e9c <ssd1306_UpdateScreen>
 80012b6:	e00c      	b.n	80012d2 <read_pms7003+0x5a>
        } else {
            ssd1306_SetCursor(0, 48);
 80012b8:	2130      	movs	r1, #48	@ 0x30
 80012ba:	2000      	movs	r0, #0
 80012bc:	f000 ff22 	bl	8002104 <ssd1306_SetCursor>
            ssd1306_WriteString("PMS: UART Error", Font_7x10, White);
 80012c0:	4b3b      	ldr	r3, [pc, #236]	@ (80013b0 <read_pms7003+0x138>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	9200      	str	r2, [sp, #0]
 80012c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012c8:	483b      	ldr	r0, [pc, #236]	@ (80013b8 <read_pms7003+0x140>)
 80012ca:	f000 fef5 	bl	80020b8 <ssd1306_WriteString>
            ssd1306_UpdateScreen();
 80012ce:	f000 fde5 	bl	8001e9c <ssd1306_UpdateScreen>
        }
        return 0;
 80012d2:	2300      	movs	r3, #0
 80012d4:	e064      	b.n	80013a0 <read_pms7003+0x128>
    }

    // Check for correct header (0x42, 0x4D)
    if (pms_buffer[0] != 0x42 || pms_buffer[1] != 0x4D) {
 80012d6:	4b34      	ldr	r3, [pc, #208]	@ (80013a8 <read_pms7003+0x130>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	2b42      	cmp	r3, #66	@ 0x42
 80012dc:	d103      	bne.n	80012e6 <read_pms7003+0x6e>
 80012de:	4b32      	ldr	r3, [pc, #200]	@ (80013a8 <read_pms7003+0x130>)
 80012e0:	785b      	ldrb	r3, [r3, #1]
 80012e2:	2b4d      	cmp	r3, #77	@ 0x4d
 80012e4:	d00e      	beq.n	8001304 <read_pms7003+0x8c>
        ssd1306_SetCursor(0, 48);
 80012e6:	2130      	movs	r1, #48	@ 0x30
 80012e8:	2000      	movs	r0, #0
 80012ea:	f000 ff0b 	bl	8002104 <ssd1306_SetCursor>
        ssd1306_WriteString("PMS: Invalid header", Font_7x10, White);
 80012ee:	4b30      	ldr	r3, [pc, #192]	@ (80013b0 <read_pms7003+0x138>)
 80012f0:	2201      	movs	r2, #1
 80012f2:	9200      	str	r2, [sp, #0]
 80012f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012f6:	4831      	ldr	r0, [pc, #196]	@ (80013bc <read_pms7003+0x144>)
 80012f8:	f000 fede 	bl	80020b8 <ssd1306_WriteString>
        ssd1306_UpdateScreen();
 80012fc:	f000 fdce 	bl	8001e9c <ssd1306_UpdateScreen>
        return 0;
 8001300:	2300      	movs	r3, #0
 8001302:	e04d      	b.n	80013a0 <read_pms7003+0x128>
    }

    // Verify checksum
    if (!verify_pms7003_checksum(pms_buffer)) {
 8001304:	4828      	ldr	r0, [pc, #160]	@ (80013a8 <read_pms7003+0x130>)
 8001306:	f7ff ff8e 	bl	8001226 <verify_pms7003_checksum>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d10e      	bne.n	800132e <read_pms7003+0xb6>
        ssd1306_SetCursor(0, 48);
 8001310:	2130      	movs	r1, #48	@ 0x30
 8001312:	2000      	movs	r0, #0
 8001314:	f000 fef6 	bl	8002104 <ssd1306_SetCursor>
        ssd1306_WriteString("PMS: Checksum error", Font_7x10, White);
 8001318:	4b25      	ldr	r3, [pc, #148]	@ (80013b0 <read_pms7003+0x138>)
 800131a:	2201      	movs	r2, #1
 800131c:	9200      	str	r2, [sp, #0]
 800131e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001320:	4827      	ldr	r0, [pc, #156]	@ (80013c0 <read_pms7003+0x148>)
 8001322:	f000 fec9 	bl	80020b8 <ssd1306_WriteString>
        ssd1306_UpdateScreen();
 8001326:	f000 fdb9 	bl	8001e9c <ssd1306_UpdateScreen>
        return 0;
 800132a:	2300      	movs	r3, #0
 800132c:	e038      	b.n	80013a0 <read_pms7003+0x128>
    }

    // Extract PM values (standard particle values at indices 10, 12, 14)
    uint16_t pm1_0 = extract_uint16(pms_buffer, 10);
 800132e:	210a      	movs	r1, #10
 8001330:	481d      	ldr	r0, [pc, #116]	@ (80013a8 <read_pms7003+0x130>)
 8001332:	f7ff ff5d 	bl	80011f0 <extract_uint16>
 8001336:	4603      	mov	r3, r0
 8001338:	80bb      	strh	r3, [r7, #4]
    uint16_t pm2_5 = extract_uint16(pms_buffer, 12);
 800133a:	210c      	movs	r1, #12
 800133c:	481a      	ldr	r0, [pc, #104]	@ (80013a8 <read_pms7003+0x130>)
 800133e:	f7ff ff57 	bl	80011f0 <extract_uint16>
 8001342:	4603      	mov	r3, r0
 8001344:	807b      	strh	r3, [r7, #2]
    uint16_t pm10 = extract_uint16(pms_buffer, 14);
 8001346:	210e      	movs	r1, #14
 8001348:	4817      	ldr	r0, [pc, #92]	@ (80013a8 <read_pms7003+0x130>)
 800134a:	f7ff ff51 	bl	80011f0 <extract_uint16>
 800134e:	4603      	mov	r3, r0
 8001350:	803b      	strh	r3, [r7, #0]

    // Print to OLED
    ssd1306_SetCursor(0, 48);
 8001352:	2130      	movs	r1, #48	@ 0x30
 8001354:	2000      	movs	r0, #0
 8001356:	f000 fed5 	bl	8002104 <ssd1306_SetCursor>
    snprintf(display_line, sizeof(display_line), "PM1.0   PM2.5   PM10");
 800135a:	4a1a      	ldr	r2, [pc, #104]	@ (80013c4 <read_pms7003+0x14c>)
 800135c:	2120      	movs	r1, #32
 800135e:	481a      	ldr	r0, [pc, #104]	@ (80013c8 <read_pms7003+0x150>)
 8001360:	f004 fc68 	bl	8005c34 <sniprintf>
    ssd1306_WriteString(display_line, Font_7x10, White);
 8001364:	4b12      	ldr	r3, [pc, #72]	@ (80013b0 <read_pms7003+0x138>)
 8001366:	2201      	movs	r2, #1
 8001368:	9200      	str	r2, [sp, #0]
 800136a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800136c:	4816      	ldr	r0, [pc, #88]	@ (80013c8 <read_pms7003+0x150>)
 800136e:	f000 fea3 	bl	80020b8 <ssd1306_WriteString>

    ssd1306_SetCursor(0, 58); // Next line
 8001372:	213a      	movs	r1, #58	@ 0x3a
 8001374:	2000      	movs	r0, #0
 8001376:	f000 fec5 	bl	8002104 <ssd1306_SetCursor>
    snprintf(display_line, sizeof(display_line), "%2d-%2d-%2d", pm1_0, pm2_5, pm10);
 800137a:	88b9      	ldrh	r1, [r7, #4]
 800137c:	887b      	ldrh	r3, [r7, #2]
 800137e:	883a      	ldrh	r2, [r7, #0]
 8001380:	9201      	str	r2, [sp, #4]
 8001382:	9300      	str	r3, [sp, #0]
 8001384:	460b      	mov	r3, r1
 8001386:	4a11      	ldr	r2, [pc, #68]	@ (80013cc <read_pms7003+0x154>)
 8001388:	2120      	movs	r1, #32
 800138a:	480f      	ldr	r0, [pc, #60]	@ (80013c8 <read_pms7003+0x150>)
 800138c:	f004 fc52 	bl	8005c34 <sniprintf>
    ssd1306_WriteString(display_line, Font_7x10, White);
 8001390:	4b07      	ldr	r3, [pc, #28]	@ (80013b0 <read_pms7003+0x138>)
 8001392:	2201      	movs	r2, #1
 8001394:	9200      	str	r2, [sp, #0]
 8001396:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001398:	480b      	ldr	r0, [pc, #44]	@ (80013c8 <read_pms7003+0x150>)
 800139a:	f000 fe8d 	bl	80020b8 <ssd1306_WriteString>

    return 1;
 800139e:	2301      	movs	r3, #1
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	200001f0 	.word	0x200001f0
 80013ac:	200002cc 	.word	0x200002cc
 80013b0:	08009f34 	.word	0x08009f34
 80013b4:	080095a8 	.word	0x080095a8
 80013b8:	080095bc 	.word	0x080095bc
 80013bc:	080095cc 	.word	0x080095cc
 80013c0:	080095e0 	.word	0x080095e0
 80013c4:	080095f4 	.word	0x080095f4
 80013c8:	20000210 	.word	0x20000210
 80013cc:	0800960c 	.word	0x0800960c

080013d0 <delay_us>:


/*********************************** DHT11 PRE FUNCTIONS ********************************************/

void delay_us (uint16_t us)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 80013da:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <delay_us+0x30>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2200      	movs	r2, #0
 80013e0:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 80013e2:	bf00      	nop
 80013e4:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <delay_us+0x30>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d3f9      	bcc.n	80013e4 <delay_us+0x14>
}
 80013f0:	bf00      	nop
 80013f2:	bf00      	nop
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	20000284 	.word	0x20000284

08001404 <DHT_SetPinOutput>:
void DHT_SetPinOutput(void) {
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
 8001416:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 8001418:	2340      	movs	r3, #64	@ 0x40
 800141a:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141c:	2301      	movs	r3, #1
 800141e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001420:	2300      	movs	r3, #0
 8001422:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8001424:	1d3b      	adds	r3, r7, #4
 8001426:	4619      	mov	r1, r3
 8001428:	4803      	ldr	r0, [pc, #12]	@ (8001438 <DHT_SetPinOutput+0x34>)
 800142a:	f001 fa71 	bl	8002910 <HAL_GPIO_Init>
}
 800142e:	bf00      	nop
 8001430:	3718      	adds	r7, #24
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40020400 	.word	0x40020400

0800143c <DHT_SetPinInput>:

void DHT_SetPinInput(void) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 8001450:	2340      	movs	r3, #64	@ 0x40
 8001452:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001454:	2300      	movs	r3, #0
 8001456:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	4619      	mov	r1, r3
 8001460:	4803      	ldr	r0, [pc, #12]	@ (8001470 <DHT_SetPinInput+0x34>)
 8001462:	f001 fa55 	bl	8002910 <HAL_GPIO_Init>
}
 8001466:	bf00      	nop
 8001468:	3718      	adds	r7, #24
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40020400 	.word	0x40020400

08001474 <DHT11_Start>:

/*********************************** DHT11 FUNCTIONS ********************************************/

void DHT11_Start (void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0

    DHT_SetPinOutput();
 8001478:	f7ff ffc4 	bl	8001404 <DHT_SetPinOutput>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 800147c:	2200      	movs	r2, #0
 800147e:	2140      	movs	r1, #64	@ 0x40
 8001480:	4808      	ldr	r0, [pc, #32]	@ (80014a4 <DHT11_Start+0x30>)
 8001482:	f001 fbe1 	bl	8002c48 <HAL_GPIO_WritePin>
    HAL_Delay(18);
 8001486:	2012      	movs	r0, #18
 8001488:	f001 f938 	bl	80026fc <HAL_Delay>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 800148c:	2201      	movs	r2, #1
 800148e:	2140      	movs	r1, #64	@ 0x40
 8001490:	4804      	ldr	r0, [pc, #16]	@ (80014a4 <DHT11_Start+0x30>)
 8001492:	f001 fbd9 	bl	8002c48 <HAL_GPIO_WritePin>
    delay_us(30);
 8001496:	201e      	movs	r0, #30
 8001498:	f7ff ff9a 	bl	80013d0 <delay_us>
    DHT_SetPinInput();
 800149c:	f7ff ffce 	bl	800143c <DHT_SetPinInput>
}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	40020400 	.word	0x40020400

080014a8 <DHT11_Init>:
void DHT11_Init(void) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0
    // Set the DHT11 pin as output and pull high (idle state)
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
 80014ba:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 80014bc:	2340      	movs	r3, #64	@ 0x40
 80014be:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c0:	2301      	movs	r3, #1
 80014c2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c8:	2300      	movs	r3, #0
 80014ca:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80014cc:	1d3b      	adds	r3, r7, #4
 80014ce:	4619      	mov	r1, r3
 80014d0:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <DHT11_Init+0x40>)
 80014d2:	f001 fa1d 	bl	8002910 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);  // Set pin high
 80014d6:	2201      	movs	r2, #1
 80014d8:	2140      	movs	r1, #64	@ 0x40
 80014da:	4803      	ldr	r0, [pc, #12]	@ (80014e8 <DHT11_Init+0x40>)
 80014dc:	f001 fbb4 	bl	8002c48 <HAL_GPIO_WritePin>
}
 80014e0:	bf00      	nop
 80014e2:	3718      	adds	r7, #24
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	40020400 	.word	0x40020400

080014ec <DHT_Read>:

uint8_t DHT_Read(uint8_t* temperature, uint8_t* humidity) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
    uint8_t data[5] = {0};
 80014f6:	2300      	movs	r3, #0
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	2300      	movs	r3, #0
 80014fc:	733b      	strb	r3, [r7, #12]
    uint8_t i, j;

    // Start Signal
    DHT11_Start();
 80014fe:	f7ff ffb9 	bl	8001474 <DHT11_Start>

    if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) return 1;
 8001502:	2140      	movs	r1, #64	@ 0x40
 8001504:	4838      	ldr	r0, [pc, #224]	@ (80015e8 <DHT_Read+0xfc>)
 8001506:	f001 fb87 	bl	8002c18 <HAL_GPIO_ReadPin>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <DHT_Read+0x28>
 8001510:	2301      	movs	r3, #1
 8001512:	e065      	b.n	80015e0 <DHT_Read+0xf4>
    delay_us(80);
 8001514:	2050      	movs	r0, #80	@ 0x50
 8001516:	f7ff ff5b 	bl	80013d0 <delay_us>
    if (!HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) return 2;
 800151a:	2140      	movs	r1, #64	@ 0x40
 800151c:	4832      	ldr	r0, [pc, #200]	@ (80015e8 <DHT_Read+0xfc>)
 800151e:	f001 fb7b 	bl	8002c18 <HAL_GPIO_ReadPin>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d101      	bne.n	800152c <DHT_Read+0x40>
 8001528:	2302      	movs	r3, #2
 800152a:	e059      	b.n	80015e0 <DHT_Read+0xf4>
    delay_us(80);
 800152c:	2050      	movs	r0, #80	@ 0x50
 800152e:	f7ff ff4f 	bl	80013d0 <delay_us>

    // Read 40 bits
    for (j = 0; j < 5; j++) {
 8001532:	2300      	movs	r3, #0
 8001534:	73bb      	strb	r3, [r7, #14]
 8001536:	e03a      	b.n	80015ae <DHT_Read+0xc2>
        for (i = 0; i < 8; i++) {
 8001538:	2300      	movs	r3, #0
 800153a:	73fb      	strb	r3, [r7, #15]
 800153c:	e031      	b.n	80015a2 <DHT_Read+0xb6>
            while (!HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN));
 800153e:	bf00      	nop
 8001540:	2140      	movs	r1, #64	@ 0x40
 8001542:	4829      	ldr	r0, [pc, #164]	@ (80015e8 <DHT_Read+0xfc>)
 8001544:	f001 fb68 	bl	8002c18 <HAL_GPIO_ReadPin>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d0f8      	beq.n	8001540 <DHT_Read+0x54>
            delay_us(40);
 800154e:	2028      	movs	r0, #40	@ 0x28
 8001550:	f7ff ff3e 	bl	80013d0 <delay_us>
            if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8001554:	2140      	movs	r1, #64	@ 0x40
 8001556:	4824      	ldr	r0, [pc, #144]	@ (80015e8 <DHT_Read+0xfc>)
 8001558:	f001 fb5e 	bl	8002c18 <HAL_GPIO_ReadPin>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d014      	beq.n	800158c <DHT_Read+0xa0>
                data[j] |= (1 << (7 - i));
 8001562:	7bbb      	ldrb	r3, [r7, #14]
 8001564:	3310      	adds	r3, #16
 8001566:	443b      	add	r3, r7
 8001568:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800156c:	b25a      	sxtb	r2, r3
 800156e:	7bfb      	ldrb	r3, [r7, #15]
 8001570:	f1c3 0307 	rsb	r3, r3, #7
 8001574:	2101      	movs	r1, #1
 8001576:	fa01 f303 	lsl.w	r3, r1, r3
 800157a:	b25b      	sxtb	r3, r3
 800157c:	4313      	orrs	r3, r2
 800157e:	b25a      	sxtb	r2, r3
 8001580:	7bbb      	ldrb	r3, [r7, #14]
 8001582:	b2d2      	uxtb	r2, r2
 8001584:	3310      	adds	r3, #16
 8001586:	443b      	add	r3, r7
 8001588:	f803 2c08 	strb.w	r2, [r3, #-8]
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN));
 800158c:	bf00      	nop
 800158e:	2140      	movs	r1, #64	@ 0x40
 8001590:	4815      	ldr	r0, [pc, #84]	@ (80015e8 <DHT_Read+0xfc>)
 8001592:	f001 fb41 	bl	8002c18 <HAL_GPIO_ReadPin>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d1f8      	bne.n	800158e <DHT_Read+0xa2>
        for (i = 0; i < 8; i++) {
 800159c:	7bfb      	ldrb	r3, [r7, #15]
 800159e:	3301      	adds	r3, #1
 80015a0:	73fb      	strb	r3, [r7, #15]
 80015a2:	7bfb      	ldrb	r3, [r7, #15]
 80015a4:	2b07      	cmp	r3, #7
 80015a6:	d9ca      	bls.n	800153e <DHT_Read+0x52>
    for (j = 0; j < 5; j++) {
 80015a8:	7bbb      	ldrb	r3, [r7, #14]
 80015aa:	3301      	adds	r3, #1
 80015ac:	73bb      	strb	r3, [r7, #14]
 80015ae:	7bbb      	ldrb	r3, [r7, #14]
 80015b0:	2b04      	cmp	r3, #4
 80015b2:	d9c1      	bls.n	8001538 <DHT_Read+0x4c>
        }
    }

    if (data[4] != ((data[0] + data[1] + data[2] + data[3]) & 0xFF)) return 3;
 80015b4:	7b3b      	ldrb	r3, [r7, #12]
 80015b6:	461a      	mov	r2, r3
 80015b8:	7a3b      	ldrb	r3, [r7, #8]
 80015ba:	4619      	mov	r1, r3
 80015bc:	7a7b      	ldrb	r3, [r7, #9]
 80015be:	440b      	add	r3, r1
 80015c0:	7ab9      	ldrb	r1, [r7, #10]
 80015c2:	440b      	add	r3, r1
 80015c4:	7af9      	ldrb	r1, [r7, #11]
 80015c6:	440b      	add	r3, r1
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d001      	beq.n	80015d2 <DHT_Read+0xe6>
 80015ce:	2303      	movs	r3, #3
 80015d0:	e006      	b.n	80015e0 <DHT_Read+0xf4>

    *humidity = data[0];
 80015d2:	7a3a      	ldrb	r2, [r7, #8]
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	701a      	strb	r2, [r3, #0]
    *temperature = data[2];
 80015d8:	7aba      	ldrb	r2, [r7, #10]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	701a      	strb	r2, [r3, #0]
    return 0;
 80015de:	2300      	movs	r3, #0
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40020400 	.word	0x40020400

080015ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b08c      	sub	sp, #48	@ 0x30
 80015f0:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
//	float tempf = 0, humf = 0;
	uint8_t temp = 0, hum = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80015f8:	2300      	movs	r3, #0
 80015fa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015fe:	f001 f80b 	bl	8002618 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001602:	f000 f9d7 	bl	80019b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001606:	f000 fb11 	bl	8001c2c <MX_GPIO_Init>
  MX_I2C1_Init();
 800160a:	f000 fa3d 	bl	8001a88 <MX_I2C1_Init>
  MX_TIM1_Init();
 800160e:	f000 fa69 	bl	8001ae4 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001612:	f000 fae1 	bl	8001bd8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001616:	f000 fab5 	bl	8001b84 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);  // for us Delay
 800161a:	48bf      	ldr	r0, [pc, #764]	@ (8001918 <main+0x32c>)
 800161c:	f002 fc84 	bl	8003f28 <HAL_TIM_Base_Start>


  A7680C_Init(&sim4g, &huart2);
 8001620:	49be      	ldr	r1, [pc, #760]	@ (800191c <main+0x330>)
 8001622:	48bf      	ldr	r0, [pc, #764]	@ (8001920 <main+0x334>)
 8001624:	f7ff fce6 	bl	8000ff4 <A7680C_Init>
//  PMS7003M_Init(&pms, &huart1);




  DHT11_Init();
 8001628:	f7ff ff3e 	bl	80014a8 <DHT11_Init>

  ssd1306_Init();
 800162c:	f000 fbb4 	bl	8001d98 <ssd1306_Init>
  ssd1306_SetCursor(0, 0);
 8001630:	2100      	movs	r1, #0
 8001632:	2000      	movs	r0, #0
 8001634:	f000 fd66 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("Initialize", Font_7x10, White);
 8001638:	4bba      	ldr	r3, [pc, #744]	@ (8001924 <main+0x338>)
 800163a:	2201      	movs	r2, #1
 800163c:	9200      	str	r2, [sp, #0]
 800163e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001640:	48b9      	ldr	r0, [pc, #740]	@ (8001928 <main+0x33c>)
 8001642:	f000 fd39 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8001646:	f000 fc29 	bl	8001e9c <ssd1306_UpdateScreen>
  HAL_Delay(1000);
 800164a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800164e:	f001 f855 	bl	80026fc <HAL_Delay>

  ssd1306_Fill(Black);
 8001652:	2000      	movs	r0, #0
 8001654:	f000 fc0a 	bl	8001e6c <ssd1306_Fill>
  ssd1306_SetCursor(0, 0);
 8001658:	2100      	movs	r1, #0
 800165a:	2000      	movs	r0, #0
 800165c:	f000 fd52 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("Module      Status", Font_7x10, White);
 8001660:	4bb0      	ldr	r3, [pc, #704]	@ (8001924 <main+0x338>)
 8001662:	2201      	movs	r2, #1
 8001664:	9200      	str	r2, [sp, #0]
 8001666:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001668:	48b0      	ldr	r0, [pc, #704]	@ (800192c <main+0x340>)
 800166a:	f000 fd25 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_SetCursor(0, 18);
 800166e:	2112      	movs	r1, #18
 8001670:	2000      	movs	r0, #0
 8001672:	f000 fd47 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("DHT11          .", Font_7x10, White);
 8001676:	4bab      	ldr	r3, [pc, #684]	@ (8001924 <main+0x338>)
 8001678:	2201      	movs	r2, #1
 800167a:	9200      	str	r2, [sp, #0]
 800167c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800167e:	48ac      	ldr	r0, [pc, #688]	@ (8001930 <main+0x344>)
 8001680:	f000 fd1a 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_SetCursor(0, 28);
 8001684:	211c      	movs	r1, #28
 8001686:	2000      	movs	r0, #0
 8001688:	f000 fd3c 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("A7680c         .", Font_7x10, White);
 800168c:	4ba5      	ldr	r3, [pc, #660]	@ (8001924 <main+0x338>)
 800168e:	2201      	movs	r2, #1
 8001690:	9200      	str	r2, [sp, #0]
 8001692:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001694:	48a7      	ldr	r0, [pc, #668]	@ (8001934 <main+0x348>)
 8001696:	f000 fd0f 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_SetCursor(0, 38);
 800169a:	2126      	movs	r1, #38	@ 0x26
 800169c:	2000      	movs	r0, #0
 800169e:	f000 fd31 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("SIM card       .", Font_7x10, White);
 80016a2:	4ba0      	ldr	r3, [pc, #640]	@ (8001924 <main+0x338>)
 80016a4:	2201      	movs	r2, #1
 80016a6:	9200      	str	r2, [sp, #0]
 80016a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016aa:	48a3      	ldr	r0, [pc, #652]	@ (8001938 <main+0x34c>)
 80016ac:	f000 fd04 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_SetCursor(0, 48);
 80016b0:	2130      	movs	r1, #48	@ 0x30
 80016b2:	2000      	movs	r0, #0
 80016b4:	f000 fd26 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("PMS7003        .", Font_7x10, White);
 80016b8:	4b9a      	ldr	r3, [pc, #616]	@ (8001924 <main+0x338>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	9200      	str	r2, [sp, #0]
 80016be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016c0:	489e      	ldr	r0, [pc, #632]	@ (800193c <main+0x350>)
 80016c2:	f000 fcf9 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 80016c6:	f000 fbe9 	bl	8001e9c <ssd1306_UpdateScreen>
  HAL_Delay(500);
 80016ca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80016ce:	f001 f815 	bl	80026fc <HAL_Delay>


  ssd1306_Fill(Black);
 80016d2:	2000      	movs	r0, #0
 80016d4:	f000 fbca 	bl	8001e6c <ssd1306_Fill>
  ssd1306_SetCursor(0, 0);
 80016d8:	2100      	movs	r1, #0
 80016da:	2000      	movs	r0, #0
 80016dc:	f000 fd12 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("Module      Status", Font_7x10, White);
 80016e0:	4b90      	ldr	r3, [pc, #576]	@ (8001924 <main+0x338>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	9200      	str	r2, [sp, #0]
 80016e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016e8:	4890      	ldr	r0, [pc, #576]	@ (800192c <main+0x340>)
 80016ea:	f000 fce5 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_SetCursor(0, 18);
 80016ee:	2112      	movs	r1, #18
 80016f0:	2000      	movs	r0, #0
 80016f2:	f000 fd07 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("DHT11          ..", Font_7x10, White);
 80016f6:	4b8b      	ldr	r3, [pc, #556]	@ (8001924 <main+0x338>)
 80016f8:	2201      	movs	r2, #1
 80016fa:	9200      	str	r2, [sp, #0]
 80016fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016fe:	4890      	ldr	r0, [pc, #576]	@ (8001940 <main+0x354>)
 8001700:	f000 fcda 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_SetCursor(0, 28);
 8001704:	211c      	movs	r1, #28
 8001706:	2000      	movs	r0, #0
 8001708:	f000 fcfc 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("A7680c         ..", Font_7x10, White);
 800170c:	4b85      	ldr	r3, [pc, #532]	@ (8001924 <main+0x338>)
 800170e:	2201      	movs	r2, #1
 8001710:	9200      	str	r2, [sp, #0]
 8001712:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001714:	488b      	ldr	r0, [pc, #556]	@ (8001944 <main+0x358>)
 8001716:	f000 fccf 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_SetCursor(0, 38);
 800171a:	2126      	movs	r1, #38	@ 0x26
 800171c:	2000      	movs	r0, #0
 800171e:	f000 fcf1 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("SIM card       ..", Font_7x10, White);
 8001722:	4b80      	ldr	r3, [pc, #512]	@ (8001924 <main+0x338>)
 8001724:	2201      	movs	r2, #1
 8001726:	9200      	str	r2, [sp, #0]
 8001728:	cb0e      	ldmia	r3, {r1, r2, r3}
 800172a:	4887      	ldr	r0, [pc, #540]	@ (8001948 <main+0x35c>)
 800172c:	f000 fcc4 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_SetCursor(0, 48);
 8001730:	2130      	movs	r1, #48	@ 0x30
 8001732:	2000      	movs	r0, #0
 8001734:	f000 fce6 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("PMS7003        ..", Font_7x10, White);
 8001738:	4b7a      	ldr	r3, [pc, #488]	@ (8001924 <main+0x338>)
 800173a:	2201      	movs	r2, #1
 800173c:	9200      	str	r2, [sp, #0]
 800173e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001740:	4882      	ldr	r0, [pc, #520]	@ (800194c <main+0x360>)
 8001742:	f000 fcb9 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8001746:	f000 fba9 	bl	8001e9c <ssd1306_UpdateScreen>
  HAL_Delay(500);
 800174a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800174e:	f000 ffd5 	bl	80026fc <HAL_Delay>

  ssd1306_Fill(Black);
 8001752:	2000      	movs	r0, #0
 8001754:	f000 fb8a 	bl	8001e6c <ssd1306_Fill>
  ssd1306_SetCursor(0, 0);
 8001758:	2100      	movs	r1, #0
 800175a:	2000      	movs	r0, #0
 800175c:	f000 fcd2 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("Module      Status", Font_7x10, White);
 8001760:	4b70      	ldr	r3, [pc, #448]	@ (8001924 <main+0x338>)
 8001762:	2201      	movs	r2, #1
 8001764:	9200      	str	r2, [sp, #0]
 8001766:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001768:	4870      	ldr	r0, [pc, #448]	@ (800192c <main+0x340>)
 800176a:	f000 fca5 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_SetCursor(0, 18);
 800176e:	2112      	movs	r1, #18
 8001770:	2000      	movs	r0, #0
 8001772:	f000 fcc7 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("DHT11          ...", Font_7x10, White);
 8001776:	4b6b      	ldr	r3, [pc, #428]	@ (8001924 <main+0x338>)
 8001778:	2201      	movs	r2, #1
 800177a:	9200      	str	r2, [sp, #0]
 800177c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800177e:	4874      	ldr	r0, [pc, #464]	@ (8001950 <main+0x364>)
 8001780:	f000 fc9a 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_SetCursor(0, 28);
 8001784:	211c      	movs	r1, #28
 8001786:	2000      	movs	r0, #0
 8001788:	f000 fcbc 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("A7680c         ...", Font_7x10, White);
 800178c:	4b65      	ldr	r3, [pc, #404]	@ (8001924 <main+0x338>)
 800178e:	2201      	movs	r2, #1
 8001790:	9200      	str	r2, [sp, #0]
 8001792:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001794:	486f      	ldr	r0, [pc, #444]	@ (8001954 <main+0x368>)
 8001796:	f000 fc8f 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_SetCursor(0, 38);
 800179a:	2126      	movs	r1, #38	@ 0x26
 800179c:	2000      	movs	r0, #0
 800179e:	f000 fcb1 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("SIM card       ...", Font_7x10, White);
 80017a2:	4b60      	ldr	r3, [pc, #384]	@ (8001924 <main+0x338>)
 80017a4:	2201      	movs	r2, #1
 80017a6:	9200      	str	r2, [sp, #0]
 80017a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017aa:	486b      	ldr	r0, [pc, #428]	@ (8001958 <main+0x36c>)
 80017ac:	f000 fc84 	bl	80020b8 <ssd1306_WriteString>
  ssd1306_SetCursor(0, 48);
 80017b0:	2130      	movs	r1, #48	@ 0x30
 80017b2:	2000      	movs	r0, #0
 80017b4:	f000 fca6 	bl	8002104 <ssd1306_SetCursor>
  ssd1306_WriteString("PMS7003        ...", Font_7x10, White);
 80017b8:	4b5a      	ldr	r3, [pc, #360]	@ (8001924 <main+0x338>)
 80017ba:	2201      	movs	r2, #1
 80017bc:	9200      	str	r2, [sp, #0]
 80017be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017c0:	4866      	ldr	r0, [pc, #408]	@ (800195c <main+0x370>)
 80017c2:	f000 fc79 	bl	80020b8 <ssd1306_WriteString>

  ssd1306_UpdateScreen();
 80017c6:	f000 fb69 	bl	8001e9c <ssd1306_UpdateScreen>
  HAL_Delay(500);
 80017ca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017ce:	f000 ff95 	bl	80026fc <HAL_Delay>

  if (DHT_Read(&temp, &hum) == 0){
 80017d2:	f107 0225 	add.w	r2, r7, #37	@ 0x25
 80017d6:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 80017da:	4611      	mov	r1, r2
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff fe85 	bl	80014ec <DHT_Read>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d10e      	bne.n	8001806 <main+0x21a>
	  ssd1306_SetCursor(0, 18);
 80017e8:	2112      	movs	r1, #18
 80017ea:	2000      	movs	r0, #0
 80017ec:	f000 fc8a 	bl	8002104 <ssd1306_SetCursor>
	  ssd1306_WriteString("DHT11           OK", Font_7x10, White);
 80017f0:	4b4c      	ldr	r3, [pc, #304]	@ (8001924 <main+0x338>)
 80017f2:	2201      	movs	r2, #1
 80017f4:	9200      	str	r2, [sp, #0]
 80017f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017f8:	4859      	ldr	r0, [pc, #356]	@ (8001960 <main+0x374>)
 80017fa:	f000 fc5d 	bl	80020b8 <ssd1306_WriteString>
	  HAL_Delay(500);
 80017fe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001802:	f000 ff7b 	bl	80026fc <HAL_Delay>
  }
  if (A7680C_SendCommand(&sim4g, "AT", "OK", 1000)) {
 8001806:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800180a:	4a56      	ldr	r2, [pc, #344]	@ (8001964 <main+0x378>)
 800180c:	4956      	ldr	r1, [pc, #344]	@ (8001968 <main+0x37c>)
 800180e:	4844      	ldr	r0, [pc, #272]	@ (8001920 <main+0x334>)
 8001810:	f7ff fc04 	bl	800101c <A7680C_SendCommand>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d00e      	beq.n	8001838 <main+0x24c>
	  ssd1306_SetCursor(0, 28);
 800181a:	211c      	movs	r1, #28
 800181c:	2000      	movs	r0, #0
 800181e:	f000 fc71 	bl	8002104 <ssd1306_SetCursor>
	  ssd1306_WriteString("A7680c          OK", Font_7x10, White);
 8001822:	4b40      	ldr	r3, [pc, #256]	@ (8001924 <main+0x338>)
 8001824:	2201      	movs	r2, #1
 8001826:	9200      	str	r2, [sp, #0]
 8001828:	cb0e      	ldmia	r3, {r1, r2, r3}
 800182a:	4850      	ldr	r0, [pc, #320]	@ (800196c <main+0x380>)
 800182c:	f000 fc44 	bl	80020b8 <ssd1306_WriteString>
	  HAL_Delay(500);
 8001830:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001834:	f000 ff62 	bl	80026fc <HAL_Delay>
  }
  if (A7680C_CheckSIMReady(&sim4g)) {
 8001838:	4839      	ldr	r0, [pc, #228]	@ (8001920 <main+0x334>)
 800183a:	f7ff fc2f 	bl	800109c <A7680C_CheckSIMReady>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d00e      	beq.n	8001862 <main+0x276>
      // SIM is ready, proceed
	  ssd1306_SetCursor(0, 38);
 8001844:	2126      	movs	r1, #38	@ 0x26
 8001846:	2000      	movs	r0, #0
 8001848:	f000 fc5c 	bl	8002104 <ssd1306_SetCursor>
	  ssd1306_WriteString("SIM card        OK", Font_7x10, White);
 800184c:	4b35      	ldr	r3, [pc, #212]	@ (8001924 <main+0x338>)
 800184e:	2201      	movs	r2, #1
 8001850:	9200      	str	r2, [sp, #0]
 8001852:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001854:	4846      	ldr	r0, [pc, #280]	@ (8001970 <main+0x384>)
 8001856:	f000 fc2f 	bl	80020b8 <ssd1306_WriteString>
	  HAL_Delay(500);
 800185a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800185e:	f000 ff4d 	bl	80026fc <HAL_Delay>
  }
  if (read_pms7003()) {
 8001862:	f7ff fd09 	bl	8001278 <read_pms7003>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d00e      	beq.n	800188a <main+0x29e>
	  ssd1306_SetCursor(0, 48);
 800186c:	2130      	movs	r1, #48	@ 0x30
 800186e:	2000      	movs	r0, #0
 8001870:	f000 fc48 	bl	8002104 <ssd1306_SetCursor>
	  ssd1306_WriteString("PMS7003         OK", Font_7x10, White);
 8001874:	4b2b      	ldr	r3, [pc, #172]	@ (8001924 <main+0x338>)
 8001876:	2201      	movs	r2, #1
 8001878:	9200      	str	r2, [sp, #0]
 800187a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800187c:	483d      	ldr	r0, [pc, #244]	@ (8001974 <main+0x388>)
 800187e:	f000 fc1b 	bl	80020b8 <ssd1306_WriteString>
	  HAL_Delay(500);
 8001882:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001886:	f000 ff39 	bl	80026fc <HAL_Delay>
  }
  if (A7680C_SendSMS(&sim4g, "0848177013", "Hello from STM32!")) {
 800188a:	4a3b      	ldr	r2, [pc, #236]	@ (8001978 <main+0x38c>)
 800188c:	493b      	ldr	r1, [pc, #236]	@ (800197c <main+0x390>)
 800188e:	4824      	ldr	r0, [pc, #144]	@ (8001920 <main+0x334>)
 8001890:	f7ff fc1e 	bl	80010d0 <A7680C_SendSMS>
      // success
  }
  ssd1306_UpdateScreen();
 8001894:	f000 fb02 	bl	8001e9c <ssd1306_UpdateScreen>
  HAL_Delay(500);
 8001898:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800189c:	f000 ff2e 	bl	80026fc <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


      ssd1306_Fill(Black);
 80018a0:	2000      	movs	r0, #0
 80018a2:	f000 fae3 	bl	8001e6c <ssd1306_Fill>
	  read_pms7003();
 80018a6:	f7ff fce7 	bl	8001278 <read_pms7003>
      status = DHT_Read(&temp, &hum);
 80018aa:	f107 0225 	add.w	r2, r7, #37	@ 0x25
 80018ae:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 80018b2:	4611      	mov	r1, r2
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff fe19 	bl	80014ec <DHT_Read>
 80018ba:	4603      	mov	r3, r0
 80018bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

      if (status == 0) {
 80018c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d15f      	bne.n	8001988 <main+0x39c>
          sprintf(buffer, "Temp: %d C", temp);
 80018c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018cc:	461a      	mov	r2, r3
 80018ce:	1d3b      	adds	r3, r7, #4
 80018d0:	492b      	ldr	r1, [pc, #172]	@ (8001980 <main+0x394>)
 80018d2:	4618      	mov	r0, r3
 80018d4:	f004 f9e2 	bl	8005c9c <siprintf>
          ssd1306_SetCursor(0, 18);
 80018d8:	2112      	movs	r1, #18
 80018da:	2000      	movs	r0, #0
 80018dc:	f000 fc12 	bl	8002104 <ssd1306_SetCursor>
          ssd1306_WriteString(buffer, Font_7x10, White);
 80018e0:	4b10      	ldr	r3, [pc, #64]	@ (8001924 <main+0x338>)
 80018e2:	1d38      	adds	r0, r7, #4
 80018e4:	2201      	movs	r2, #1
 80018e6:	9200      	str	r2, [sp, #0]
 80018e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018ea:	f000 fbe5 	bl	80020b8 <ssd1306_WriteString>

          sprintf(buffer, "Humi: %d %%", hum);
 80018ee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80018f2:	461a      	mov	r2, r3
 80018f4:	1d3b      	adds	r3, r7, #4
 80018f6:	4923      	ldr	r1, [pc, #140]	@ (8001984 <main+0x398>)
 80018f8:	4618      	mov	r0, r3
 80018fa:	f004 f9cf 	bl	8005c9c <siprintf>
          ssd1306_SetCursor(0, 36);
 80018fe:	2124      	movs	r1, #36	@ 0x24
 8001900:	2000      	movs	r0, #0
 8001902:	f000 fbff 	bl	8002104 <ssd1306_SetCursor>
          ssd1306_WriteString(buffer, Font_7x10, White);
 8001906:	4b07      	ldr	r3, [pc, #28]	@ (8001924 <main+0x338>)
 8001908:	1d38      	adds	r0, r7, #4
 800190a:	2201      	movs	r2, #1
 800190c:	9200      	str	r2, [sp, #0]
 800190e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001910:	f000 fbd2 	bl	80020b8 <ssd1306_WriteString>
 8001914:	e043      	b.n	800199e <main+0x3b2>
 8001916:	bf00      	nop
 8001918:	20000284 	.word	0x20000284
 800191c:	20000314 	.word	0x20000314
 8001920:	2000035c 	.word	0x2000035c
 8001924:	08009f34 	.word	0x08009f34
 8001928:	08009618 	.word	0x08009618
 800192c:	08009624 	.word	0x08009624
 8001930:	08009638 	.word	0x08009638
 8001934:	0800964c 	.word	0x0800964c
 8001938:	08009660 	.word	0x08009660
 800193c:	08009674 	.word	0x08009674
 8001940:	08009688 	.word	0x08009688
 8001944:	0800969c 	.word	0x0800969c
 8001948:	080096b0 	.word	0x080096b0
 800194c:	080096c4 	.word	0x080096c4
 8001950:	080096d8 	.word	0x080096d8
 8001954:	080096ec 	.word	0x080096ec
 8001958:	08009700 	.word	0x08009700
 800195c:	08009714 	.word	0x08009714
 8001960:	08009728 	.word	0x08009728
 8001964:	0800973c 	.word	0x0800973c
 8001968:	08009740 	.word	0x08009740
 800196c:	08009744 	.word	0x08009744
 8001970:	08009758 	.word	0x08009758
 8001974:	0800976c 	.word	0x0800976c
 8001978:	08009780 	.word	0x08009780
 800197c:	08009794 	.word	0x08009794
 8001980:	080097a0 	.word	0x080097a0
 8001984:	080097ac 	.word	0x080097ac
      }
      else {
          ssd1306_SetCursor(0, 18);
 8001988:	2112      	movs	r1, #18
 800198a:	2000      	movs	r0, #0
 800198c:	f000 fbba 	bl	8002104 <ssd1306_SetCursor>
          ssd1306_WriteString("DHT11 Error!", Font_7x10, White);
 8001990:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <main+0x3c0>)
 8001992:	2201      	movs	r2, #1
 8001994:	9200      	str	r2, [sp, #0]
 8001996:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001998:	4805      	ldr	r0, [pc, #20]	@ (80019b0 <main+0x3c4>)
 800199a:	f000 fb8d 	bl	80020b8 <ssd1306_WriteString>
      }
      ssd1306_UpdateScreen();
 800199e:	f000 fa7d 	bl	8001e9c <ssd1306_UpdateScreen>
      HAL_Delay(100);
 80019a2:	2064      	movs	r0, #100	@ 0x64
 80019a4:	f000 feaa 	bl	80026fc <HAL_Delay>
      ssd1306_Fill(Black);
 80019a8:	e77a      	b.n	80018a0 <main+0x2b4>
 80019aa:	bf00      	nop
 80019ac:	08009f34 	.word	0x08009f34
 80019b0:	080097b8 	.word	0x080097b8

080019b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b094      	sub	sp, #80	@ 0x50
 80019b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ba:	f107 0320 	add.w	r3, r7, #32
 80019be:	2230      	movs	r2, #48	@ 0x30
 80019c0:	2100      	movs	r1, #0
 80019c2:	4618      	mov	r0, r3
 80019c4:	f004 f9e7 	bl	8005d96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019c8:	f107 030c 	add.w	r3, r7, #12
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019d8:	2300      	movs	r3, #0
 80019da:	60bb      	str	r3, [r7, #8]
 80019dc:	4b28      	ldr	r3, [pc, #160]	@ (8001a80 <SystemClock_Config+0xcc>)
 80019de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e0:	4a27      	ldr	r2, [pc, #156]	@ (8001a80 <SystemClock_Config+0xcc>)
 80019e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80019e8:	4b25      	ldr	r3, [pc, #148]	@ (8001a80 <SystemClock_Config+0xcc>)
 80019ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019f0:	60bb      	str	r3, [r7, #8]
 80019f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80019f4:	2300      	movs	r3, #0
 80019f6:	607b      	str	r3, [r7, #4]
 80019f8:	4b22      	ldr	r3, [pc, #136]	@ (8001a84 <SystemClock_Config+0xd0>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001a00:	4a20      	ldr	r2, [pc, #128]	@ (8001a84 <SystemClock_Config+0xd0>)
 8001a02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a06:	6013      	str	r3, [r2, #0]
 8001a08:	4b1e      	ldr	r3, [pc, #120]	@ (8001a84 <SystemClock_Config+0xd0>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a10:	607b      	str	r3, [r7, #4]
 8001a12:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a14:	2302      	movs	r3, #2
 8001a16:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a1c:	2310      	movs	r3, #16
 8001a1e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a20:	2302      	movs	r3, #2
 8001a22:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a24:	2300      	movs	r3, #0
 8001a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a28:	2308      	movs	r3, #8
 8001a2a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001a2c:	2354      	movs	r3, #84	@ 0x54
 8001a2e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a30:	2302      	movs	r3, #2
 8001a32:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a34:	2304      	movs	r3, #4
 8001a36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a38:	f107 0320 	add.w	r3, r7, #32
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f001 fdcb 	bl	80035d8 <HAL_RCC_OscConfig>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001a48:	f000 f966 	bl	8001d18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a4c:	230f      	movs	r3, #15
 8001a4e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a50:	2302      	movs	r3, #2
 8001a52:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a5c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a62:	f107 030c 	add.w	r3, r7, #12
 8001a66:	2102      	movs	r1, #2
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f002 f82d 	bl	8003ac8 <HAL_RCC_ClockConfig>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001a74:	f000 f950 	bl	8001d18 <Error_Handler>
  }
}
 8001a78:	bf00      	nop
 8001a7a:	3750      	adds	r7, #80	@ 0x50
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	40023800 	.word	0x40023800
 8001a84:	40007000 	.word	0x40007000

08001a88 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a8c:	4b12      	ldr	r3, [pc, #72]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001a8e:	4a13      	ldr	r2, [pc, #76]	@ (8001adc <MX_I2C1_Init+0x54>)
 8001a90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001a92:	4b11      	ldr	r3, [pc, #68]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001a94:	4a12      	ldr	r2, [pc, #72]	@ (8001ae0 <MX_I2C1_Init+0x58>)
 8001a96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a98:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001aa6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001aaa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001aac:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ab2:	4b09      	ldr	r3, [pc, #36]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ab8:	4b07      	ldr	r3, [pc, #28]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001abe:	4b06      	ldr	r3, [pc, #24]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ac4:	4804      	ldr	r0, [pc, #16]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001ac6:	f001 f8d9 	bl	8002c7c <HAL_I2C_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ad0:	f000 f922 	bl	8001d18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20000230 	.word	0x20000230
 8001adc:	40005400 	.word	0x40005400
 8001ae0:	00061a80 	.word	0x00061a80

08001ae4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aea:	f107 0308 	add.w	r3, r7, #8
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	605a      	str	r2, [r3, #4]
 8001af4:	609a      	str	r2, [r3, #8]
 8001af6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001af8:	463b      	mov	r3, r7
 8001afa:	2200      	movs	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b00:	4b1e      	ldr	r3, [pc, #120]	@ (8001b7c <MX_TIM1_Init+0x98>)
 8001b02:	4a1f      	ldr	r2, [pc, #124]	@ (8001b80 <MX_TIM1_Init+0x9c>)
 8001b04:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8001b06:	4b1d      	ldr	r3, [pc, #116]	@ (8001b7c <MX_TIM1_Init+0x98>)
 8001b08:	2253      	movs	r2, #83	@ 0x53
 8001b0a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001b7c <MX_TIM1_Init+0x98>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8001b12:	4b1a      	ldr	r3, [pc, #104]	@ (8001b7c <MX_TIM1_Init+0x98>)
 8001b14:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001b18:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b1a:	4b18      	ldr	r3, [pc, #96]	@ (8001b7c <MX_TIM1_Init+0x98>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b20:	4b16      	ldr	r3, [pc, #88]	@ (8001b7c <MX_TIM1_Init+0x98>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b26:	4b15      	ldr	r3, [pc, #84]	@ (8001b7c <MX_TIM1_Init+0x98>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b2c:	4813      	ldr	r0, [pc, #76]	@ (8001b7c <MX_TIM1_Init+0x98>)
 8001b2e:	f002 f9ab 	bl	8003e88 <HAL_TIM_Base_Init>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001b38:	f000 f8ee 	bl	8001d18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b40:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b42:	f107 0308 	add.w	r3, r7, #8
 8001b46:	4619      	mov	r1, r3
 8001b48:	480c      	ldr	r0, [pc, #48]	@ (8001b7c <MX_TIM1_Init+0x98>)
 8001b4a:	f002 fa47 	bl	8003fdc <HAL_TIM_ConfigClockSource>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001b54:	f000 f8e0 	bl	8001d18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b60:	463b      	mov	r3, r7
 8001b62:	4619      	mov	r1, r3
 8001b64:	4805      	ldr	r0, [pc, #20]	@ (8001b7c <MX_TIM1_Init+0x98>)
 8001b66:	f002 fc27 	bl	80043b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001b70:	f000 f8d2 	bl	8001d18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b74:	bf00      	nop
 8001b76:	3718      	adds	r7, #24
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20000284 	.word	0x20000284
 8001b80:	40010000 	.word	0x40010000

08001b84 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b88:	4b11      	ldr	r3, [pc, #68]	@ (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001b8a:	4a12      	ldr	r2, [pc, #72]	@ (8001bd4 <MX_USART1_UART_Init+0x50>)
 8001b8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001b8e:	4b10      	ldr	r3, [pc, #64]	@ (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001b90:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001b94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b96:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ba8:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001baa:	220c      	movs	r2, #12
 8001bac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bae:	4b08      	ldr	r3, [pc, #32]	@ (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb4:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bba:	4805      	ldr	r0, [pc, #20]	@ (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001bbc:	f002 fc6a 	bl	8004494 <HAL_UART_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bc6:	f000 f8a7 	bl	8001d18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	200002cc 	.word	0x200002cc
 8001bd4:	40011000 	.word	0x40011000

08001bd8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bdc:	4b11      	ldr	r3, [pc, #68]	@ (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001bde:	4a12      	ldr	r2, [pc, #72]	@ (8001c28 <MX_USART2_UART_Init+0x50>)
 8001be0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001be2:	4b10      	ldr	r3, [pc, #64]	@ (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001be4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001be8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bea:	4b0e      	ldr	r3, [pc, #56]	@ (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bfc:	4b09      	ldr	r3, [pc, #36]	@ (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001bfe:	220c      	movs	r2, #12
 8001c00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c02:	4b08      	ldr	r3, [pc, #32]	@ (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c08:	4b06      	ldr	r3, [pc, #24]	@ (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c0e:	4805      	ldr	r0, [pc, #20]	@ (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001c10:	f002 fc40 	bl	8004494 <HAL_UART_Init>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c1a:	f000 f87d 	bl	8001d18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20000314 	.word	0x20000314
 8001c28:	40004400 	.word	0x40004400

08001c2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b08a      	sub	sp, #40	@ 0x28
 8001c30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c32:	f107 0314 	add.w	r3, r7, #20
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]
 8001c3c:	609a      	str	r2, [r3, #8]
 8001c3e:	60da      	str	r2, [r3, #12]
 8001c40:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	4b31      	ldr	r3, [pc, #196]	@ (8001d0c <MX_GPIO_Init+0xe0>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4a:	4a30      	ldr	r2, [pc, #192]	@ (8001d0c <MX_GPIO_Init+0xe0>)
 8001c4c:	f043 0304 	orr.w	r3, r3, #4
 8001c50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c52:	4b2e      	ldr	r3, [pc, #184]	@ (8001d0c <MX_GPIO_Init+0xe0>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c56:	f003 0304 	and.w	r3, r3, #4
 8001c5a:	613b      	str	r3, [r7, #16]
 8001c5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60fb      	str	r3, [r7, #12]
 8001c62:	4b2a      	ldr	r3, [pc, #168]	@ (8001d0c <MX_GPIO_Init+0xe0>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c66:	4a29      	ldr	r2, [pc, #164]	@ (8001d0c <MX_GPIO_Init+0xe0>)
 8001c68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c6e:	4b27      	ldr	r3, [pc, #156]	@ (8001d0c <MX_GPIO_Init+0xe0>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60bb      	str	r3, [r7, #8]
 8001c7e:	4b23      	ldr	r3, [pc, #140]	@ (8001d0c <MX_GPIO_Init+0xe0>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c82:	4a22      	ldr	r2, [pc, #136]	@ (8001d0c <MX_GPIO_Init+0xe0>)
 8001c84:	f043 0301 	orr.w	r3, r3, #1
 8001c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c8a:	4b20      	ldr	r3, [pc, #128]	@ (8001d0c <MX_GPIO_Init+0xe0>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	60bb      	str	r3, [r7, #8]
 8001c94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	607b      	str	r3, [r7, #4]
 8001c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d0c <MX_GPIO_Init+0xe0>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9e:	4a1b      	ldr	r2, [pc, #108]	@ (8001d0c <MX_GPIO_Init+0xe0>)
 8001ca0:	f043 0302 	orr.w	r3, r3, #2
 8001ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca6:	4b19      	ldr	r3, [pc, #100]	@ (8001d0c <MX_GPIO_Init+0xe0>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	607b      	str	r3, [r7, #4]
 8001cb0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cb8:	4815      	ldr	r0, [pc, #84]	@ (8001d10 <MX_GPIO_Init+0xe4>)
 8001cba:	f000 ffc5 	bl	8002c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	2140      	movs	r1, #64	@ 0x40
 8001cc2:	4814      	ldr	r0, [pc, #80]	@ (8001d14 <MX_GPIO_Init+0xe8>)
 8001cc4:	f000 ffc0 	bl	8002c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001cc8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ccc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cda:	f107 0314 	add.w	r3, r7, #20
 8001cde:	4619      	mov	r1, r3
 8001ce0:	480b      	ldr	r0, [pc, #44]	@ (8001d10 <MX_GPIO_Init+0xe4>)
 8001ce2:	f000 fe15 	bl	8002910 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ce6:	2340      	movs	r3, #64	@ 0x40
 8001ce8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cea:	2301      	movs	r3, #1
 8001cec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf6:	f107 0314 	add.w	r3, r7, #20
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4805      	ldr	r0, [pc, #20]	@ (8001d14 <MX_GPIO_Init+0xe8>)
 8001cfe:	f000 fe07 	bl	8002910 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001d02:	bf00      	nop
 8001d04:	3728      	adds	r7, #40	@ 0x28
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40020800 	.word	0x40020800
 8001d14:	40020400 	.word	0x40020400

08001d18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d1c:	b672      	cpsid	i
}
 8001d1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <Error_Handler+0x8>

08001d24 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
	...

08001d34 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af04      	add	r7, sp, #16
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d42:	9302      	str	r3, [sp, #8]
 8001d44:	2301      	movs	r3, #1
 8001d46:	9301      	str	r3, [sp, #4]
 8001d48:	1dfb      	adds	r3, r7, #7
 8001d4a:	9300      	str	r3, [sp, #0]
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	2200      	movs	r2, #0
 8001d50:	2178      	movs	r1, #120	@ 0x78
 8001d52:	4803      	ldr	r0, [pc, #12]	@ (8001d60 <ssd1306_WriteCommand+0x2c>)
 8001d54:	f001 f8d6 	bl	8002f04 <HAL_I2C_Mem_Write>
}
 8001d58:	bf00      	nop
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20000230 	.word	0x20000230

08001d64 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af04      	add	r7, sp, #16
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	f04f 32ff 	mov.w	r2, #4294967295
 8001d76:	9202      	str	r2, [sp, #8]
 8001d78:	9301      	str	r3, [sp, #4]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	2301      	movs	r3, #1
 8001d80:	2240      	movs	r2, #64	@ 0x40
 8001d82:	2178      	movs	r1, #120	@ 0x78
 8001d84:	4803      	ldr	r0, [pc, #12]	@ (8001d94 <ssd1306_WriteData+0x30>)
 8001d86:	f001 f8bd 	bl	8002f04 <HAL_I2C_Mem_Write>
}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	20000230 	.word	0x20000230

08001d98 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001d9c:	f7ff ffc2 	bl	8001d24 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001da0:	2064      	movs	r0, #100	@ 0x64
 8001da2:	f000 fcab 	bl	80026fc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001da6:	2000      	movs	r0, #0
 8001da8:	f000 f9d8 	bl	800215c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001dac:	2020      	movs	r0, #32
 8001dae:	f7ff ffc1 	bl	8001d34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001db2:	2000      	movs	r0, #0
 8001db4:	f7ff ffbe 	bl	8001d34 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001db8:	20b0      	movs	r0, #176	@ 0xb0
 8001dba:	f7ff ffbb 	bl	8001d34 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001dbe:	20c8      	movs	r0, #200	@ 0xc8
 8001dc0:	f7ff ffb8 	bl	8001d34 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001dc4:	2000      	movs	r0, #0
 8001dc6:	f7ff ffb5 	bl	8001d34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001dca:	2010      	movs	r0, #16
 8001dcc:	f7ff ffb2 	bl	8001d34 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001dd0:	2040      	movs	r0, #64	@ 0x40
 8001dd2:	f7ff ffaf 	bl	8001d34 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001dd6:	20ff      	movs	r0, #255	@ 0xff
 8001dd8:	f000 f9ac 	bl	8002134 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001ddc:	20a1      	movs	r0, #161	@ 0xa1
 8001dde:	f7ff ffa9 	bl	8001d34 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001de2:	20a6      	movs	r0, #166	@ 0xa6
 8001de4:	f7ff ffa6 	bl	8001d34 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001de8:	20a8      	movs	r0, #168	@ 0xa8
 8001dea:	f7ff ffa3 	bl	8001d34 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001dee:	203f      	movs	r0, #63	@ 0x3f
 8001df0:	f7ff ffa0 	bl	8001d34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001df4:	20a4      	movs	r0, #164	@ 0xa4
 8001df6:	f7ff ff9d 	bl	8001d34 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001dfa:	20d3      	movs	r0, #211	@ 0xd3
 8001dfc:	f7ff ff9a 	bl	8001d34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001e00:	2000      	movs	r0, #0
 8001e02:	f7ff ff97 	bl	8001d34 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001e06:	20d5      	movs	r0, #213	@ 0xd5
 8001e08:	f7ff ff94 	bl	8001d34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001e0c:	20f0      	movs	r0, #240	@ 0xf0
 8001e0e:	f7ff ff91 	bl	8001d34 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001e12:	20d9      	movs	r0, #217	@ 0xd9
 8001e14:	f7ff ff8e 	bl	8001d34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001e18:	2022      	movs	r0, #34	@ 0x22
 8001e1a:	f7ff ff8b 	bl	8001d34 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001e1e:	20da      	movs	r0, #218	@ 0xda
 8001e20:	f7ff ff88 	bl	8001d34 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001e24:	2012      	movs	r0, #18
 8001e26:	f7ff ff85 	bl	8001d34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001e2a:	20db      	movs	r0, #219	@ 0xdb
 8001e2c:	f7ff ff82 	bl	8001d34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001e30:	2020      	movs	r0, #32
 8001e32:	f7ff ff7f 	bl	8001d34 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001e36:	208d      	movs	r0, #141	@ 0x8d
 8001e38:	f7ff ff7c 	bl	8001d34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001e3c:	2014      	movs	r0, #20
 8001e3e:	f7ff ff79 	bl	8001d34 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001e42:	2001      	movs	r0, #1
 8001e44:	f000 f98a 	bl	800215c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001e48:	2000      	movs	r0, #0
 8001e4a:	f000 f80f 	bl	8001e6c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001e4e:	f000 f825 	bl	8001e9c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001e52:	4b05      	ldr	r3, [pc, #20]	@ (8001e68 <ssd1306_Init+0xd0>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001e58:	4b03      	ldr	r3, [pc, #12]	@ (8001e68 <ssd1306_Init+0xd0>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001e5e:	4b02      	ldr	r3, [pc, #8]	@ (8001e68 <ssd1306_Init+0xd0>)
 8001e60:	2201      	movs	r2, #1
 8001e62:	711a      	strb	r2, [r3, #4]
}
 8001e64:	bf00      	nop
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	20000960 	.word	0x20000960

08001e6c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	4603      	mov	r3, r0
 8001e74:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001e76:	79fb      	ldrb	r3, [r7, #7]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d101      	bne.n	8001e80 <ssd1306_Fill+0x14>
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	e000      	b.n	8001e82 <ssd1306_Fill+0x16>
 8001e80:	23ff      	movs	r3, #255	@ 0xff
 8001e82:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e86:	4619      	mov	r1, r3
 8001e88:	4803      	ldr	r0, [pc, #12]	@ (8001e98 <ssd1306_Fill+0x2c>)
 8001e8a:	f003 ff84 	bl	8005d96 <memset>
}
 8001e8e:	bf00      	nop
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000560 	.word	0x20000560

08001e9c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	71fb      	strb	r3, [r7, #7]
 8001ea6:	e016      	b.n	8001ed6 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001ea8:	79fb      	ldrb	r3, [r7, #7]
 8001eaa:	3b50      	subs	r3, #80	@ 0x50
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff ff40 	bl	8001d34 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001eb4:	2000      	movs	r0, #0
 8001eb6:	f7ff ff3d 	bl	8001d34 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001eba:	2010      	movs	r0, #16
 8001ebc:	f7ff ff3a 	bl	8001d34 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	01db      	lsls	r3, r3, #7
 8001ec4:	4a08      	ldr	r2, [pc, #32]	@ (8001ee8 <ssd1306_UpdateScreen+0x4c>)
 8001ec6:	4413      	add	r3, r2
 8001ec8:	2180      	movs	r1, #128	@ 0x80
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff ff4a 	bl	8001d64 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001ed0:	79fb      	ldrb	r3, [r7, #7]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	71fb      	strb	r3, [r7, #7]
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	2b07      	cmp	r3, #7
 8001eda:	d9e5      	bls.n	8001ea8 <ssd1306_UpdateScreen+0xc>
    }
}
 8001edc:	bf00      	nop
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000560 	.word	0x20000560

08001eec <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	71fb      	strb	r3, [r7, #7]
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	71bb      	strb	r3, [r7, #6]
 8001efa:	4613      	mov	r3, r2
 8001efc:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	db3d      	blt.n	8001f82 <ssd1306_DrawPixel+0x96>
 8001f06:	79bb      	ldrb	r3, [r7, #6]
 8001f08:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f0a:	d83a      	bhi.n	8001f82 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001f0c:	797b      	ldrb	r3, [r7, #5]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d11a      	bne.n	8001f48 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001f12:	79fa      	ldrb	r2, [r7, #7]
 8001f14:	79bb      	ldrb	r3, [r7, #6]
 8001f16:	08db      	lsrs	r3, r3, #3
 8001f18:	b2d8      	uxtb	r0, r3
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	01db      	lsls	r3, r3, #7
 8001f1e:	4413      	add	r3, r2
 8001f20:	4a1b      	ldr	r2, [pc, #108]	@ (8001f90 <ssd1306_DrawPixel+0xa4>)
 8001f22:	5cd3      	ldrb	r3, [r2, r3]
 8001f24:	b25a      	sxtb	r2, r3
 8001f26:	79bb      	ldrb	r3, [r7, #6]
 8001f28:	f003 0307 	and.w	r3, r3, #7
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f32:	b25b      	sxtb	r3, r3
 8001f34:	4313      	orrs	r3, r2
 8001f36:	b259      	sxtb	r1, r3
 8001f38:	79fa      	ldrb	r2, [r7, #7]
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	01db      	lsls	r3, r3, #7
 8001f3e:	4413      	add	r3, r2
 8001f40:	b2c9      	uxtb	r1, r1
 8001f42:	4a13      	ldr	r2, [pc, #76]	@ (8001f90 <ssd1306_DrawPixel+0xa4>)
 8001f44:	54d1      	strb	r1, [r2, r3]
 8001f46:	e01d      	b.n	8001f84 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001f48:	79fa      	ldrb	r2, [r7, #7]
 8001f4a:	79bb      	ldrb	r3, [r7, #6]
 8001f4c:	08db      	lsrs	r3, r3, #3
 8001f4e:	b2d8      	uxtb	r0, r3
 8001f50:	4603      	mov	r3, r0
 8001f52:	01db      	lsls	r3, r3, #7
 8001f54:	4413      	add	r3, r2
 8001f56:	4a0e      	ldr	r2, [pc, #56]	@ (8001f90 <ssd1306_DrawPixel+0xa4>)
 8001f58:	5cd3      	ldrb	r3, [r2, r3]
 8001f5a:	b25a      	sxtb	r2, r3
 8001f5c:	79bb      	ldrb	r3, [r7, #6]
 8001f5e:	f003 0307 	and.w	r3, r3, #7
 8001f62:	2101      	movs	r1, #1
 8001f64:	fa01 f303 	lsl.w	r3, r1, r3
 8001f68:	b25b      	sxtb	r3, r3
 8001f6a:	43db      	mvns	r3, r3
 8001f6c:	b25b      	sxtb	r3, r3
 8001f6e:	4013      	ands	r3, r2
 8001f70:	b259      	sxtb	r1, r3
 8001f72:	79fa      	ldrb	r2, [r7, #7]
 8001f74:	4603      	mov	r3, r0
 8001f76:	01db      	lsls	r3, r3, #7
 8001f78:	4413      	add	r3, r2
 8001f7a:	b2c9      	uxtb	r1, r1
 8001f7c:	4a04      	ldr	r2, [pc, #16]	@ (8001f90 <ssd1306_DrawPixel+0xa4>)
 8001f7e:	54d1      	strb	r1, [r2, r3]
 8001f80:	e000      	b.n	8001f84 <ssd1306_DrawPixel+0x98>
        return;
 8001f82:	bf00      	nop
    }
}
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	20000560 	.word	0x20000560

08001f94 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001f94:	b590      	push	{r4, r7, lr}
 8001f96:	b089      	sub	sp, #36	@ 0x24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	4604      	mov	r4, r0
 8001f9c:	4638      	mov	r0, r7
 8001f9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001fa2:	4623      	mov	r3, r4
 8001fa4:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001fa6:	7bfb      	ldrb	r3, [r7, #15]
 8001fa8:	2b1f      	cmp	r3, #31
 8001faa:	d902      	bls.n	8001fb2 <ssd1306_WriteChar+0x1e>
 8001fac:	7bfb      	ldrb	r3, [r7, #15]
 8001fae:	2b7e      	cmp	r3, #126	@ 0x7e
 8001fb0:	d901      	bls.n	8001fb6 <ssd1306_WriteChar+0x22>
        return 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	e079      	b.n	80020aa <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d005      	beq.n	8001fc8 <ssd1306_WriteChar+0x34>
 8001fbc:	68ba      	ldr	r2, [r7, #8]
 8001fbe:	7bfb      	ldrb	r3, [r7, #15]
 8001fc0:	3b20      	subs	r3, #32
 8001fc2:	4413      	add	r3, r2
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	e000      	b.n	8001fca <ssd1306_WriteChar+0x36>
 8001fc8:	783b      	ldrb	r3, [r7, #0]
 8001fca:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001fcc:	4b39      	ldr	r3, [pc, #228]	@ (80020b4 <ssd1306_WriteChar+0x120>)
 8001fce:	881b      	ldrh	r3, [r3, #0]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	7dfb      	ldrb	r3, [r7, #23]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	2b80      	cmp	r3, #128	@ 0x80
 8001fd8:	dc06      	bgt.n	8001fe8 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001fda:	4b36      	ldr	r3, [pc, #216]	@ (80020b4 <ssd1306_WriteChar+0x120>)
 8001fdc:	885b      	ldrh	r3, [r3, #2]
 8001fde:	461a      	mov	r2, r3
 8001fe0:	787b      	ldrb	r3, [r7, #1]
 8001fe2:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001fe4:	2b40      	cmp	r3, #64	@ 0x40
 8001fe6:	dd01      	ble.n	8001fec <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	e05e      	b.n	80020aa <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001fec:	2300      	movs	r3, #0
 8001fee:	61fb      	str	r3, [r7, #28]
 8001ff0:	e04d      	b.n	800208e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	7bfb      	ldrb	r3, [r7, #15]
 8001ff6:	3b20      	subs	r3, #32
 8001ff8:	7879      	ldrb	r1, [r7, #1]
 8001ffa:	fb01 f303 	mul.w	r3, r1, r3
 8001ffe:	4619      	mov	r1, r3
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	440b      	add	r3, r1
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	4413      	add	r3, r2
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 800200c:	2300      	movs	r3, #0
 800200e:	61bb      	str	r3, [r7, #24]
 8002010:	e036      	b.n	8002080 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d013      	beq.n	800204a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002022:	4b24      	ldr	r3, [pc, #144]	@ (80020b4 <ssd1306_WriteChar+0x120>)
 8002024:	881b      	ldrh	r3, [r3, #0]
 8002026:	b2da      	uxtb	r2, r3
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	b2db      	uxtb	r3, r3
 800202c:	4413      	add	r3, r2
 800202e:	b2d8      	uxtb	r0, r3
 8002030:	4b20      	ldr	r3, [pc, #128]	@ (80020b4 <ssd1306_WriteChar+0x120>)
 8002032:	885b      	ldrh	r3, [r3, #2]
 8002034:	b2da      	uxtb	r2, r3
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	b2db      	uxtb	r3, r3
 800203a:	4413      	add	r3, r2
 800203c:	b2db      	uxtb	r3, r3
 800203e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002042:	4619      	mov	r1, r3
 8002044:	f7ff ff52 	bl	8001eec <ssd1306_DrawPixel>
 8002048:	e017      	b.n	800207a <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800204a:	4b1a      	ldr	r3, [pc, #104]	@ (80020b4 <ssd1306_WriteChar+0x120>)
 800204c:	881b      	ldrh	r3, [r3, #0]
 800204e:	b2da      	uxtb	r2, r3
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	b2db      	uxtb	r3, r3
 8002054:	4413      	add	r3, r2
 8002056:	b2d8      	uxtb	r0, r3
 8002058:	4b16      	ldr	r3, [pc, #88]	@ (80020b4 <ssd1306_WriteChar+0x120>)
 800205a:	885b      	ldrh	r3, [r3, #2]
 800205c:	b2da      	uxtb	r2, r3
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	b2db      	uxtb	r3, r3
 8002062:	4413      	add	r3, r2
 8002064:	b2d9      	uxtb	r1, r3
 8002066:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800206a:	2b00      	cmp	r3, #0
 800206c:	bf0c      	ite	eq
 800206e:	2301      	moveq	r3, #1
 8002070:	2300      	movne	r3, #0
 8002072:	b2db      	uxtb	r3, r3
 8002074:	461a      	mov	r2, r3
 8002076:	f7ff ff39 	bl	8001eec <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800207a:	69bb      	ldr	r3, [r7, #24]
 800207c:	3301      	adds	r3, #1
 800207e:	61bb      	str	r3, [r7, #24]
 8002080:	7dfb      	ldrb	r3, [r7, #23]
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	429a      	cmp	r2, r3
 8002086:	d3c4      	bcc.n	8002012 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	3301      	adds	r3, #1
 800208c:	61fb      	str	r3, [r7, #28]
 800208e:	787b      	ldrb	r3, [r7, #1]
 8002090:	461a      	mov	r2, r3
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	4293      	cmp	r3, r2
 8002096:	d3ac      	bcc.n	8001ff2 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002098:	4b06      	ldr	r3, [pc, #24]	@ (80020b4 <ssd1306_WriteChar+0x120>)
 800209a:	881a      	ldrh	r2, [r3, #0]
 800209c:	7dfb      	ldrb	r3, [r7, #23]
 800209e:	b29b      	uxth	r3, r3
 80020a0:	4413      	add	r3, r2
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	4b03      	ldr	r3, [pc, #12]	@ (80020b4 <ssd1306_WriteChar+0x120>)
 80020a6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3724      	adds	r7, #36	@ 0x24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd90      	pop	{r4, r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20000960 	.word	0x20000960

080020b8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af02      	add	r7, sp, #8
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	4638      	mov	r0, r7
 80020c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80020c6:	e013      	b.n	80020f0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	7818      	ldrb	r0, [r3, #0]
 80020cc:	7e3b      	ldrb	r3, [r7, #24]
 80020ce:	9300      	str	r3, [sp, #0]
 80020d0:	463b      	mov	r3, r7
 80020d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020d4:	f7ff ff5e 	bl	8001f94 <ssd1306_WriteChar>
 80020d8:	4603      	mov	r3, r0
 80020da:	461a      	mov	r2, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d002      	beq.n	80020ea <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	e008      	b.n	80020fc <ssd1306_WriteString+0x44>
        }
        str++;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	3301      	adds	r3, #1
 80020ee:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1e7      	bne.n	80020c8 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	781b      	ldrb	r3, [r3, #0]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3710      	adds	r7, #16
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	460a      	mov	r2, r1
 800210e:	71fb      	strb	r3, [r7, #7]
 8002110:	4613      	mov	r3, r2
 8002112:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	b29a      	uxth	r2, r3
 8002118:	4b05      	ldr	r3, [pc, #20]	@ (8002130 <ssd1306_SetCursor+0x2c>)
 800211a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800211c:	79bb      	ldrb	r3, [r7, #6]
 800211e:	b29a      	uxth	r2, r3
 8002120:	4b03      	ldr	r3, [pc, #12]	@ (8002130 <ssd1306_SetCursor+0x2c>)
 8002122:	805a      	strh	r2, [r3, #2]
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	20000960 	.word	0x20000960

08002134 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800213e:	2381      	movs	r3, #129	@ 0x81
 8002140:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002142:	7bfb      	ldrb	r3, [r7, #15]
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff fdf5 	bl	8001d34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800214a:	79fb      	ldrb	r3, [r7, #7]
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff fdf1 	bl	8001d34 <ssd1306_WriteCommand>
}
 8002152:	bf00      	nop
 8002154:	3710      	adds	r7, #16
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
	...

0800215c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	4603      	mov	r3, r0
 8002164:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d005      	beq.n	8002178 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800216c:	23af      	movs	r3, #175	@ 0xaf
 800216e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002170:	4b08      	ldr	r3, [pc, #32]	@ (8002194 <ssd1306_SetDisplayOn+0x38>)
 8002172:	2201      	movs	r2, #1
 8002174:	715a      	strb	r2, [r3, #5]
 8002176:	e004      	b.n	8002182 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002178:	23ae      	movs	r3, #174	@ 0xae
 800217a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800217c:	4b05      	ldr	r3, [pc, #20]	@ (8002194 <ssd1306_SetDisplayOn+0x38>)
 800217e:	2200      	movs	r2, #0
 8002180:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	4618      	mov	r0, r3
 8002186:	f7ff fdd5 	bl	8001d34 <ssd1306_WriteCommand>
}
 800218a:	bf00      	nop
 800218c:	3710      	adds	r7, #16
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20000960 	.word	0x20000960

08002198 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	607b      	str	r3, [r7, #4]
 80021a2:	4b10      	ldr	r3, [pc, #64]	@ (80021e4 <HAL_MspInit+0x4c>)
 80021a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a6:	4a0f      	ldr	r2, [pc, #60]	@ (80021e4 <HAL_MspInit+0x4c>)
 80021a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80021ae:	4b0d      	ldr	r3, [pc, #52]	@ (80021e4 <HAL_MspInit+0x4c>)
 80021b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021b6:	607b      	str	r3, [r7, #4]
 80021b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	603b      	str	r3, [r7, #0]
 80021be:	4b09      	ldr	r3, [pc, #36]	@ (80021e4 <HAL_MspInit+0x4c>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	4a08      	ldr	r2, [pc, #32]	@ (80021e4 <HAL_MspInit+0x4c>)
 80021c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ca:	4b06      	ldr	r3, [pc, #24]	@ (80021e4 <HAL_MspInit+0x4c>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021d2:	603b      	str	r3, [r7, #0]
 80021d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021d6:	bf00      	nop
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	40023800 	.word	0x40023800

080021e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b08a      	sub	sp, #40	@ 0x28
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f0:	f107 0314 	add.w	r3, r7, #20
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	605a      	str	r2, [r3, #4]
 80021fa:	609a      	str	r2, [r3, #8]
 80021fc:	60da      	str	r2, [r3, #12]
 80021fe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a19      	ldr	r2, [pc, #100]	@ (800226c <HAL_I2C_MspInit+0x84>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d12c      	bne.n	8002264 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	613b      	str	r3, [r7, #16]
 800220e:	4b18      	ldr	r3, [pc, #96]	@ (8002270 <HAL_I2C_MspInit+0x88>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002212:	4a17      	ldr	r2, [pc, #92]	@ (8002270 <HAL_I2C_MspInit+0x88>)
 8002214:	f043 0302 	orr.w	r3, r3, #2
 8002218:	6313      	str	r3, [r2, #48]	@ 0x30
 800221a:	4b15      	ldr	r3, [pc, #84]	@ (8002270 <HAL_I2C_MspInit+0x88>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	613b      	str	r3, [r7, #16]
 8002224:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002226:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800222a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800222c:	2312      	movs	r3, #18
 800222e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002230:	2300      	movs	r3, #0
 8002232:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002234:	2303      	movs	r3, #3
 8002236:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002238:	2304      	movs	r3, #4
 800223a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800223c:	f107 0314 	add.w	r3, r7, #20
 8002240:	4619      	mov	r1, r3
 8002242:	480c      	ldr	r0, [pc, #48]	@ (8002274 <HAL_I2C_MspInit+0x8c>)
 8002244:	f000 fb64 	bl	8002910 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002248:	2300      	movs	r3, #0
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	4b08      	ldr	r3, [pc, #32]	@ (8002270 <HAL_I2C_MspInit+0x88>)
 800224e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002250:	4a07      	ldr	r2, [pc, #28]	@ (8002270 <HAL_I2C_MspInit+0x88>)
 8002252:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002256:	6413      	str	r3, [r2, #64]	@ 0x40
 8002258:	4b05      	ldr	r3, [pc, #20]	@ (8002270 <HAL_I2C_MspInit+0x88>)
 800225a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002260:	60fb      	str	r3, [r7, #12]
 8002262:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002264:	bf00      	nop
 8002266:	3728      	adds	r7, #40	@ 0x28
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40005400 	.word	0x40005400
 8002270:	40023800 	.word	0x40023800
 8002274:	40020400 	.word	0x40020400

08002278 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a0b      	ldr	r2, [pc, #44]	@ (80022b4 <HAL_TIM_Base_MspInit+0x3c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d10d      	bne.n	80022a6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	4b0a      	ldr	r3, [pc, #40]	@ (80022b8 <HAL_TIM_Base_MspInit+0x40>)
 8002290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002292:	4a09      	ldr	r2, [pc, #36]	@ (80022b8 <HAL_TIM_Base_MspInit+0x40>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	6453      	str	r3, [r2, #68]	@ 0x44
 800229a:	4b07      	ldr	r3, [pc, #28]	@ (80022b8 <HAL_TIM_Base_MspInit+0x40>)
 800229c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80022a6:	bf00      	nop
 80022a8:	3714      	adds	r7, #20
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	40010000 	.word	0x40010000
 80022b8:	40023800 	.word	0x40023800

080022bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b08c      	sub	sp, #48	@ 0x30
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c4:	f107 031c 	add.w	r3, r7, #28
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	609a      	str	r2, [r3, #8]
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a32      	ldr	r2, [pc, #200]	@ (80023a4 <HAL_UART_MspInit+0xe8>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d12d      	bne.n	800233a <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	61bb      	str	r3, [r7, #24]
 80022e2:	4b31      	ldr	r3, [pc, #196]	@ (80023a8 <HAL_UART_MspInit+0xec>)
 80022e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e6:	4a30      	ldr	r2, [pc, #192]	@ (80023a8 <HAL_UART_MspInit+0xec>)
 80022e8:	f043 0310 	orr.w	r3, r3, #16
 80022ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ee:	4b2e      	ldr	r3, [pc, #184]	@ (80023a8 <HAL_UART_MspInit+0xec>)
 80022f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f2:	f003 0310 	and.w	r3, r3, #16
 80022f6:	61bb      	str	r3, [r7, #24]
 80022f8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022fa:	2300      	movs	r3, #0
 80022fc:	617b      	str	r3, [r7, #20]
 80022fe:	4b2a      	ldr	r3, [pc, #168]	@ (80023a8 <HAL_UART_MspInit+0xec>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	4a29      	ldr	r2, [pc, #164]	@ (80023a8 <HAL_UART_MspInit+0xec>)
 8002304:	f043 0301 	orr.w	r3, r3, #1
 8002308:	6313      	str	r3, [r2, #48]	@ 0x30
 800230a:	4b27      	ldr	r3, [pc, #156]	@ (80023a8 <HAL_UART_MspInit+0xec>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	617b      	str	r3, [r7, #20]
 8002314:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002316:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800231a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231c:	2302      	movs	r3, #2
 800231e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002320:	2300      	movs	r3, #0
 8002322:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002324:	2303      	movs	r3, #3
 8002326:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002328:	2307      	movs	r3, #7
 800232a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800232c:	f107 031c 	add.w	r3, r7, #28
 8002330:	4619      	mov	r1, r3
 8002332:	481e      	ldr	r0, [pc, #120]	@ (80023ac <HAL_UART_MspInit+0xf0>)
 8002334:	f000 faec 	bl	8002910 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002338:	e030      	b.n	800239c <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a1c      	ldr	r2, [pc, #112]	@ (80023b0 <HAL_UART_MspInit+0xf4>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d12b      	bne.n	800239c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002344:	2300      	movs	r3, #0
 8002346:	613b      	str	r3, [r7, #16]
 8002348:	4b17      	ldr	r3, [pc, #92]	@ (80023a8 <HAL_UART_MspInit+0xec>)
 800234a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234c:	4a16      	ldr	r2, [pc, #88]	@ (80023a8 <HAL_UART_MspInit+0xec>)
 800234e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002352:	6413      	str	r3, [r2, #64]	@ 0x40
 8002354:	4b14      	ldr	r3, [pc, #80]	@ (80023a8 <HAL_UART_MspInit+0xec>)
 8002356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002358:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800235c:	613b      	str	r3, [r7, #16]
 800235e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002360:	2300      	movs	r3, #0
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	4b10      	ldr	r3, [pc, #64]	@ (80023a8 <HAL_UART_MspInit+0xec>)
 8002366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002368:	4a0f      	ldr	r2, [pc, #60]	@ (80023a8 <HAL_UART_MspInit+0xec>)
 800236a:	f043 0301 	orr.w	r3, r3, #1
 800236e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002370:	4b0d      	ldr	r3, [pc, #52]	@ (80023a8 <HAL_UART_MspInit+0xec>)
 8002372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002374:	f003 0301 	and.w	r3, r3, #1
 8002378:	60fb      	str	r3, [r7, #12]
 800237a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800237c:	230c      	movs	r3, #12
 800237e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002380:	2302      	movs	r3, #2
 8002382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002384:	2300      	movs	r3, #0
 8002386:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002388:	2303      	movs	r3, #3
 800238a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800238c:	2307      	movs	r3, #7
 800238e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002390:	f107 031c 	add.w	r3, r7, #28
 8002394:	4619      	mov	r1, r3
 8002396:	4805      	ldr	r0, [pc, #20]	@ (80023ac <HAL_UART_MspInit+0xf0>)
 8002398:	f000 faba 	bl	8002910 <HAL_GPIO_Init>
}
 800239c:	bf00      	nop
 800239e:	3730      	adds	r7, #48	@ 0x30
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40011000 	.word	0x40011000
 80023a8:	40023800 	.word	0x40023800
 80023ac:	40020000 	.word	0x40020000
 80023b0:	40004400 	.word	0x40004400

080023b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023b8:	bf00      	nop
 80023ba:	e7fd      	b.n	80023b8 <NMI_Handler+0x4>

080023bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023c0:	bf00      	nop
 80023c2:	e7fd      	b.n	80023c0 <HardFault_Handler+0x4>

080023c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023c8:	bf00      	nop
 80023ca:	e7fd      	b.n	80023c8 <MemManage_Handler+0x4>

080023cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023d0:	bf00      	nop
 80023d2:	e7fd      	b.n	80023d0 <BusFault_Handler+0x4>

080023d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023d8:	bf00      	nop
 80023da:	e7fd      	b.n	80023d8 <UsageFault_Handler+0x4>

080023dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ea:	b480      	push	{r7}
 80023ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023fc:	bf00      	nop
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr

08002406 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800240a:	f000 f957 	bl	80026bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}

08002412 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002412:	b480      	push	{r7}
 8002414:	af00      	add	r7, sp, #0
  return 1;
 8002416:	2301      	movs	r3, #1
}
 8002418:	4618      	mov	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr

08002422 <_kill>:

int _kill(int pid, int sig)
{
 8002422:	b580      	push	{r7, lr}
 8002424:	b082      	sub	sp, #8
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
 800242a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800242c:	f003 fd1c 	bl	8005e68 <__errno>
 8002430:	4603      	mov	r3, r0
 8002432:	2216      	movs	r2, #22
 8002434:	601a      	str	r2, [r3, #0]
  return -1;
 8002436:	f04f 33ff 	mov.w	r3, #4294967295
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <_exit>:

void _exit (int status)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b082      	sub	sp, #8
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800244a:	f04f 31ff 	mov.w	r1, #4294967295
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7ff ffe7 	bl	8002422 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002454:	bf00      	nop
 8002456:	e7fd      	b.n	8002454 <_exit+0x12>

08002458 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b086      	sub	sp, #24
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002464:	2300      	movs	r3, #0
 8002466:	617b      	str	r3, [r7, #20]
 8002468:	e00a      	b.n	8002480 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800246a:	f3af 8000 	nop.w
 800246e:	4601      	mov	r1, r0
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	1c5a      	adds	r2, r3, #1
 8002474:	60ba      	str	r2, [r7, #8]
 8002476:	b2ca      	uxtb	r2, r1
 8002478:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	3301      	adds	r3, #1
 800247e:	617b      	str	r3, [r7, #20]
 8002480:	697a      	ldr	r2, [r7, #20]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	429a      	cmp	r2, r3
 8002486:	dbf0      	blt.n	800246a <_read+0x12>
  }

  return len;
 8002488:	687b      	ldr	r3, [r7, #4]
}
 800248a:	4618      	mov	r0, r3
 800248c:	3718      	adds	r7, #24
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b086      	sub	sp, #24
 8002496:	af00      	add	r7, sp, #0
 8002498:	60f8      	str	r0, [r7, #12]
 800249a:	60b9      	str	r1, [r7, #8]
 800249c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800249e:	2300      	movs	r3, #0
 80024a0:	617b      	str	r3, [r7, #20]
 80024a2:	e009      	b.n	80024b8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	1c5a      	adds	r2, r3, #1
 80024a8:	60ba      	str	r2, [r7, #8]
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	3301      	adds	r3, #1
 80024b6:	617b      	str	r3, [r7, #20]
 80024b8:	697a      	ldr	r2, [r7, #20]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	429a      	cmp	r2, r3
 80024be:	dbf1      	blt.n	80024a4 <_write+0x12>
  }
  return len;
 80024c0:	687b      	ldr	r3, [r7, #4]
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3718      	adds	r7, #24
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}

080024ca <_close>:

int _close(int file)
{
 80024ca:	b480      	push	{r7}
 80024cc:	b083      	sub	sp, #12
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr

080024e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024e2:	b480      	push	{r7}
 80024e4:	b083      	sub	sp, #12
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
 80024ea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024f2:	605a      	str	r2, [r3, #4]
  return 0;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr

08002502 <_isatty>:

int _isatty(int file)
{
 8002502:	b480      	push	{r7}
 8002504:	b083      	sub	sp, #12
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800250a:	2301      	movs	r3, #1
}
 800250c:	4618      	mov	r0, r3
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002518:	b480      	push	{r7}
 800251a:	b085      	sub	sp, #20
 800251c:	af00      	add	r7, sp, #0
 800251e:	60f8      	str	r0, [r7, #12]
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3714      	adds	r7, #20
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
	...

08002534 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b086      	sub	sp, #24
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800253c:	4a14      	ldr	r2, [pc, #80]	@ (8002590 <_sbrk+0x5c>)
 800253e:	4b15      	ldr	r3, [pc, #84]	@ (8002594 <_sbrk+0x60>)
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002548:	4b13      	ldr	r3, [pc, #76]	@ (8002598 <_sbrk+0x64>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d102      	bne.n	8002556 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002550:	4b11      	ldr	r3, [pc, #68]	@ (8002598 <_sbrk+0x64>)
 8002552:	4a12      	ldr	r2, [pc, #72]	@ (800259c <_sbrk+0x68>)
 8002554:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002556:	4b10      	ldr	r3, [pc, #64]	@ (8002598 <_sbrk+0x64>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4413      	add	r3, r2
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	429a      	cmp	r2, r3
 8002562:	d207      	bcs.n	8002574 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002564:	f003 fc80 	bl	8005e68 <__errno>
 8002568:	4603      	mov	r3, r0
 800256a:	220c      	movs	r2, #12
 800256c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800256e:	f04f 33ff 	mov.w	r3, #4294967295
 8002572:	e009      	b.n	8002588 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002574:	4b08      	ldr	r3, [pc, #32]	@ (8002598 <_sbrk+0x64>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800257a:	4b07      	ldr	r3, [pc, #28]	@ (8002598 <_sbrk+0x64>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4413      	add	r3, r2
 8002582:	4a05      	ldr	r2, [pc, #20]	@ (8002598 <_sbrk+0x64>)
 8002584:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002586:	68fb      	ldr	r3, [r7, #12]
}
 8002588:	4618      	mov	r0, r3
 800258a:	3718      	adds	r7, #24
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	20010000 	.word	0x20010000
 8002594:	00000400 	.word	0x00000400
 8002598:	20000968 	.word	0x20000968
 800259c:	20000ac0 	.word	0x20000ac0

080025a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025a4:	4b06      	ldr	r3, [pc, #24]	@ (80025c0 <SystemInit+0x20>)
 80025a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025aa:	4a05      	ldr	r2, [pc, #20]	@ (80025c0 <SystemInit+0x20>)
 80025ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025b4:	bf00      	nop
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	e000ed00 	.word	0xe000ed00

080025c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80025c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025fc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80025c8:	f7ff ffea 	bl	80025a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025cc:	480c      	ldr	r0, [pc, #48]	@ (8002600 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025ce:	490d      	ldr	r1, [pc, #52]	@ (8002604 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002608 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025d4:	e002      	b.n	80025dc <LoopCopyDataInit>

080025d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025da:	3304      	adds	r3, #4

080025dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e0:	d3f9      	bcc.n	80025d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025e2:	4a0a      	ldr	r2, [pc, #40]	@ (800260c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002610 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025e8:	e001      	b.n	80025ee <LoopFillZerobss>

080025ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025ec:	3204      	adds	r2, #4

080025ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025f0:	d3fb      	bcc.n	80025ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025f2:	f003 fc3f 	bl	8005e74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025f6:	f7fe fff9 	bl	80015ec <main>
  bx  lr    
 80025fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80025fc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002604:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002608:	0800a398 	.word	0x0800a398
  ldr r2, =_sbss
 800260c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002610:	20000abc 	.word	0x20000abc

08002614 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002614:	e7fe      	b.n	8002614 <ADC_IRQHandler>
	...

08002618 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800261c:	4b0e      	ldr	r3, [pc, #56]	@ (8002658 <HAL_Init+0x40>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a0d      	ldr	r2, [pc, #52]	@ (8002658 <HAL_Init+0x40>)
 8002622:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002626:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002628:	4b0b      	ldr	r3, [pc, #44]	@ (8002658 <HAL_Init+0x40>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a0a      	ldr	r2, [pc, #40]	@ (8002658 <HAL_Init+0x40>)
 800262e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002632:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002634:	4b08      	ldr	r3, [pc, #32]	@ (8002658 <HAL_Init+0x40>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a07      	ldr	r2, [pc, #28]	@ (8002658 <HAL_Init+0x40>)
 800263a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800263e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002640:	2003      	movs	r0, #3
 8002642:	f000 f931 	bl	80028a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002646:	200f      	movs	r0, #15
 8002648:	f000 f808 	bl	800265c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800264c:	f7ff fda4 	bl	8002198 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	40023c00 	.word	0x40023c00

0800265c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002664:	4b12      	ldr	r3, [pc, #72]	@ (80026b0 <HAL_InitTick+0x54>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	4b12      	ldr	r3, [pc, #72]	@ (80026b4 <HAL_InitTick+0x58>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	4619      	mov	r1, r3
 800266e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002672:	fbb3 f3f1 	udiv	r3, r3, r1
 8002676:	fbb2 f3f3 	udiv	r3, r2, r3
 800267a:	4618      	mov	r0, r3
 800267c:	f000 f93b 	bl	80028f6 <HAL_SYSTICK_Config>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e00e      	b.n	80026a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2b0f      	cmp	r3, #15
 800268e:	d80a      	bhi.n	80026a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002690:	2200      	movs	r2, #0
 8002692:	6879      	ldr	r1, [r7, #4]
 8002694:	f04f 30ff 	mov.w	r0, #4294967295
 8002698:	f000 f911 	bl	80028be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800269c:	4a06      	ldr	r2, [pc, #24]	@ (80026b8 <HAL_InitTick+0x5c>)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026a2:	2300      	movs	r3, #0
 80026a4:	e000      	b.n	80026a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3708      	adds	r7, #8
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	20000000 	.word	0x20000000
 80026b4:	20000008 	.word	0x20000008
 80026b8:	20000004 	.word	0x20000004

080026bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026c0:	4b06      	ldr	r3, [pc, #24]	@ (80026dc <HAL_IncTick+0x20>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	461a      	mov	r2, r3
 80026c6:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <HAL_IncTick+0x24>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4413      	add	r3, r2
 80026cc:	4a04      	ldr	r2, [pc, #16]	@ (80026e0 <HAL_IncTick+0x24>)
 80026ce:	6013      	str	r3, [r2, #0]
}
 80026d0:	bf00      	nop
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	20000008 	.word	0x20000008
 80026e0:	2000096c 	.word	0x2000096c

080026e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  return uwTick;
 80026e8:	4b03      	ldr	r3, [pc, #12]	@ (80026f8 <HAL_GetTick+0x14>)
 80026ea:	681b      	ldr	r3, [r3, #0]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	2000096c 	.word	0x2000096c

080026fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002704:	f7ff ffee 	bl	80026e4 <HAL_GetTick>
 8002708:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002714:	d005      	beq.n	8002722 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002716:	4b0a      	ldr	r3, [pc, #40]	@ (8002740 <HAL_Delay+0x44>)
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	461a      	mov	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	4413      	add	r3, r2
 8002720:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002722:	bf00      	nop
 8002724:	f7ff ffde 	bl	80026e4 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	429a      	cmp	r2, r3
 8002732:	d8f7      	bhi.n	8002724 <HAL_Delay+0x28>
  {
  }
}
 8002734:	bf00      	nop
 8002736:	bf00      	nop
 8002738:	3710      	adds	r7, #16
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	20000008 	.word	0x20000008

08002744 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002744:	b480      	push	{r7}
 8002746:	b085      	sub	sp, #20
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f003 0307 	and.w	r3, r3, #7
 8002752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002754:	4b0c      	ldr	r3, [pc, #48]	@ (8002788 <__NVIC_SetPriorityGrouping+0x44>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800275a:	68ba      	ldr	r2, [r7, #8]
 800275c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002760:	4013      	ands	r3, r2
 8002762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800276c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002770:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002774:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002776:	4a04      	ldr	r2, [pc, #16]	@ (8002788 <__NVIC_SetPriorityGrouping+0x44>)
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	60d3      	str	r3, [r2, #12]
}
 800277c:	bf00      	nop
 800277e:	3714      	adds	r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr
 8002788:	e000ed00 	.word	0xe000ed00

0800278c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002790:	4b04      	ldr	r3, [pc, #16]	@ (80027a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	0a1b      	lsrs	r3, r3, #8
 8002796:	f003 0307 	and.w	r3, r3, #7
}
 800279a:	4618      	mov	r0, r3
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr
 80027a4:	e000ed00 	.word	0xe000ed00

080027a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	4603      	mov	r3, r0
 80027b0:	6039      	str	r1, [r7, #0]
 80027b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	db0a      	blt.n	80027d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	b2da      	uxtb	r2, r3
 80027c0:	490c      	ldr	r1, [pc, #48]	@ (80027f4 <__NVIC_SetPriority+0x4c>)
 80027c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c6:	0112      	lsls	r2, r2, #4
 80027c8:	b2d2      	uxtb	r2, r2
 80027ca:	440b      	add	r3, r1
 80027cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027d0:	e00a      	b.n	80027e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	4908      	ldr	r1, [pc, #32]	@ (80027f8 <__NVIC_SetPriority+0x50>)
 80027d8:	79fb      	ldrb	r3, [r7, #7]
 80027da:	f003 030f 	and.w	r3, r3, #15
 80027de:	3b04      	subs	r3, #4
 80027e0:	0112      	lsls	r2, r2, #4
 80027e2:	b2d2      	uxtb	r2, r2
 80027e4:	440b      	add	r3, r1
 80027e6:	761a      	strb	r2, [r3, #24]
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	e000e100 	.word	0xe000e100
 80027f8:	e000ed00 	.word	0xe000ed00

080027fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b089      	sub	sp, #36	@ 0x24
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f003 0307 	and.w	r3, r3, #7
 800280e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	f1c3 0307 	rsb	r3, r3, #7
 8002816:	2b04      	cmp	r3, #4
 8002818:	bf28      	it	cs
 800281a:	2304      	movcs	r3, #4
 800281c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	3304      	adds	r3, #4
 8002822:	2b06      	cmp	r3, #6
 8002824:	d902      	bls.n	800282c <NVIC_EncodePriority+0x30>
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	3b03      	subs	r3, #3
 800282a:	e000      	b.n	800282e <NVIC_EncodePriority+0x32>
 800282c:	2300      	movs	r3, #0
 800282e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002830:	f04f 32ff 	mov.w	r2, #4294967295
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	43da      	mvns	r2, r3
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	401a      	ands	r2, r3
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002844:	f04f 31ff 	mov.w	r1, #4294967295
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	fa01 f303 	lsl.w	r3, r1, r3
 800284e:	43d9      	mvns	r1, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002854:	4313      	orrs	r3, r2
         );
}
 8002856:	4618      	mov	r0, r3
 8002858:	3724      	adds	r7, #36	@ 0x24
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
	...

08002864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	3b01      	subs	r3, #1
 8002870:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002874:	d301      	bcc.n	800287a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002876:	2301      	movs	r3, #1
 8002878:	e00f      	b.n	800289a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800287a:	4a0a      	ldr	r2, [pc, #40]	@ (80028a4 <SysTick_Config+0x40>)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3b01      	subs	r3, #1
 8002880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002882:	210f      	movs	r1, #15
 8002884:	f04f 30ff 	mov.w	r0, #4294967295
 8002888:	f7ff ff8e 	bl	80027a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800288c:	4b05      	ldr	r3, [pc, #20]	@ (80028a4 <SysTick_Config+0x40>)
 800288e:	2200      	movs	r2, #0
 8002890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002892:	4b04      	ldr	r3, [pc, #16]	@ (80028a4 <SysTick_Config+0x40>)
 8002894:	2207      	movs	r2, #7
 8002896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	e000e010 	.word	0xe000e010

080028a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f7ff ff47 	bl	8002744 <__NVIC_SetPriorityGrouping>
}
 80028b6:	bf00      	nop
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028be:	b580      	push	{r7, lr}
 80028c0:	b086      	sub	sp, #24
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	4603      	mov	r3, r0
 80028c6:	60b9      	str	r1, [r7, #8]
 80028c8:	607a      	str	r2, [r7, #4]
 80028ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028d0:	f7ff ff5c 	bl	800278c <__NVIC_GetPriorityGrouping>
 80028d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	68b9      	ldr	r1, [r7, #8]
 80028da:	6978      	ldr	r0, [r7, #20]
 80028dc:	f7ff ff8e 	bl	80027fc <NVIC_EncodePriority>
 80028e0:	4602      	mov	r2, r0
 80028e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028e6:	4611      	mov	r1, r2
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff ff5d 	bl	80027a8 <__NVIC_SetPriority>
}
 80028ee:	bf00      	nop
 80028f0:	3718      	adds	r7, #24
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028f6:	b580      	push	{r7, lr}
 80028f8:	b082      	sub	sp, #8
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f7ff ffb0 	bl	8002864 <SysTick_Config>
 8002904:	4603      	mov	r3, r0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3708      	adds	r7, #8
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
	...

08002910 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002910:	b480      	push	{r7}
 8002912:	b089      	sub	sp, #36	@ 0x24
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800291a:	2300      	movs	r3, #0
 800291c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800291e:	2300      	movs	r3, #0
 8002920:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002922:	2300      	movs	r3, #0
 8002924:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002926:	2300      	movs	r3, #0
 8002928:	61fb      	str	r3, [r7, #28]
 800292a:	e159      	b.n	8002be0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800292c:	2201      	movs	r2, #1
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	fa02 f303 	lsl.w	r3, r2, r3
 8002934:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	4013      	ands	r3, r2
 800293e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002940:	693a      	ldr	r2, [r7, #16]
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	429a      	cmp	r2, r3
 8002946:	f040 8148 	bne.w	8002bda <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f003 0303 	and.w	r3, r3, #3
 8002952:	2b01      	cmp	r3, #1
 8002954:	d005      	beq.n	8002962 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800295e:	2b02      	cmp	r3, #2
 8002960:	d130      	bne.n	80029c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	2203      	movs	r2, #3
 800296e:	fa02 f303 	lsl.w	r3, r2, r3
 8002972:	43db      	mvns	r3, r3
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	4013      	ands	r3, r2
 8002978:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	68da      	ldr	r2, [r3, #12]
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	005b      	lsls	r3, r3, #1
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	4313      	orrs	r3, r2
 800298a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002998:	2201      	movs	r2, #1
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	fa02 f303 	lsl.w	r3, r2, r3
 80029a0:	43db      	mvns	r3, r3
 80029a2:	69ba      	ldr	r2, [r7, #24]
 80029a4:	4013      	ands	r3, r2
 80029a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	091b      	lsrs	r3, r3, #4
 80029ae:	f003 0201 	and.w	r2, r3, #1
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f003 0303 	and.w	r3, r3, #3
 80029cc:	2b03      	cmp	r3, #3
 80029ce:	d017      	beq.n	8002a00 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	2203      	movs	r2, #3
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	43db      	mvns	r3, r3
 80029e2:	69ba      	ldr	r2, [r7, #24]
 80029e4:	4013      	ands	r3, r2
 80029e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	689a      	ldr	r2, [r3, #8]
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f003 0303 	and.w	r3, r3, #3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d123      	bne.n	8002a54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	08da      	lsrs	r2, r3, #3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	3208      	adds	r2, #8
 8002a14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	f003 0307 	and.w	r3, r3, #7
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	220f      	movs	r2, #15
 8002a24:	fa02 f303 	lsl.w	r3, r2, r3
 8002a28:	43db      	mvns	r3, r3
 8002a2a:	69ba      	ldr	r2, [r7, #24]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	691a      	ldr	r2, [r3, #16]
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	f003 0307 	and.w	r3, r3, #7
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	69ba      	ldr	r2, [r7, #24]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	08da      	lsrs	r2, r3, #3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	3208      	adds	r2, #8
 8002a4e:	69b9      	ldr	r1, [r7, #24]
 8002a50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	2203      	movs	r2, #3
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	43db      	mvns	r3, r3
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f003 0203 	and.w	r2, r3, #3
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f000 80a2 	beq.w	8002bda <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a96:	2300      	movs	r3, #0
 8002a98:	60fb      	str	r3, [r7, #12]
 8002a9a:	4b57      	ldr	r3, [pc, #348]	@ (8002bf8 <HAL_GPIO_Init+0x2e8>)
 8002a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a9e:	4a56      	ldr	r2, [pc, #344]	@ (8002bf8 <HAL_GPIO_Init+0x2e8>)
 8002aa0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002aa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002aa6:	4b54      	ldr	r3, [pc, #336]	@ (8002bf8 <HAL_GPIO_Init+0x2e8>)
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002aae:	60fb      	str	r3, [r7, #12]
 8002ab0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ab2:	4a52      	ldr	r2, [pc, #328]	@ (8002bfc <HAL_GPIO_Init+0x2ec>)
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	089b      	lsrs	r3, r3, #2
 8002ab8:	3302      	adds	r3, #2
 8002aba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002abe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	f003 0303 	and.w	r3, r3, #3
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	220f      	movs	r2, #15
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	43db      	mvns	r3, r3
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a49      	ldr	r2, [pc, #292]	@ (8002c00 <HAL_GPIO_Init+0x2f0>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d019      	beq.n	8002b12 <HAL_GPIO_Init+0x202>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a48      	ldr	r2, [pc, #288]	@ (8002c04 <HAL_GPIO_Init+0x2f4>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d013      	beq.n	8002b0e <HAL_GPIO_Init+0x1fe>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a47      	ldr	r2, [pc, #284]	@ (8002c08 <HAL_GPIO_Init+0x2f8>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d00d      	beq.n	8002b0a <HAL_GPIO_Init+0x1fa>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a46      	ldr	r2, [pc, #280]	@ (8002c0c <HAL_GPIO_Init+0x2fc>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d007      	beq.n	8002b06 <HAL_GPIO_Init+0x1f6>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a45      	ldr	r2, [pc, #276]	@ (8002c10 <HAL_GPIO_Init+0x300>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d101      	bne.n	8002b02 <HAL_GPIO_Init+0x1f2>
 8002afe:	2304      	movs	r3, #4
 8002b00:	e008      	b.n	8002b14 <HAL_GPIO_Init+0x204>
 8002b02:	2307      	movs	r3, #7
 8002b04:	e006      	b.n	8002b14 <HAL_GPIO_Init+0x204>
 8002b06:	2303      	movs	r3, #3
 8002b08:	e004      	b.n	8002b14 <HAL_GPIO_Init+0x204>
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	e002      	b.n	8002b14 <HAL_GPIO_Init+0x204>
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e000      	b.n	8002b14 <HAL_GPIO_Init+0x204>
 8002b12:	2300      	movs	r3, #0
 8002b14:	69fa      	ldr	r2, [r7, #28]
 8002b16:	f002 0203 	and.w	r2, r2, #3
 8002b1a:	0092      	lsls	r2, r2, #2
 8002b1c:	4093      	lsls	r3, r2
 8002b1e:	69ba      	ldr	r2, [r7, #24]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b24:	4935      	ldr	r1, [pc, #212]	@ (8002bfc <HAL_GPIO_Init+0x2ec>)
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	089b      	lsrs	r3, r3, #2
 8002b2a:	3302      	adds	r3, #2
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b32:	4b38      	ldr	r3, [pc, #224]	@ (8002c14 <HAL_GPIO_Init+0x304>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	43db      	mvns	r3, r3
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b4e:	69ba      	ldr	r2, [r7, #24]
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b56:	4a2f      	ldr	r2, [pc, #188]	@ (8002c14 <HAL_GPIO_Init+0x304>)
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b5c:	4b2d      	ldr	r3, [pc, #180]	@ (8002c14 <HAL_GPIO_Init+0x304>)
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	43db      	mvns	r3, r3
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b80:	4a24      	ldr	r2, [pc, #144]	@ (8002c14 <HAL_GPIO_Init+0x304>)
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b86:	4b23      	ldr	r3, [pc, #140]	@ (8002c14 <HAL_GPIO_Init+0x304>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	4013      	ands	r3, r2
 8002b94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002baa:	4a1a      	ldr	r2, [pc, #104]	@ (8002c14 <HAL_GPIO_Init+0x304>)
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bb0:	4b18      	ldr	r3, [pc, #96]	@ (8002c14 <HAL_GPIO_Init+0x304>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	43db      	mvns	r3, r3
 8002bba:	69ba      	ldr	r2, [r7, #24]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d003      	beq.n	8002bd4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bd4:	4a0f      	ldr	r2, [pc, #60]	@ (8002c14 <HAL_GPIO_Init+0x304>)
 8002bd6:	69bb      	ldr	r3, [r7, #24]
 8002bd8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	3301      	adds	r3, #1
 8002bde:	61fb      	str	r3, [r7, #28]
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	2b0f      	cmp	r3, #15
 8002be4:	f67f aea2 	bls.w	800292c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002be8:	bf00      	nop
 8002bea:	bf00      	nop
 8002bec:	3724      	adds	r7, #36	@ 0x24
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	40023800 	.word	0x40023800
 8002bfc:	40013800 	.word	0x40013800
 8002c00:	40020000 	.word	0x40020000
 8002c04:	40020400 	.word	0x40020400
 8002c08:	40020800 	.word	0x40020800
 8002c0c:	40020c00 	.word	0x40020c00
 8002c10:	40021000 	.word	0x40021000
 8002c14:	40013c00 	.word	0x40013c00

08002c18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b085      	sub	sp, #20
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	460b      	mov	r3, r1
 8002c22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	691a      	ldr	r2, [r3, #16]
 8002c28:	887b      	ldrh	r3, [r7, #2]
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d002      	beq.n	8002c36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c30:	2301      	movs	r3, #1
 8002c32:	73fb      	strb	r3, [r7, #15]
 8002c34:	e001      	b.n	8002c3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c36:	2300      	movs	r3, #0
 8002c38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3714      	adds	r7, #20
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	460b      	mov	r3, r1
 8002c52:	807b      	strh	r3, [r7, #2]
 8002c54:	4613      	mov	r3, r2
 8002c56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c58:	787b      	ldrb	r3, [r7, #1]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d003      	beq.n	8002c66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c5e:	887a      	ldrh	r2, [r7, #2]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c64:	e003      	b.n	8002c6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c66:	887b      	ldrh	r3, [r7, #2]
 8002c68:	041a      	lsls	r2, r3, #16
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	619a      	str	r2, [r3, #24]
}
 8002c6e:	bf00      	nop
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
	...

08002c7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d101      	bne.n	8002c8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e12b      	b.n	8002ee6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d106      	bne.n	8002ca8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7ff faa0 	bl	80021e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2224      	movs	r2, #36	@ 0x24
 8002cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f022 0201 	bic.w	r2, r2, #1
 8002cbe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002cde:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ce0:	f001 f8aa 	bl	8003e38 <HAL_RCC_GetPCLK1Freq>
 8002ce4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	4a81      	ldr	r2, [pc, #516]	@ (8002ef0 <HAL_I2C_Init+0x274>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d807      	bhi.n	8002d00 <HAL_I2C_Init+0x84>
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	4a80      	ldr	r2, [pc, #512]	@ (8002ef4 <HAL_I2C_Init+0x278>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	bf94      	ite	ls
 8002cf8:	2301      	movls	r3, #1
 8002cfa:	2300      	movhi	r3, #0
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	e006      	b.n	8002d0e <HAL_I2C_Init+0x92>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4a7d      	ldr	r2, [pc, #500]	@ (8002ef8 <HAL_I2C_Init+0x27c>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	bf94      	ite	ls
 8002d08:	2301      	movls	r3, #1
 8002d0a:	2300      	movhi	r3, #0
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e0e7      	b.n	8002ee6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	4a78      	ldr	r2, [pc, #480]	@ (8002efc <HAL_I2C_Init+0x280>)
 8002d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1e:	0c9b      	lsrs	r3, r3, #18
 8002d20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68ba      	ldr	r2, [r7, #8]
 8002d32:	430a      	orrs	r2, r1
 8002d34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	4a6a      	ldr	r2, [pc, #424]	@ (8002ef0 <HAL_I2C_Init+0x274>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d802      	bhi.n	8002d50 <HAL_I2C_Init+0xd4>
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	e009      	b.n	8002d64 <HAL_I2C_Init+0xe8>
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d56:	fb02 f303 	mul.w	r3, r2, r3
 8002d5a:	4a69      	ldr	r2, [pc, #420]	@ (8002f00 <HAL_I2C_Init+0x284>)
 8002d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d60:	099b      	lsrs	r3, r3, #6
 8002d62:	3301      	adds	r3, #1
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	6812      	ldr	r2, [r2, #0]
 8002d68:	430b      	orrs	r3, r1
 8002d6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d76:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	495c      	ldr	r1, [pc, #368]	@ (8002ef0 <HAL_I2C_Init+0x274>)
 8002d80:	428b      	cmp	r3, r1
 8002d82:	d819      	bhi.n	8002db8 <HAL_I2C_Init+0x13c>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	1e59      	subs	r1, r3, #1
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	005b      	lsls	r3, r3, #1
 8002d8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d92:	1c59      	adds	r1, r3, #1
 8002d94:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002d98:	400b      	ands	r3, r1
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00a      	beq.n	8002db4 <HAL_I2C_Init+0x138>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	1e59      	subs	r1, r3, #1
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dac:	3301      	adds	r3, #1
 8002dae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002db2:	e051      	b.n	8002e58 <HAL_I2C_Init+0x1dc>
 8002db4:	2304      	movs	r3, #4
 8002db6:	e04f      	b.n	8002e58 <HAL_I2C_Init+0x1dc>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d111      	bne.n	8002de4 <HAL_I2C_Init+0x168>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	1e58      	subs	r0, r3, #1
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6859      	ldr	r1, [r3, #4]
 8002dc8:	460b      	mov	r3, r1
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	440b      	add	r3, r1
 8002dce:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	bf0c      	ite	eq
 8002ddc:	2301      	moveq	r3, #1
 8002dde:	2300      	movne	r3, #0
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	e012      	b.n	8002e0a <HAL_I2C_Init+0x18e>
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	1e58      	subs	r0, r3, #1
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6859      	ldr	r1, [r3, #4]
 8002dec:	460b      	mov	r3, r1
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	440b      	add	r3, r1
 8002df2:	0099      	lsls	r1, r3, #2
 8002df4:	440b      	add	r3, r1
 8002df6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	bf0c      	ite	eq
 8002e04:	2301      	moveq	r3, #1
 8002e06:	2300      	movne	r3, #0
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_I2C_Init+0x196>
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e022      	b.n	8002e58 <HAL_I2C_Init+0x1dc>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10e      	bne.n	8002e38 <HAL_I2C_Init+0x1bc>
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	1e58      	subs	r0, r3, #1
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6859      	ldr	r1, [r3, #4]
 8002e22:	460b      	mov	r3, r1
 8002e24:	005b      	lsls	r3, r3, #1
 8002e26:	440b      	add	r3, r1
 8002e28:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e36:	e00f      	b.n	8002e58 <HAL_I2C_Init+0x1dc>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	1e58      	subs	r0, r3, #1
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6859      	ldr	r1, [r3, #4]
 8002e40:	460b      	mov	r3, r1
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	440b      	add	r3, r1
 8002e46:	0099      	lsls	r1, r3, #2
 8002e48:	440b      	add	r3, r1
 8002e4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e4e:	3301      	adds	r3, #1
 8002e50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e58:	6879      	ldr	r1, [r7, #4]
 8002e5a:	6809      	ldr	r1, [r1, #0]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	69da      	ldr	r2, [r3, #28]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a1b      	ldr	r3, [r3, #32]
 8002e72:	431a      	orrs	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	6911      	ldr	r1, [r2, #16]
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	68d2      	ldr	r2, [r2, #12]
 8002e92:	4311      	orrs	r1, r2
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	6812      	ldr	r2, [r2, #0]
 8002e98:	430b      	orrs	r3, r1
 8002e9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	695a      	ldr	r2, [r3, #20]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	430a      	orrs	r2, r1
 8002eb6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f042 0201 	orr.w	r2, r2, #1
 8002ec6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3710      	adds	r7, #16
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	000186a0 	.word	0x000186a0
 8002ef4:	001e847f 	.word	0x001e847f
 8002ef8:	003d08ff 	.word	0x003d08ff
 8002efc:	431bde83 	.word	0x431bde83
 8002f00:	10624dd3 	.word	0x10624dd3

08002f04 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b088      	sub	sp, #32
 8002f08:	af02      	add	r7, sp, #8
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	4608      	mov	r0, r1
 8002f0e:	4611      	mov	r1, r2
 8002f10:	461a      	mov	r2, r3
 8002f12:	4603      	mov	r3, r0
 8002f14:	817b      	strh	r3, [r7, #10]
 8002f16:	460b      	mov	r3, r1
 8002f18:	813b      	strh	r3, [r7, #8]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f1e:	f7ff fbe1 	bl	80026e4 <HAL_GetTick>
 8002f22:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	2b20      	cmp	r3, #32
 8002f2e:	f040 80d9 	bne.w	80030e4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	2319      	movs	r3, #25
 8002f38:	2201      	movs	r2, #1
 8002f3a:	496d      	ldr	r1, [pc, #436]	@ (80030f0 <HAL_I2C_Mem_Write+0x1ec>)
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	f000 f971 	bl	8003224 <I2C_WaitOnFlagUntilTimeout>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002f48:	2302      	movs	r3, #2
 8002f4a:	e0cc      	b.n	80030e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d101      	bne.n	8002f5a <HAL_I2C_Mem_Write+0x56>
 8002f56:	2302      	movs	r3, #2
 8002f58:	e0c5      	b.n	80030e6 <HAL_I2C_Mem_Write+0x1e2>
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d007      	beq.n	8002f80 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f042 0201 	orr.w	r2, r2, #1
 8002f7e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f8e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2221      	movs	r2, #33	@ 0x21
 8002f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2240      	movs	r2, #64	@ 0x40
 8002f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6a3a      	ldr	r2, [r7, #32]
 8002faa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002fb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	4a4d      	ldr	r2, [pc, #308]	@ (80030f4 <HAL_I2C_Mem_Write+0x1f0>)
 8002fc0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fc2:	88f8      	ldrh	r0, [r7, #6]
 8002fc4:	893a      	ldrh	r2, [r7, #8]
 8002fc6:	8979      	ldrh	r1, [r7, #10]
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	9301      	str	r3, [sp, #4]
 8002fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	68f8      	ldr	r0, [r7, #12]
 8002fd4:	f000 f890 	bl	80030f8 <I2C_RequestMemoryWrite>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d052      	beq.n	8003084 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e081      	b.n	80030e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fe2:	697a      	ldr	r2, [r7, #20]
 8002fe4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fe6:	68f8      	ldr	r0, [r7, #12]
 8002fe8:	f000 fa36 	bl	8003458 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d00d      	beq.n	800300e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	d107      	bne.n	800300a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003008:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e06b      	b.n	80030e6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003012:	781a      	ldrb	r2, [r3, #0]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301e:	1c5a      	adds	r2, r3, #1
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003028:	3b01      	subs	r3, #1
 800302a:	b29a      	uxth	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003034:	b29b      	uxth	r3, r3
 8003036:	3b01      	subs	r3, #1
 8003038:	b29a      	uxth	r2, r3
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	695b      	ldr	r3, [r3, #20]
 8003044:	f003 0304 	and.w	r3, r3, #4
 8003048:	2b04      	cmp	r3, #4
 800304a:	d11b      	bne.n	8003084 <HAL_I2C_Mem_Write+0x180>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003050:	2b00      	cmp	r3, #0
 8003052:	d017      	beq.n	8003084 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003058:	781a      	ldrb	r2, [r3, #0]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003064:	1c5a      	adds	r2, r3, #1
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800306e:	3b01      	subs	r3, #1
 8003070:	b29a      	uxth	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800307a:	b29b      	uxth	r3, r3
 800307c:	3b01      	subs	r3, #1
 800307e:	b29a      	uxth	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003088:	2b00      	cmp	r3, #0
 800308a:	d1aa      	bne.n	8002fe2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800308c:	697a      	ldr	r2, [r7, #20]
 800308e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003090:	68f8      	ldr	r0, [r7, #12]
 8003092:	f000 fa29 	bl	80034e8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d00d      	beq.n	80030b8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a0:	2b04      	cmp	r3, #4
 80030a2:	d107      	bne.n	80030b4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030b2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e016      	b.n	80030e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2220      	movs	r2, #32
 80030cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80030e0:	2300      	movs	r3, #0
 80030e2:	e000      	b.n	80030e6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80030e4:	2302      	movs	r3, #2
  }
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3718      	adds	r7, #24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	00100002 	.word	0x00100002
 80030f4:	ffff0000 	.word	0xffff0000

080030f8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b088      	sub	sp, #32
 80030fc:	af02      	add	r7, sp, #8
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	4608      	mov	r0, r1
 8003102:	4611      	mov	r1, r2
 8003104:	461a      	mov	r2, r3
 8003106:	4603      	mov	r3, r0
 8003108:	817b      	strh	r3, [r7, #10]
 800310a:	460b      	mov	r3, r1
 800310c:	813b      	strh	r3, [r7, #8]
 800310e:	4613      	mov	r3, r2
 8003110:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003120:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003124:	9300      	str	r3, [sp, #0]
 8003126:	6a3b      	ldr	r3, [r7, #32]
 8003128:	2200      	movs	r2, #0
 800312a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 f878 	bl	8003224 <I2C_WaitOnFlagUntilTimeout>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d00d      	beq.n	8003156 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003144:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003148:	d103      	bne.n	8003152 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003150:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e05f      	b.n	8003216 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003156:	897b      	ldrh	r3, [r7, #10]
 8003158:	b2db      	uxtb	r3, r3
 800315a:	461a      	mov	r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003164:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003168:	6a3a      	ldr	r2, [r7, #32]
 800316a:	492d      	ldr	r1, [pc, #180]	@ (8003220 <I2C_RequestMemoryWrite+0x128>)
 800316c:	68f8      	ldr	r0, [r7, #12]
 800316e:	f000 f8d3 	bl	8003318 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e04c      	b.n	8003216 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800317c:	2300      	movs	r3, #0
 800317e:	617b      	str	r3, [r7, #20]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	617b      	str	r3, [r7, #20]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	617b      	str	r3, [r7, #20]
 8003190:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003194:	6a39      	ldr	r1, [r7, #32]
 8003196:	68f8      	ldr	r0, [r7, #12]
 8003198:	f000 f95e 	bl	8003458 <I2C_WaitOnTXEFlagUntilTimeout>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d00d      	beq.n	80031be <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a6:	2b04      	cmp	r3, #4
 80031a8:	d107      	bne.n	80031ba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e02b      	b.n	8003216 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80031be:	88fb      	ldrh	r3, [r7, #6]
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d105      	bne.n	80031d0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80031c4:	893b      	ldrh	r3, [r7, #8]
 80031c6:	b2da      	uxtb	r2, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	611a      	str	r2, [r3, #16]
 80031ce:	e021      	b.n	8003214 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80031d0:	893b      	ldrh	r3, [r7, #8]
 80031d2:	0a1b      	lsrs	r3, r3, #8
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	b2da      	uxtb	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031e0:	6a39      	ldr	r1, [r7, #32]
 80031e2:	68f8      	ldr	r0, [r7, #12]
 80031e4:	f000 f938 	bl	8003458 <I2C_WaitOnTXEFlagUntilTimeout>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00d      	beq.n	800320a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	d107      	bne.n	8003206 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003204:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e005      	b.n	8003216 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800320a:	893b      	ldrh	r3, [r7, #8]
 800320c:	b2da      	uxtb	r2, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3718      	adds	r7, #24
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	00010002 	.word	0x00010002

08003224 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	60b9      	str	r1, [r7, #8]
 800322e:	603b      	str	r3, [r7, #0]
 8003230:	4613      	mov	r3, r2
 8003232:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003234:	e048      	b.n	80032c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800323c:	d044      	beq.n	80032c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800323e:	f7ff fa51 	bl	80026e4 <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	683a      	ldr	r2, [r7, #0]
 800324a:	429a      	cmp	r2, r3
 800324c:	d302      	bcc.n	8003254 <I2C_WaitOnFlagUntilTimeout+0x30>
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d139      	bne.n	80032c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	0c1b      	lsrs	r3, r3, #16
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b01      	cmp	r3, #1
 800325c:	d10d      	bne.n	800327a <I2C_WaitOnFlagUntilTimeout+0x56>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	695b      	ldr	r3, [r3, #20]
 8003264:	43da      	mvns	r2, r3
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	4013      	ands	r3, r2
 800326a:	b29b      	uxth	r3, r3
 800326c:	2b00      	cmp	r3, #0
 800326e:	bf0c      	ite	eq
 8003270:	2301      	moveq	r3, #1
 8003272:	2300      	movne	r3, #0
 8003274:	b2db      	uxtb	r3, r3
 8003276:	461a      	mov	r2, r3
 8003278:	e00c      	b.n	8003294 <I2C_WaitOnFlagUntilTimeout+0x70>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	43da      	mvns	r2, r3
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	4013      	ands	r3, r2
 8003286:	b29b      	uxth	r3, r3
 8003288:	2b00      	cmp	r3, #0
 800328a:	bf0c      	ite	eq
 800328c:	2301      	moveq	r3, #1
 800328e:	2300      	movne	r3, #0
 8003290:	b2db      	uxtb	r3, r3
 8003292:	461a      	mov	r2, r3
 8003294:	79fb      	ldrb	r3, [r7, #7]
 8003296:	429a      	cmp	r2, r3
 8003298:	d116      	bne.n	80032c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2200      	movs	r2, #0
 800329e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2220      	movs	r2, #32
 80032a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b4:	f043 0220 	orr.w	r2, r3, #32
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e023      	b.n	8003310 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	0c1b      	lsrs	r3, r3, #16
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d10d      	bne.n	80032ee <I2C_WaitOnFlagUntilTimeout+0xca>
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	695b      	ldr	r3, [r3, #20]
 80032d8:	43da      	mvns	r2, r3
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	4013      	ands	r3, r2
 80032de:	b29b      	uxth	r3, r3
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	bf0c      	ite	eq
 80032e4:	2301      	moveq	r3, #1
 80032e6:	2300      	movne	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	461a      	mov	r2, r3
 80032ec:	e00c      	b.n	8003308 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	43da      	mvns	r2, r3
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	4013      	ands	r3, r2
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	bf0c      	ite	eq
 8003300:	2301      	moveq	r3, #1
 8003302:	2300      	movne	r3, #0
 8003304:	b2db      	uxtb	r3, r3
 8003306:	461a      	mov	r2, r3
 8003308:	79fb      	ldrb	r3, [r7, #7]
 800330a:	429a      	cmp	r2, r3
 800330c:	d093      	beq.n	8003236 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800330e:	2300      	movs	r3, #0
}
 8003310:	4618      	mov	r0, r3
 8003312:	3710      	adds	r7, #16
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
 8003324:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003326:	e071      	b.n	800340c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	695b      	ldr	r3, [r3, #20]
 800332e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003332:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003336:	d123      	bne.n	8003380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003346:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003350:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2220      	movs	r2, #32
 800335c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336c:	f043 0204 	orr.w	r2, r3, #4
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e067      	b.n	8003450 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003386:	d041      	beq.n	800340c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003388:	f7ff f9ac 	bl	80026e4 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	429a      	cmp	r2, r3
 8003396:	d302      	bcc.n	800339e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d136      	bne.n	800340c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	0c1b      	lsrs	r3, r3, #16
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d10c      	bne.n	80033c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	43da      	mvns	r2, r3
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	4013      	ands	r3, r2
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	bf14      	ite	ne
 80033ba:	2301      	movne	r3, #1
 80033bc:	2300      	moveq	r3, #0
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	e00b      	b.n	80033da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	43da      	mvns	r2, r3
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	4013      	ands	r3, r2
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	bf14      	ite	ne
 80033d4:	2301      	movne	r3, #1
 80033d6:	2300      	moveq	r3, #0
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d016      	beq.n	800340c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2200      	movs	r2, #0
 80033e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2220      	movs	r2, #32
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f8:	f043 0220 	orr.w	r2, r3, #32
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e021      	b.n	8003450 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	0c1b      	lsrs	r3, r3, #16
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b01      	cmp	r3, #1
 8003414:	d10c      	bne.n	8003430 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	695b      	ldr	r3, [r3, #20]
 800341c:	43da      	mvns	r2, r3
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	4013      	ands	r3, r2
 8003422:	b29b      	uxth	r3, r3
 8003424:	2b00      	cmp	r3, #0
 8003426:	bf14      	ite	ne
 8003428:	2301      	movne	r3, #1
 800342a:	2300      	moveq	r3, #0
 800342c:	b2db      	uxtb	r3, r3
 800342e:	e00b      	b.n	8003448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	43da      	mvns	r2, r3
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	4013      	ands	r3, r2
 800343c:	b29b      	uxth	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	bf14      	ite	ne
 8003442:	2301      	movne	r3, #1
 8003444:	2300      	moveq	r3, #0
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b00      	cmp	r3, #0
 800344a:	f47f af6d 	bne.w	8003328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3710      	adds	r7, #16
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003464:	e034      	b.n	80034d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003466:	68f8      	ldr	r0, [r7, #12]
 8003468:	f000 f886 	bl	8003578 <I2C_IsAcknowledgeFailed>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e034      	b.n	80034e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800347c:	d028      	beq.n	80034d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800347e:	f7ff f931 	bl	80026e4 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	68ba      	ldr	r2, [r7, #8]
 800348a:	429a      	cmp	r2, r3
 800348c:	d302      	bcc.n	8003494 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d11d      	bne.n	80034d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800349e:	2b80      	cmp	r3, #128	@ 0x80
 80034a0:	d016      	beq.n	80034d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2200      	movs	r2, #0
 80034a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2220      	movs	r2, #32
 80034ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034bc:	f043 0220 	orr.w	r2, r3, #32
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e007      	b.n	80034e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034da:	2b80      	cmp	r3, #128	@ 0x80
 80034dc:	d1c3      	bne.n	8003466 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3710      	adds	r7, #16
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034f4:	e034      	b.n	8003560 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034f6:	68f8      	ldr	r0, [r7, #12]
 80034f8:	f000 f83e 	bl	8003578 <I2C_IsAcknowledgeFailed>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d001      	beq.n	8003506 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e034      	b.n	8003570 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800350c:	d028      	beq.n	8003560 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800350e:	f7ff f8e9 	bl	80026e4 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	68ba      	ldr	r2, [r7, #8]
 800351a:	429a      	cmp	r2, r3
 800351c:	d302      	bcc.n	8003524 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d11d      	bne.n	8003560 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	f003 0304 	and.w	r3, r3, #4
 800352e:	2b04      	cmp	r3, #4
 8003530:	d016      	beq.n	8003560 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2220      	movs	r2, #32
 800353c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354c:	f043 0220 	orr.w	r2, r3, #32
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e007      	b.n	8003570 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	f003 0304 	and.w	r3, r3, #4
 800356a:	2b04      	cmp	r3, #4
 800356c:	d1c3      	bne.n	80034f6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800356e:	2300      	movs	r3, #0
}
 8003570:	4618      	mov	r0, r3
 8003572:	3710      	adds	r7, #16
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}

08003578 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	695b      	ldr	r3, [r3, #20]
 8003586:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800358a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800358e:	d11b      	bne.n	80035c8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003598:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2220      	movs	r2, #32
 80035a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b4:	f043 0204 	orr.w	r2, r3, #4
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e000      	b.n	80035ca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
	...

080035d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b086      	sub	sp, #24
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e267      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d075      	beq.n	80036e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035f6:	4b88      	ldr	r3, [pc, #544]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f003 030c 	and.w	r3, r3, #12
 80035fe:	2b04      	cmp	r3, #4
 8003600:	d00c      	beq.n	800361c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003602:	4b85      	ldr	r3, [pc, #532]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800360a:	2b08      	cmp	r3, #8
 800360c:	d112      	bne.n	8003634 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800360e:	4b82      	ldr	r3, [pc, #520]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003616:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800361a:	d10b      	bne.n	8003634 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800361c:	4b7e      	ldr	r3, [pc, #504]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d05b      	beq.n	80036e0 <HAL_RCC_OscConfig+0x108>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d157      	bne.n	80036e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e242      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800363c:	d106      	bne.n	800364c <HAL_RCC_OscConfig+0x74>
 800363e:	4b76      	ldr	r3, [pc, #472]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a75      	ldr	r2, [pc, #468]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003644:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003648:	6013      	str	r3, [r2, #0]
 800364a:	e01d      	b.n	8003688 <HAL_RCC_OscConfig+0xb0>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003654:	d10c      	bne.n	8003670 <HAL_RCC_OscConfig+0x98>
 8003656:	4b70      	ldr	r3, [pc, #448]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a6f      	ldr	r2, [pc, #444]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 800365c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003660:	6013      	str	r3, [r2, #0]
 8003662:	4b6d      	ldr	r3, [pc, #436]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a6c      	ldr	r2, [pc, #432]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003668:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800366c:	6013      	str	r3, [r2, #0]
 800366e:	e00b      	b.n	8003688 <HAL_RCC_OscConfig+0xb0>
 8003670:	4b69      	ldr	r3, [pc, #420]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a68      	ldr	r2, [pc, #416]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003676:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800367a:	6013      	str	r3, [r2, #0]
 800367c:	4b66      	ldr	r3, [pc, #408]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a65      	ldr	r2, [pc, #404]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003682:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003686:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d013      	beq.n	80036b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003690:	f7ff f828 	bl	80026e4 <HAL_GetTick>
 8003694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003696:	e008      	b.n	80036aa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003698:	f7ff f824 	bl	80026e4 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b64      	cmp	r3, #100	@ 0x64
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e207      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036aa:	4b5b      	ldr	r3, [pc, #364]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d0f0      	beq.n	8003698 <HAL_RCC_OscConfig+0xc0>
 80036b6:	e014      	b.n	80036e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036b8:	f7ff f814 	bl	80026e4 <HAL_GetTick>
 80036bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036be:	e008      	b.n	80036d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036c0:	f7ff f810 	bl	80026e4 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b64      	cmp	r3, #100	@ 0x64
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e1f3      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036d2:	4b51      	ldr	r3, [pc, #324]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1f0      	bne.n	80036c0 <HAL_RCC_OscConfig+0xe8>
 80036de:	e000      	b.n	80036e2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0302 	and.w	r3, r3, #2
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d063      	beq.n	80037b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036ee:	4b4a      	ldr	r3, [pc, #296]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f003 030c 	and.w	r3, r3, #12
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d00b      	beq.n	8003712 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036fa:	4b47      	ldr	r3, [pc, #284]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003702:	2b08      	cmp	r3, #8
 8003704:	d11c      	bne.n	8003740 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003706:	4b44      	ldr	r3, [pc, #272]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d116      	bne.n	8003740 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003712:	4b41      	ldr	r3, [pc, #260]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	2b00      	cmp	r3, #0
 800371c:	d005      	beq.n	800372a <HAL_RCC_OscConfig+0x152>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	2b01      	cmp	r3, #1
 8003724:	d001      	beq.n	800372a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e1c7      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800372a:	4b3b      	ldr	r3, [pc, #236]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	00db      	lsls	r3, r3, #3
 8003738:	4937      	ldr	r1, [pc, #220]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 800373a:	4313      	orrs	r3, r2
 800373c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800373e:	e03a      	b.n	80037b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d020      	beq.n	800378a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003748:	4b34      	ldr	r3, [pc, #208]	@ (800381c <HAL_RCC_OscConfig+0x244>)
 800374a:	2201      	movs	r2, #1
 800374c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800374e:	f7fe ffc9 	bl	80026e4 <HAL_GetTick>
 8003752:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003754:	e008      	b.n	8003768 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003756:	f7fe ffc5 	bl	80026e4 <HAL_GetTick>
 800375a:	4602      	mov	r2, r0
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	2b02      	cmp	r3, #2
 8003762:	d901      	bls.n	8003768 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003764:	2303      	movs	r3, #3
 8003766:	e1a8      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003768:	4b2b      	ldr	r3, [pc, #172]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0302 	and.w	r3, r3, #2
 8003770:	2b00      	cmp	r3, #0
 8003772:	d0f0      	beq.n	8003756 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003774:	4b28      	ldr	r3, [pc, #160]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	691b      	ldr	r3, [r3, #16]
 8003780:	00db      	lsls	r3, r3, #3
 8003782:	4925      	ldr	r1, [pc, #148]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 8003784:	4313      	orrs	r3, r2
 8003786:	600b      	str	r3, [r1, #0]
 8003788:	e015      	b.n	80037b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800378a:	4b24      	ldr	r3, [pc, #144]	@ (800381c <HAL_RCC_OscConfig+0x244>)
 800378c:	2200      	movs	r2, #0
 800378e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003790:	f7fe ffa8 	bl	80026e4 <HAL_GetTick>
 8003794:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003796:	e008      	b.n	80037aa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003798:	f7fe ffa4 	bl	80026e4 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e187      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037aa:	4b1b      	ldr	r3, [pc, #108]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d1f0      	bne.n	8003798 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0308 	and.w	r3, r3, #8
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d036      	beq.n	8003830 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d016      	beq.n	80037f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037ca:	4b15      	ldr	r3, [pc, #84]	@ (8003820 <HAL_RCC_OscConfig+0x248>)
 80037cc:	2201      	movs	r2, #1
 80037ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037d0:	f7fe ff88 	bl	80026e4 <HAL_GetTick>
 80037d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037d6:	e008      	b.n	80037ea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037d8:	f7fe ff84 	bl	80026e4 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d901      	bls.n	80037ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e167      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003818 <HAL_RCC_OscConfig+0x240>)
 80037ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037ee:	f003 0302 	and.w	r3, r3, #2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d0f0      	beq.n	80037d8 <HAL_RCC_OscConfig+0x200>
 80037f6:	e01b      	b.n	8003830 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037f8:	4b09      	ldr	r3, [pc, #36]	@ (8003820 <HAL_RCC_OscConfig+0x248>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037fe:	f7fe ff71 	bl	80026e4 <HAL_GetTick>
 8003802:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003804:	e00e      	b.n	8003824 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003806:	f7fe ff6d 	bl	80026e4 <HAL_GetTick>
 800380a:	4602      	mov	r2, r0
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	2b02      	cmp	r3, #2
 8003812:	d907      	bls.n	8003824 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e150      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
 8003818:	40023800 	.word	0x40023800
 800381c:	42470000 	.word	0x42470000
 8003820:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003824:	4b88      	ldr	r3, [pc, #544]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 8003826:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003828:	f003 0302 	and.w	r3, r3, #2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1ea      	bne.n	8003806 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0304 	and.w	r3, r3, #4
 8003838:	2b00      	cmp	r3, #0
 800383a:	f000 8097 	beq.w	800396c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800383e:	2300      	movs	r3, #0
 8003840:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003842:	4b81      	ldr	r3, [pc, #516]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 8003844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003846:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d10f      	bne.n	800386e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800384e:	2300      	movs	r3, #0
 8003850:	60bb      	str	r3, [r7, #8]
 8003852:	4b7d      	ldr	r3, [pc, #500]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 8003854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003856:	4a7c      	ldr	r2, [pc, #496]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 8003858:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800385c:	6413      	str	r3, [r2, #64]	@ 0x40
 800385e:	4b7a      	ldr	r3, [pc, #488]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 8003860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003866:	60bb      	str	r3, [r7, #8]
 8003868:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800386a:	2301      	movs	r3, #1
 800386c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800386e:	4b77      	ldr	r3, [pc, #476]	@ (8003a4c <HAL_RCC_OscConfig+0x474>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003876:	2b00      	cmp	r3, #0
 8003878:	d118      	bne.n	80038ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800387a:	4b74      	ldr	r3, [pc, #464]	@ (8003a4c <HAL_RCC_OscConfig+0x474>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a73      	ldr	r2, [pc, #460]	@ (8003a4c <HAL_RCC_OscConfig+0x474>)
 8003880:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003884:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003886:	f7fe ff2d 	bl	80026e4 <HAL_GetTick>
 800388a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800388c:	e008      	b.n	80038a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800388e:	f7fe ff29 	bl	80026e4 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e10c      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038a0:	4b6a      	ldr	r3, [pc, #424]	@ (8003a4c <HAL_RCC_OscConfig+0x474>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d0f0      	beq.n	800388e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d106      	bne.n	80038c2 <HAL_RCC_OscConfig+0x2ea>
 80038b4:	4b64      	ldr	r3, [pc, #400]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 80038b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038b8:	4a63      	ldr	r2, [pc, #396]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 80038ba:	f043 0301 	orr.w	r3, r3, #1
 80038be:	6713      	str	r3, [r2, #112]	@ 0x70
 80038c0:	e01c      	b.n	80038fc <HAL_RCC_OscConfig+0x324>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	2b05      	cmp	r3, #5
 80038c8:	d10c      	bne.n	80038e4 <HAL_RCC_OscConfig+0x30c>
 80038ca:	4b5f      	ldr	r3, [pc, #380]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 80038cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ce:	4a5e      	ldr	r2, [pc, #376]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 80038d0:	f043 0304 	orr.w	r3, r3, #4
 80038d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80038d6:	4b5c      	ldr	r3, [pc, #368]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 80038d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038da:	4a5b      	ldr	r2, [pc, #364]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 80038dc:	f043 0301 	orr.w	r3, r3, #1
 80038e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80038e2:	e00b      	b.n	80038fc <HAL_RCC_OscConfig+0x324>
 80038e4:	4b58      	ldr	r3, [pc, #352]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 80038e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e8:	4a57      	ldr	r2, [pc, #348]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 80038ea:	f023 0301 	bic.w	r3, r3, #1
 80038ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80038f0:	4b55      	ldr	r3, [pc, #340]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 80038f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038f4:	4a54      	ldr	r2, [pc, #336]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 80038f6:	f023 0304 	bic.w	r3, r3, #4
 80038fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d015      	beq.n	8003930 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003904:	f7fe feee 	bl	80026e4 <HAL_GetTick>
 8003908:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800390a:	e00a      	b.n	8003922 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800390c:	f7fe feea 	bl	80026e4 <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	f241 3288 	movw	r2, #5000	@ 0x1388
 800391a:	4293      	cmp	r3, r2
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e0cb      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003922:	4b49      	ldr	r3, [pc, #292]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 8003924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d0ee      	beq.n	800390c <HAL_RCC_OscConfig+0x334>
 800392e:	e014      	b.n	800395a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003930:	f7fe fed8 	bl	80026e4 <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003936:	e00a      	b.n	800394e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003938:	f7fe fed4 	bl	80026e4 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003946:	4293      	cmp	r3, r2
 8003948:	d901      	bls.n	800394e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e0b5      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800394e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 8003950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1ee      	bne.n	8003938 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800395a:	7dfb      	ldrb	r3, [r7, #23]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d105      	bne.n	800396c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003960:	4b39      	ldr	r3, [pc, #228]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 8003962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003964:	4a38      	ldr	r2, [pc, #224]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 8003966:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800396a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	2b00      	cmp	r3, #0
 8003972:	f000 80a1 	beq.w	8003ab8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003976:	4b34      	ldr	r3, [pc, #208]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	f003 030c 	and.w	r3, r3, #12
 800397e:	2b08      	cmp	r3, #8
 8003980:	d05c      	beq.n	8003a3c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	2b02      	cmp	r3, #2
 8003988:	d141      	bne.n	8003a0e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800398a:	4b31      	ldr	r3, [pc, #196]	@ (8003a50 <HAL_RCC_OscConfig+0x478>)
 800398c:	2200      	movs	r2, #0
 800398e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003990:	f7fe fea8 	bl	80026e4 <HAL_GetTick>
 8003994:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003996:	e008      	b.n	80039aa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003998:	f7fe fea4 	bl	80026e4 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e087      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039aa:	4b27      	ldr	r3, [pc, #156]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d1f0      	bne.n	8003998 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	69da      	ldr	r2, [r3, #28]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a1b      	ldr	r3, [r3, #32]
 80039be:	431a      	orrs	r2, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c4:	019b      	lsls	r3, r3, #6
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039cc:	085b      	lsrs	r3, r3, #1
 80039ce:	3b01      	subs	r3, #1
 80039d0:	041b      	lsls	r3, r3, #16
 80039d2:	431a      	orrs	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039d8:	061b      	lsls	r3, r3, #24
 80039da:	491b      	ldr	r1, [pc, #108]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a50 <HAL_RCC_OscConfig+0x478>)
 80039e2:	2201      	movs	r2, #1
 80039e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e6:	f7fe fe7d 	bl	80026e4 <HAL_GetTick>
 80039ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ec:	e008      	b.n	8003a00 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ee:	f7fe fe79 	bl	80026e4 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d901      	bls.n	8003a00 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e05c      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a00:	4b11      	ldr	r3, [pc, #68]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d0f0      	beq.n	80039ee <HAL_RCC_OscConfig+0x416>
 8003a0c:	e054      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a0e:	4b10      	ldr	r3, [pc, #64]	@ (8003a50 <HAL_RCC_OscConfig+0x478>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a14:	f7fe fe66 	bl	80026e4 <HAL_GetTick>
 8003a18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a1a:	e008      	b.n	8003a2e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a1c:	f7fe fe62 	bl	80026e4 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e045      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a2e:	4b06      	ldr	r3, [pc, #24]	@ (8003a48 <HAL_RCC_OscConfig+0x470>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d1f0      	bne.n	8003a1c <HAL_RCC_OscConfig+0x444>
 8003a3a:	e03d      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	699b      	ldr	r3, [r3, #24]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d107      	bne.n	8003a54 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e038      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
 8003a48:	40023800 	.word	0x40023800
 8003a4c:	40007000 	.word	0x40007000
 8003a50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a54:	4b1b      	ldr	r3, [pc, #108]	@ (8003ac4 <HAL_RCC_OscConfig+0x4ec>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	699b      	ldr	r3, [r3, #24]
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d028      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d121      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d11a      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a7e:	68fa      	ldr	r2, [r7, #12]
 8003a80:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a84:	4013      	ands	r3, r2
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d111      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a9a:	085b      	lsrs	r3, r3, #1
 8003a9c:	3b01      	subs	r3, #1
 8003a9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d107      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d001      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e000      	b.n	8003aba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3718      	adds	r7, #24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	40023800 	.word	0x40023800

08003ac8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d101      	bne.n	8003adc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e0cc      	b.n	8003c76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003adc:	4b68      	ldr	r3, [pc, #416]	@ (8003c80 <HAL_RCC_ClockConfig+0x1b8>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0307 	and.w	r3, r3, #7
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d90c      	bls.n	8003b04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aea:	4b65      	ldr	r3, [pc, #404]	@ (8003c80 <HAL_RCC_ClockConfig+0x1b8>)
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	b2d2      	uxtb	r2, r2
 8003af0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003af2:	4b63      	ldr	r3, [pc, #396]	@ (8003c80 <HAL_RCC_ClockConfig+0x1b8>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0307 	and.w	r3, r3, #7
 8003afa:	683a      	ldr	r2, [r7, #0]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d001      	beq.n	8003b04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e0b8      	b.n	8003c76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d020      	beq.n	8003b52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0304 	and.w	r3, r3, #4
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d005      	beq.n	8003b28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b1c:	4b59      	ldr	r3, [pc, #356]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	4a58      	ldr	r2, [pc, #352]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003b22:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b26:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0308 	and.w	r3, r3, #8
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d005      	beq.n	8003b40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b34:	4b53      	ldr	r3, [pc, #332]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	4a52      	ldr	r2, [pc, #328]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003b3a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003b3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b40:	4b50      	ldr	r3, [pc, #320]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	494d      	ldr	r1, [pc, #308]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d044      	beq.n	8003be8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d107      	bne.n	8003b76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b66:	4b47      	ldr	r3, [pc, #284]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d119      	bne.n	8003ba6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e07f      	b.n	8003c76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d003      	beq.n	8003b86 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b82:	2b03      	cmp	r3, #3
 8003b84:	d107      	bne.n	8003b96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b86:	4b3f      	ldr	r3, [pc, #252]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d109      	bne.n	8003ba6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e06f      	b.n	8003c76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b96:	4b3b      	ldr	r3, [pc, #236]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d101      	bne.n	8003ba6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e067      	b.n	8003c76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ba6:	4b37      	ldr	r3, [pc, #220]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	f023 0203 	bic.w	r2, r3, #3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	4934      	ldr	r1, [pc, #208]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bb8:	f7fe fd94 	bl	80026e4 <HAL_GetTick>
 8003bbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bbe:	e00a      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bc0:	f7fe fd90 	bl	80026e4 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d901      	bls.n	8003bd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e04f      	b.n	8003c76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bd6:	4b2b      	ldr	r3, [pc, #172]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f003 020c 	and.w	r2, r3, #12
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d1eb      	bne.n	8003bc0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003be8:	4b25      	ldr	r3, [pc, #148]	@ (8003c80 <HAL_RCC_ClockConfig+0x1b8>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0307 	and.w	r3, r3, #7
 8003bf0:	683a      	ldr	r2, [r7, #0]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d20c      	bcs.n	8003c10 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bf6:	4b22      	ldr	r3, [pc, #136]	@ (8003c80 <HAL_RCC_ClockConfig+0x1b8>)
 8003bf8:	683a      	ldr	r2, [r7, #0]
 8003bfa:	b2d2      	uxtb	r2, r2
 8003bfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bfe:	4b20      	ldr	r3, [pc, #128]	@ (8003c80 <HAL_RCC_ClockConfig+0x1b8>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0307 	and.w	r3, r3, #7
 8003c06:	683a      	ldr	r2, [r7, #0]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d001      	beq.n	8003c10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e032      	b.n	8003c76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0304 	and.w	r3, r3, #4
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d008      	beq.n	8003c2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c1c:	4b19      	ldr	r3, [pc, #100]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	4916      	ldr	r1, [pc, #88]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0308 	and.w	r3, r3, #8
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d009      	beq.n	8003c4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c3a:	4b12      	ldr	r3, [pc, #72]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	490e      	ldr	r1, [pc, #56]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c4e:	f000 f821 	bl	8003c94 <HAL_RCC_GetSysClockFreq>
 8003c52:	4602      	mov	r2, r0
 8003c54:	4b0b      	ldr	r3, [pc, #44]	@ (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	091b      	lsrs	r3, r3, #4
 8003c5a:	f003 030f 	and.w	r3, r3, #15
 8003c5e:	490a      	ldr	r1, [pc, #40]	@ (8003c88 <HAL_RCC_ClockConfig+0x1c0>)
 8003c60:	5ccb      	ldrb	r3, [r1, r3]
 8003c62:	fa22 f303 	lsr.w	r3, r2, r3
 8003c66:	4a09      	ldr	r2, [pc, #36]	@ (8003c8c <HAL_RCC_ClockConfig+0x1c4>)
 8003c68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003c6a:	4b09      	ldr	r3, [pc, #36]	@ (8003c90 <HAL_RCC_ClockConfig+0x1c8>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f7fe fcf4 	bl	800265c <HAL_InitTick>

  return HAL_OK;
 8003c74:	2300      	movs	r3, #0
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3710      	adds	r7, #16
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	40023c00 	.word	0x40023c00
 8003c84:	40023800 	.word	0x40023800
 8003c88:	08009f40 	.word	0x08009f40
 8003c8c:	20000000 	.word	0x20000000
 8003c90:	20000004 	.word	0x20000004

08003c94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c98:	b090      	sub	sp, #64	@ 0x40
 8003c9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cac:	4b59      	ldr	r3, [pc, #356]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	f003 030c 	and.w	r3, r3, #12
 8003cb4:	2b08      	cmp	r3, #8
 8003cb6:	d00d      	beq.n	8003cd4 <HAL_RCC_GetSysClockFreq+0x40>
 8003cb8:	2b08      	cmp	r3, #8
 8003cba:	f200 80a1 	bhi.w	8003e00 <HAL_RCC_GetSysClockFreq+0x16c>
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d002      	beq.n	8003cc8 <HAL_RCC_GetSysClockFreq+0x34>
 8003cc2:	2b04      	cmp	r3, #4
 8003cc4:	d003      	beq.n	8003cce <HAL_RCC_GetSysClockFreq+0x3a>
 8003cc6:	e09b      	b.n	8003e00 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cc8:	4b53      	ldr	r3, [pc, #332]	@ (8003e18 <HAL_RCC_GetSysClockFreq+0x184>)
 8003cca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ccc:	e09b      	b.n	8003e06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003cce:	4b53      	ldr	r3, [pc, #332]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x188>)
 8003cd0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003cd2:	e098      	b.n	8003e06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cd4:	4b4f      	ldr	r3, [pc, #316]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cdc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cde:	4b4d      	ldr	r3, [pc, #308]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d028      	beq.n	8003d3c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cea:	4b4a      	ldr	r3, [pc, #296]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	099b      	lsrs	r3, r3, #6
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	623b      	str	r3, [r7, #32]
 8003cf4:	627a      	str	r2, [r7, #36]	@ 0x24
 8003cf6:	6a3b      	ldr	r3, [r7, #32]
 8003cf8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003cfc:	2100      	movs	r1, #0
 8003cfe:	4b47      	ldr	r3, [pc, #284]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x188>)
 8003d00:	fb03 f201 	mul.w	r2, r3, r1
 8003d04:	2300      	movs	r3, #0
 8003d06:	fb00 f303 	mul.w	r3, r0, r3
 8003d0a:	4413      	add	r3, r2
 8003d0c:	4a43      	ldr	r2, [pc, #268]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x188>)
 8003d0e:	fba0 1202 	umull	r1, r2, r0, r2
 8003d12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d14:	460a      	mov	r2, r1
 8003d16:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003d18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d1a:	4413      	add	r3, r2
 8003d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d20:	2200      	movs	r2, #0
 8003d22:	61bb      	str	r3, [r7, #24]
 8003d24:	61fa      	str	r2, [r7, #28]
 8003d26:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d2a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003d2e:	f7fc ffb3 	bl	8000c98 <__aeabi_uldivmod>
 8003d32:	4602      	mov	r2, r0
 8003d34:	460b      	mov	r3, r1
 8003d36:	4613      	mov	r3, r2
 8003d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d3a:	e053      	b.n	8003de4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d3c:	4b35      	ldr	r3, [pc, #212]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	099b      	lsrs	r3, r3, #6
 8003d42:	2200      	movs	r2, #0
 8003d44:	613b      	str	r3, [r7, #16]
 8003d46:	617a      	str	r2, [r7, #20]
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003d4e:	f04f 0b00 	mov.w	fp, #0
 8003d52:	4652      	mov	r2, sl
 8003d54:	465b      	mov	r3, fp
 8003d56:	f04f 0000 	mov.w	r0, #0
 8003d5a:	f04f 0100 	mov.w	r1, #0
 8003d5e:	0159      	lsls	r1, r3, #5
 8003d60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d64:	0150      	lsls	r0, r2, #5
 8003d66:	4602      	mov	r2, r0
 8003d68:	460b      	mov	r3, r1
 8003d6a:	ebb2 080a 	subs.w	r8, r2, sl
 8003d6e:	eb63 090b 	sbc.w	r9, r3, fp
 8003d72:	f04f 0200 	mov.w	r2, #0
 8003d76:	f04f 0300 	mov.w	r3, #0
 8003d7a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003d7e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003d82:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003d86:	ebb2 0408 	subs.w	r4, r2, r8
 8003d8a:	eb63 0509 	sbc.w	r5, r3, r9
 8003d8e:	f04f 0200 	mov.w	r2, #0
 8003d92:	f04f 0300 	mov.w	r3, #0
 8003d96:	00eb      	lsls	r3, r5, #3
 8003d98:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d9c:	00e2      	lsls	r2, r4, #3
 8003d9e:	4614      	mov	r4, r2
 8003da0:	461d      	mov	r5, r3
 8003da2:	eb14 030a 	adds.w	r3, r4, sl
 8003da6:	603b      	str	r3, [r7, #0]
 8003da8:	eb45 030b 	adc.w	r3, r5, fp
 8003dac:	607b      	str	r3, [r7, #4]
 8003dae:	f04f 0200 	mov.w	r2, #0
 8003db2:	f04f 0300 	mov.w	r3, #0
 8003db6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003dba:	4629      	mov	r1, r5
 8003dbc:	028b      	lsls	r3, r1, #10
 8003dbe:	4621      	mov	r1, r4
 8003dc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003dc4:	4621      	mov	r1, r4
 8003dc6:	028a      	lsls	r2, r1, #10
 8003dc8:	4610      	mov	r0, r2
 8003dca:	4619      	mov	r1, r3
 8003dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dce:	2200      	movs	r2, #0
 8003dd0:	60bb      	str	r3, [r7, #8]
 8003dd2:	60fa      	str	r2, [r7, #12]
 8003dd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003dd8:	f7fc ff5e 	bl	8000c98 <__aeabi_uldivmod>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	460b      	mov	r3, r1
 8003de0:	4613      	mov	r3, r2
 8003de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003de4:	4b0b      	ldr	r3, [pc, #44]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x180>)
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	0c1b      	lsrs	r3, r3, #16
 8003dea:	f003 0303 	and.w	r3, r3, #3
 8003dee:	3301      	adds	r3, #1
 8003df0:	005b      	lsls	r3, r3, #1
 8003df2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003df4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003dfe:	e002      	b.n	8003e06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e00:	4b05      	ldr	r3, [pc, #20]	@ (8003e18 <HAL_RCC_GetSysClockFreq+0x184>)
 8003e02:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3740      	adds	r7, #64	@ 0x40
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e12:	bf00      	nop
 8003e14:	40023800 	.word	0x40023800
 8003e18:	00f42400 	.word	0x00f42400
 8003e1c:	017d7840 	.word	0x017d7840

08003e20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e24:	4b03      	ldr	r3, [pc, #12]	@ (8003e34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e26:	681b      	ldr	r3, [r3, #0]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr
 8003e32:	bf00      	nop
 8003e34:	20000000 	.word	0x20000000

08003e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e3c:	f7ff fff0 	bl	8003e20 <HAL_RCC_GetHCLKFreq>
 8003e40:	4602      	mov	r2, r0
 8003e42:	4b05      	ldr	r3, [pc, #20]	@ (8003e58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	0a9b      	lsrs	r3, r3, #10
 8003e48:	f003 0307 	and.w	r3, r3, #7
 8003e4c:	4903      	ldr	r1, [pc, #12]	@ (8003e5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e4e:	5ccb      	ldrb	r3, [r1, r3]
 8003e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40023800 	.word	0x40023800
 8003e5c:	08009f50 	.word	0x08009f50

08003e60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e64:	f7ff ffdc 	bl	8003e20 <HAL_RCC_GetHCLKFreq>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	4b05      	ldr	r3, [pc, #20]	@ (8003e80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	0b5b      	lsrs	r3, r3, #13
 8003e70:	f003 0307 	and.w	r3, r3, #7
 8003e74:	4903      	ldr	r1, [pc, #12]	@ (8003e84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e76:	5ccb      	ldrb	r3, [r1, r3]
 8003e78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	40023800 	.word	0x40023800
 8003e84:	08009f50 	.word	0x08009f50

08003e88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e041      	b.n	8003f1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d106      	bne.n	8003eb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7fe f9e2 	bl	8002278 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2202      	movs	r2, #2
 8003eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	3304      	adds	r3, #4
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	4610      	mov	r0, r2
 8003ec8:	f000 f950 	bl	800416c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
	...

08003f28 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b085      	sub	sp, #20
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d001      	beq.n	8003f40 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e03c      	b.n	8003fba <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2202      	movs	r2, #2
 8003f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a1e      	ldr	r2, [pc, #120]	@ (8003fc8 <HAL_TIM_Base_Start+0xa0>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d018      	beq.n	8003f84 <HAL_TIM_Base_Start+0x5c>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f5a:	d013      	beq.n	8003f84 <HAL_TIM_Base_Start+0x5c>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a1a      	ldr	r2, [pc, #104]	@ (8003fcc <HAL_TIM_Base_Start+0xa4>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d00e      	beq.n	8003f84 <HAL_TIM_Base_Start+0x5c>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a19      	ldr	r2, [pc, #100]	@ (8003fd0 <HAL_TIM_Base_Start+0xa8>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d009      	beq.n	8003f84 <HAL_TIM_Base_Start+0x5c>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a17      	ldr	r2, [pc, #92]	@ (8003fd4 <HAL_TIM_Base_Start+0xac>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d004      	beq.n	8003f84 <HAL_TIM_Base_Start+0x5c>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a16      	ldr	r2, [pc, #88]	@ (8003fd8 <HAL_TIM_Base_Start+0xb0>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d111      	bne.n	8003fa8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f003 0307 	and.w	r3, r3, #7
 8003f8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2b06      	cmp	r3, #6
 8003f94:	d010      	beq.n	8003fb8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f042 0201 	orr.w	r2, r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fa6:	e007      	b.n	8003fb8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f042 0201 	orr.w	r2, r2, #1
 8003fb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3714      	adds	r7, #20
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr
 8003fc6:	bf00      	nop
 8003fc8:	40010000 	.word	0x40010000
 8003fcc:	40000400 	.word	0x40000400
 8003fd0:	40000800 	.word	0x40000800
 8003fd4:	40000c00 	.word	0x40000c00
 8003fd8:	40014000 	.word	0x40014000

08003fdc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d101      	bne.n	8003ff8 <HAL_TIM_ConfigClockSource+0x1c>
 8003ff4:	2302      	movs	r3, #2
 8003ff6:	e0b4      	b.n	8004162 <HAL_TIM_ConfigClockSource+0x186>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2202      	movs	r2, #2
 8004004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004016:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800401e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68ba      	ldr	r2, [r7, #8]
 8004026:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004030:	d03e      	beq.n	80040b0 <HAL_TIM_ConfigClockSource+0xd4>
 8004032:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004036:	f200 8087 	bhi.w	8004148 <HAL_TIM_ConfigClockSource+0x16c>
 800403a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800403e:	f000 8086 	beq.w	800414e <HAL_TIM_ConfigClockSource+0x172>
 8004042:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004046:	d87f      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x16c>
 8004048:	2b70      	cmp	r3, #112	@ 0x70
 800404a:	d01a      	beq.n	8004082 <HAL_TIM_ConfigClockSource+0xa6>
 800404c:	2b70      	cmp	r3, #112	@ 0x70
 800404e:	d87b      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x16c>
 8004050:	2b60      	cmp	r3, #96	@ 0x60
 8004052:	d050      	beq.n	80040f6 <HAL_TIM_ConfigClockSource+0x11a>
 8004054:	2b60      	cmp	r3, #96	@ 0x60
 8004056:	d877      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x16c>
 8004058:	2b50      	cmp	r3, #80	@ 0x50
 800405a:	d03c      	beq.n	80040d6 <HAL_TIM_ConfigClockSource+0xfa>
 800405c:	2b50      	cmp	r3, #80	@ 0x50
 800405e:	d873      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x16c>
 8004060:	2b40      	cmp	r3, #64	@ 0x40
 8004062:	d058      	beq.n	8004116 <HAL_TIM_ConfigClockSource+0x13a>
 8004064:	2b40      	cmp	r3, #64	@ 0x40
 8004066:	d86f      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x16c>
 8004068:	2b30      	cmp	r3, #48	@ 0x30
 800406a:	d064      	beq.n	8004136 <HAL_TIM_ConfigClockSource+0x15a>
 800406c:	2b30      	cmp	r3, #48	@ 0x30
 800406e:	d86b      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x16c>
 8004070:	2b20      	cmp	r3, #32
 8004072:	d060      	beq.n	8004136 <HAL_TIM_ConfigClockSource+0x15a>
 8004074:	2b20      	cmp	r3, #32
 8004076:	d867      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x16c>
 8004078:	2b00      	cmp	r3, #0
 800407a:	d05c      	beq.n	8004136 <HAL_TIM_ConfigClockSource+0x15a>
 800407c:	2b10      	cmp	r3, #16
 800407e:	d05a      	beq.n	8004136 <HAL_TIM_ConfigClockSource+0x15a>
 8004080:	e062      	b.n	8004148 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004092:	f000 f971 	bl	8004378 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80040a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68ba      	ldr	r2, [r7, #8]
 80040ac:	609a      	str	r2, [r3, #8]
      break;
 80040ae:	e04f      	b.n	8004150 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80040c0:	f000 f95a 	bl	8004378 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689a      	ldr	r2, [r3, #8]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040d2:	609a      	str	r2, [r3, #8]
      break;
 80040d4:	e03c      	b.n	8004150 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040e2:	461a      	mov	r2, r3
 80040e4:	f000 f8ce 	bl	8004284 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2150      	movs	r1, #80	@ 0x50
 80040ee:	4618      	mov	r0, r3
 80040f0:	f000 f927 	bl	8004342 <TIM_ITRx_SetConfig>
      break;
 80040f4:	e02c      	b.n	8004150 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004102:	461a      	mov	r2, r3
 8004104:	f000 f8ed 	bl	80042e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2160      	movs	r1, #96	@ 0x60
 800410e:	4618      	mov	r0, r3
 8004110:	f000 f917 	bl	8004342 <TIM_ITRx_SetConfig>
      break;
 8004114:	e01c      	b.n	8004150 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004122:	461a      	mov	r2, r3
 8004124:	f000 f8ae 	bl	8004284 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2140      	movs	r1, #64	@ 0x40
 800412e:	4618      	mov	r0, r3
 8004130:	f000 f907 	bl	8004342 <TIM_ITRx_SetConfig>
      break;
 8004134:	e00c      	b.n	8004150 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4619      	mov	r1, r3
 8004140:	4610      	mov	r0, r2
 8004142:	f000 f8fe 	bl	8004342 <TIM_ITRx_SetConfig>
      break;
 8004146:	e003      	b.n	8004150 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	73fb      	strb	r3, [r7, #15]
      break;
 800414c:	e000      	b.n	8004150 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800414e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004160:	7bfb      	ldrb	r3, [r7, #15]
}
 8004162:	4618      	mov	r0, r3
 8004164:	3710      	adds	r7, #16
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
	...

0800416c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800416c:	b480      	push	{r7}
 800416e:	b085      	sub	sp, #20
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a3a      	ldr	r2, [pc, #232]	@ (8004268 <TIM_Base_SetConfig+0xfc>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d00f      	beq.n	80041a4 <TIM_Base_SetConfig+0x38>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800418a:	d00b      	beq.n	80041a4 <TIM_Base_SetConfig+0x38>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a37      	ldr	r2, [pc, #220]	@ (800426c <TIM_Base_SetConfig+0x100>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d007      	beq.n	80041a4 <TIM_Base_SetConfig+0x38>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	4a36      	ldr	r2, [pc, #216]	@ (8004270 <TIM_Base_SetConfig+0x104>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d003      	beq.n	80041a4 <TIM_Base_SetConfig+0x38>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	4a35      	ldr	r2, [pc, #212]	@ (8004274 <TIM_Base_SetConfig+0x108>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d108      	bne.n	80041b6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a2b      	ldr	r2, [pc, #172]	@ (8004268 <TIM_Base_SetConfig+0xfc>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d01b      	beq.n	80041f6 <TIM_Base_SetConfig+0x8a>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041c4:	d017      	beq.n	80041f6 <TIM_Base_SetConfig+0x8a>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a28      	ldr	r2, [pc, #160]	@ (800426c <TIM_Base_SetConfig+0x100>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d013      	beq.n	80041f6 <TIM_Base_SetConfig+0x8a>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a27      	ldr	r2, [pc, #156]	@ (8004270 <TIM_Base_SetConfig+0x104>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d00f      	beq.n	80041f6 <TIM_Base_SetConfig+0x8a>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a26      	ldr	r2, [pc, #152]	@ (8004274 <TIM_Base_SetConfig+0x108>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d00b      	beq.n	80041f6 <TIM_Base_SetConfig+0x8a>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a25      	ldr	r2, [pc, #148]	@ (8004278 <TIM_Base_SetConfig+0x10c>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d007      	beq.n	80041f6 <TIM_Base_SetConfig+0x8a>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a24      	ldr	r2, [pc, #144]	@ (800427c <TIM_Base_SetConfig+0x110>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d003      	beq.n	80041f6 <TIM_Base_SetConfig+0x8a>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a23      	ldr	r2, [pc, #140]	@ (8004280 <TIM_Base_SetConfig+0x114>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d108      	bne.n	8004208 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	4313      	orrs	r3, r2
 8004206:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	4313      	orrs	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	68fa      	ldr	r2, [r7, #12]
 800421a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	689a      	ldr	r2, [r3, #8]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a0e      	ldr	r2, [pc, #56]	@ (8004268 <TIM_Base_SetConfig+0xfc>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d103      	bne.n	800423c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	691a      	ldr	r2, [r3, #16]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	691b      	ldr	r3, [r3, #16]
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	2b01      	cmp	r3, #1
 800424c:	d105      	bne.n	800425a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	691b      	ldr	r3, [r3, #16]
 8004252:	f023 0201 	bic.w	r2, r3, #1
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	611a      	str	r2, [r3, #16]
  }
}
 800425a:	bf00      	nop
 800425c:	3714      	adds	r7, #20
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	40010000 	.word	0x40010000
 800426c:	40000400 	.word	0x40000400
 8004270:	40000800 	.word	0x40000800
 8004274:	40000c00 	.word	0x40000c00
 8004278:	40014000 	.word	0x40014000
 800427c:	40014400 	.word	0x40014400
 8004280:	40014800 	.word	0x40014800

08004284 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004284:	b480      	push	{r7}
 8004286:	b087      	sub	sp, #28
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6a1b      	ldr	r3, [r3, #32]
 8004294:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	f023 0201 	bic.w	r2, r3, #1
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80042ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	011b      	lsls	r3, r3, #4
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	f023 030a 	bic.w	r3, r3, #10
 80042c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80042c2:	697a      	ldr	r2, [r7, #20]
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	693a      	ldr	r2, [r7, #16]
 80042ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	697a      	ldr	r2, [r7, #20]
 80042d4:	621a      	str	r2, [r3, #32]
}
 80042d6:	bf00      	nop
 80042d8:	371c      	adds	r7, #28
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr

080042e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b087      	sub	sp, #28
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	60f8      	str	r0, [r7, #12]
 80042ea:	60b9      	str	r1, [r7, #8]
 80042ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6a1b      	ldr	r3, [r3, #32]
 80042f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	f023 0210 	bic.w	r2, r3, #16
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800430c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	031b      	lsls	r3, r3, #12
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	4313      	orrs	r3, r2
 8004316:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800431e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	011b      	lsls	r3, r3, #4
 8004324:	697a      	ldr	r2, [r7, #20]
 8004326:	4313      	orrs	r3, r2
 8004328:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	693a      	ldr	r2, [r7, #16]
 800432e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	697a      	ldr	r2, [r7, #20]
 8004334:	621a      	str	r2, [r3, #32]
}
 8004336:	bf00      	nop
 8004338:	371c      	adds	r7, #28
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004342:	b480      	push	{r7}
 8004344:	b085      	sub	sp, #20
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
 800434a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004358:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800435a:	683a      	ldr	r2, [r7, #0]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	4313      	orrs	r3, r2
 8004360:	f043 0307 	orr.w	r3, r3, #7
 8004364:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	609a      	str	r2, [r3, #8]
}
 800436c:	bf00      	nop
 800436e:	3714      	adds	r7, #20
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004378:	b480      	push	{r7}
 800437a:	b087      	sub	sp, #28
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
 8004384:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004392:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	021a      	lsls	r2, r3, #8
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	431a      	orrs	r2, r3
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	4313      	orrs	r3, r2
 80043a0:	697a      	ldr	r2, [r7, #20]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	697a      	ldr	r2, [r7, #20]
 80043aa:	609a      	str	r2, [r3, #8]
}
 80043ac:	bf00      	nop
 80043ae:	371c      	adds	r7, #28
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr

080043b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b085      	sub	sp, #20
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d101      	bne.n	80043d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043cc:	2302      	movs	r3, #2
 80043ce:	e050      	b.n	8004472 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2202      	movs	r2, #2
 80043dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	4313      	orrs	r3, r2
 8004400:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a1c      	ldr	r2, [pc, #112]	@ (8004480 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d018      	beq.n	8004446 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800441c:	d013      	beq.n	8004446 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a18      	ldr	r2, [pc, #96]	@ (8004484 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d00e      	beq.n	8004446 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a16      	ldr	r2, [pc, #88]	@ (8004488 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d009      	beq.n	8004446 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a15      	ldr	r2, [pc, #84]	@ (800448c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d004      	beq.n	8004446 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a13      	ldr	r2, [pc, #76]	@ (8004490 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d10c      	bne.n	8004460 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800444c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	68ba      	ldr	r2, [r7, #8]
 8004454:	4313      	orrs	r3, r2
 8004456:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68ba      	ldr	r2, [r7, #8]
 800445e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	4618      	mov	r0, r3
 8004474:	3714      	adds	r7, #20
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	40010000 	.word	0x40010000
 8004484:	40000400 	.word	0x40000400
 8004488:	40000800 	.word	0x40000800
 800448c:	40000c00 	.word	0x40000c00
 8004490:	40014000 	.word	0x40014000

08004494 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d101      	bne.n	80044a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e042      	b.n	800452c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d106      	bne.n	80044c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f7fd fefe 	bl	80022bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2224      	movs	r2, #36	@ 0x24
 80044c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68da      	ldr	r2, [r3, #12]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f000 fa09 	bl	80048f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	691a      	ldr	r2, [r3, #16]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80044ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	695a      	ldr	r2, [r3, #20]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80044fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68da      	ldr	r2, [r3, #12]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800450c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2220      	movs	r2, #32
 8004518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2220      	movs	r2, #32
 8004520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800452a:	2300      	movs	r3, #0
}
 800452c:	4618      	mov	r0, r3
 800452e:	3708      	adds	r7, #8
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b08a      	sub	sp, #40	@ 0x28
 8004538:	af02      	add	r7, sp, #8
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	603b      	str	r3, [r7, #0]
 8004540:	4613      	mov	r3, r2
 8004542:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004544:	2300      	movs	r3, #0
 8004546:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800454e:	b2db      	uxtb	r3, r3
 8004550:	2b20      	cmp	r3, #32
 8004552:	d175      	bne.n	8004640 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d002      	beq.n	8004560 <HAL_UART_Transmit+0x2c>
 800455a:	88fb      	ldrh	r3, [r7, #6]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d101      	bne.n	8004564 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e06e      	b.n	8004642 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2221      	movs	r2, #33	@ 0x21
 800456e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004572:	f7fe f8b7 	bl	80026e4 <HAL_GetTick>
 8004576:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	88fa      	ldrh	r2, [r7, #6]
 800457c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	88fa      	ldrh	r2, [r7, #6]
 8004582:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800458c:	d108      	bne.n	80045a0 <HAL_UART_Transmit+0x6c>
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	691b      	ldr	r3, [r3, #16]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d104      	bne.n	80045a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004596:	2300      	movs	r3, #0
 8004598:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	61bb      	str	r3, [r7, #24]
 800459e:	e003      	b.n	80045a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045a4:	2300      	movs	r3, #0
 80045a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045a8:	e02e      	b.n	8004608 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	9300      	str	r3, [sp, #0]
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	2200      	movs	r2, #0
 80045b2:	2180      	movs	r1, #128	@ 0x80
 80045b4:	68f8      	ldr	r0, [r7, #12]
 80045b6:	f000 f8df 	bl	8004778 <UART_WaitOnFlagUntilTimeout>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d005      	beq.n	80045cc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2220      	movs	r2, #32
 80045c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	e03a      	b.n	8004642 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10b      	bne.n	80045ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	881b      	ldrh	r3, [r3, #0]
 80045d6:	461a      	mov	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	3302      	adds	r3, #2
 80045e6:	61bb      	str	r3, [r7, #24]
 80045e8:	e007      	b.n	80045fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	781a      	ldrb	r2, [r3, #0]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	3301      	adds	r3, #1
 80045f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80045fe:	b29b      	uxth	r3, r3
 8004600:	3b01      	subs	r3, #1
 8004602:	b29a      	uxth	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800460c:	b29b      	uxth	r3, r3
 800460e:	2b00      	cmp	r3, #0
 8004610:	d1cb      	bne.n	80045aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	9300      	str	r3, [sp, #0]
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	2200      	movs	r2, #0
 800461a:	2140      	movs	r1, #64	@ 0x40
 800461c:	68f8      	ldr	r0, [r7, #12]
 800461e:	f000 f8ab 	bl	8004778 <UART_WaitOnFlagUntilTimeout>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d005      	beq.n	8004634 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2220      	movs	r2, #32
 800462c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	e006      	b.n	8004642 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2220      	movs	r2, #32
 8004638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800463c:	2300      	movs	r3, #0
 800463e:	e000      	b.n	8004642 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004640:	2302      	movs	r3, #2
  }
}
 8004642:	4618      	mov	r0, r3
 8004644:	3720      	adds	r7, #32
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b08a      	sub	sp, #40	@ 0x28
 800464e:	af02      	add	r7, sp, #8
 8004650:	60f8      	str	r0, [r7, #12]
 8004652:	60b9      	str	r1, [r7, #8]
 8004654:	603b      	str	r3, [r7, #0]
 8004656:	4613      	mov	r3, r2
 8004658:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800465a:	2300      	movs	r3, #0
 800465c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b20      	cmp	r3, #32
 8004668:	f040 8081 	bne.w	800476e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d002      	beq.n	8004678 <HAL_UART_Receive+0x2e>
 8004672:	88fb      	ldrh	r3, [r7, #6]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e079      	b.n	8004770 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2222      	movs	r2, #34	@ 0x22
 8004686:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004690:	f7fe f828 	bl	80026e4 <HAL_GetTick>
 8004694:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	88fa      	ldrh	r2, [r7, #6]
 800469a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	88fa      	ldrh	r2, [r7, #6]
 80046a0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046aa:	d108      	bne.n	80046be <HAL_UART_Receive+0x74>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d104      	bne.n	80046be <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80046b4:	2300      	movs	r3, #0
 80046b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	61bb      	str	r3, [r7, #24]
 80046bc:	e003      	b.n	80046c6 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046c2:	2300      	movs	r3, #0
 80046c4:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80046c6:	e047      	b.n	8004758 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	9300      	str	r3, [sp, #0]
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	2200      	movs	r2, #0
 80046d0:	2120      	movs	r1, #32
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f000 f850 	bl	8004778 <UART_WaitOnFlagUntilTimeout>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d005      	beq.n	80046ea <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2220      	movs	r2, #32
 80046e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e042      	b.n	8004770 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d10c      	bne.n	800470a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046fc:	b29a      	uxth	r2, r3
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	3302      	adds	r3, #2
 8004706:	61bb      	str	r3, [r7, #24]
 8004708:	e01f      	b.n	800474a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004712:	d007      	beq.n	8004724 <HAL_UART_Receive+0xda>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d10a      	bne.n	8004732 <HAL_UART_Receive+0xe8>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d106      	bne.n	8004732 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	b2da      	uxtb	r2, r3
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	701a      	strb	r2, [r3, #0]
 8004730:	e008      	b.n	8004744 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	b2db      	uxtb	r3, r3
 800473a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800473e:	b2da      	uxtb	r2, r3
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	3301      	adds	r3, #1
 8004748:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800474e:	b29b      	uxth	r3, r3
 8004750:	3b01      	subs	r3, #1
 8004752:	b29a      	uxth	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800475c:	b29b      	uxth	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1b2      	bne.n	80046c8 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2220      	movs	r2, #32
 8004766:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800476a:	2300      	movs	r3, #0
 800476c:	e000      	b.n	8004770 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800476e:	2302      	movs	r3, #2
  }
}
 8004770:	4618      	mov	r0, r3
 8004772:	3720      	adds	r7, #32
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	603b      	str	r3, [r7, #0]
 8004784:	4613      	mov	r3, r2
 8004786:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004788:	e03b      	b.n	8004802 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800478a:	6a3b      	ldr	r3, [r7, #32]
 800478c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004790:	d037      	beq.n	8004802 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004792:	f7fd ffa7 	bl	80026e4 <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	6a3a      	ldr	r2, [r7, #32]
 800479e:	429a      	cmp	r2, r3
 80047a0:	d302      	bcc.n	80047a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80047a2:	6a3b      	ldr	r3, [r7, #32]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d101      	bne.n	80047ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e03a      	b.n	8004822 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	f003 0304 	and.w	r3, r3, #4
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d023      	beq.n	8004802 <UART_WaitOnFlagUntilTimeout+0x8a>
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	2b80      	cmp	r3, #128	@ 0x80
 80047be:	d020      	beq.n	8004802 <UART_WaitOnFlagUntilTimeout+0x8a>
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	2b40      	cmp	r3, #64	@ 0x40
 80047c4:	d01d      	beq.n	8004802 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0308 	and.w	r3, r3, #8
 80047d0:	2b08      	cmp	r3, #8
 80047d2:	d116      	bne.n	8004802 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80047d4:	2300      	movs	r3, #0
 80047d6:	617b      	str	r3, [r7, #20]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	617b      	str	r3, [r7, #20]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	617b      	str	r3, [r7, #20]
 80047e8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047ea:	68f8      	ldr	r0, [r7, #12]
 80047ec:	f000 f81d 	bl	800482a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2208      	movs	r2, #8
 80047f4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e00f      	b.n	8004822 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	4013      	ands	r3, r2
 800480c:	68ba      	ldr	r2, [r7, #8]
 800480e:	429a      	cmp	r2, r3
 8004810:	bf0c      	ite	eq
 8004812:	2301      	moveq	r3, #1
 8004814:	2300      	movne	r3, #0
 8004816:	b2db      	uxtb	r3, r3
 8004818:	461a      	mov	r2, r3
 800481a:	79fb      	ldrb	r3, [r7, #7]
 800481c:	429a      	cmp	r2, r3
 800481e:	d0b4      	beq.n	800478a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3718      	adds	r7, #24
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800482a:	b480      	push	{r7}
 800482c:	b095      	sub	sp, #84	@ 0x54
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	330c      	adds	r3, #12
 8004838:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800483a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800483c:	e853 3f00 	ldrex	r3, [r3]
 8004840:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004844:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004848:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	330c      	adds	r3, #12
 8004850:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004852:	643a      	str	r2, [r7, #64]	@ 0x40
 8004854:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004856:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004858:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800485a:	e841 2300 	strex	r3, r2, [r1]
 800485e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1e5      	bne.n	8004832 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	3314      	adds	r3, #20
 800486c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800486e:	6a3b      	ldr	r3, [r7, #32]
 8004870:	e853 3f00 	ldrex	r3, [r3]
 8004874:	61fb      	str	r3, [r7, #28]
   return(result);
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	f023 0301 	bic.w	r3, r3, #1
 800487c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	3314      	adds	r3, #20
 8004884:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004886:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004888:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800488c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800488e:	e841 2300 	strex	r3, r2, [r1]
 8004892:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1e5      	bne.n	8004866 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d119      	bne.n	80048d6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	330c      	adds	r3, #12
 80048a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	e853 3f00 	ldrex	r3, [r3]
 80048b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	f023 0310 	bic.w	r3, r3, #16
 80048b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	330c      	adds	r3, #12
 80048c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80048c2:	61ba      	str	r2, [r7, #24]
 80048c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c6:	6979      	ldr	r1, [r7, #20]
 80048c8:	69ba      	ldr	r2, [r7, #24]
 80048ca:	e841 2300 	strex	r3, r2, [r1]
 80048ce:	613b      	str	r3, [r7, #16]
   return(result);
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d1e5      	bne.n	80048a2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2220      	movs	r2, #32
 80048da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80048e4:	bf00      	nop
 80048e6:	3754      	adds	r7, #84	@ 0x54
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048f4:	b0c0      	sub	sp, #256	@ 0x100
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	691b      	ldr	r3, [r3, #16]
 8004904:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800490c:	68d9      	ldr	r1, [r3, #12]
 800490e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	ea40 0301 	orr.w	r3, r0, r1
 8004918:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800491a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	431a      	orrs	r2, r3
 8004928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800492c:	695b      	ldr	r3, [r3, #20]
 800492e:	431a      	orrs	r2, r3
 8004930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004934:	69db      	ldr	r3, [r3, #28]
 8004936:	4313      	orrs	r3, r2
 8004938:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800493c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004948:	f021 010c 	bic.w	r1, r1, #12
 800494c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004956:	430b      	orrs	r3, r1
 8004958:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800495a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800496a:	6999      	ldr	r1, [r3, #24]
 800496c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	ea40 0301 	orr.w	r3, r0, r1
 8004976:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	4b8f      	ldr	r3, [pc, #572]	@ (8004bbc <UART_SetConfig+0x2cc>)
 8004980:	429a      	cmp	r2, r3
 8004982:	d005      	beq.n	8004990 <UART_SetConfig+0xa0>
 8004984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	4b8d      	ldr	r3, [pc, #564]	@ (8004bc0 <UART_SetConfig+0x2d0>)
 800498c:	429a      	cmp	r2, r3
 800498e:	d104      	bne.n	800499a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004990:	f7ff fa66 	bl	8003e60 <HAL_RCC_GetPCLK2Freq>
 8004994:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004998:	e003      	b.n	80049a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800499a:	f7ff fa4d 	bl	8003e38 <HAL_RCC_GetPCLK1Freq>
 800499e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049a6:	69db      	ldr	r3, [r3, #28]
 80049a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049ac:	f040 810c 	bne.w	8004bc8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80049b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049b4:	2200      	movs	r2, #0
 80049b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80049ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80049be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80049c2:	4622      	mov	r2, r4
 80049c4:	462b      	mov	r3, r5
 80049c6:	1891      	adds	r1, r2, r2
 80049c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80049ca:	415b      	adcs	r3, r3
 80049cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80049ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80049d2:	4621      	mov	r1, r4
 80049d4:	eb12 0801 	adds.w	r8, r2, r1
 80049d8:	4629      	mov	r1, r5
 80049da:	eb43 0901 	adc.w	r9, r3, r1
 80049de:	f04f 0200 	mov.w	r2, #0
 80049e2:	f04f 0300 	mov.w	r3, #0
 80049e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80049ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80049ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80049f2:	4690      	mov	r8, r2
 80049f4:	4699      	mov	r9, r3
 80049f6:	4623      	mov	r3, r4
 80049f8:	eb18 0303 	adds.w	r3, r8, r3
 80049fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004a00:	462b      	mov	r3, r5
 8004a02:	eb49 0303 	adc.w	r3, r9, r3
 8004a06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004a16:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004a1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004a1e:	460b      	mov	r3, r1
 8004a20:	18db      	adds	r3, r3, r3
 8004a22:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a24:	4613      	mov	r3, r2
 8004a26:	eb42 0303 	adc.w	r3, r2, r3
 8004a2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004a30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004a34:	f7fc f930 	bl	8000c98 <__aeabi_uldivmod>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	4b61      	ldr	r3, [pc, #388]	@ (8004bc4 <UART_SetConfig+0x2d4>)
 8004a3e:	fba3 2302 	umull	r2, r3, r3, r2
 8004a42:	095b      	lsrs	r3, r3, #5
 8004a44:	011c      	lsls	r4, r3, #4
 8004a46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a50:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004a54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004a58:	4642      	mov	r2, r8
 8004a5a:	464b      	mov	r3, r9
 8004a5c:	1891      	adds	r1, r2, r2
 8004a5e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004a60:	415b      	adcs	r3, r3
 8004a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004a68:	4641      	mov	r1, r8
 8004a6a:	eb12 0a01 	adds.w	sl, r2, r1
 8004a6e:	4649      	mov	r1, r9
 8004a70:	eb43 0b01 	adc.w	fp, r3, r1
 8004a74:	f04f 0200 	mov.w	r2, #0
 8004a78:	f04f 0300 	mov.w	r3, #0
 8004a7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a88:	4692      	mov	sl, r2
 8004a8a:	469b      	mov	fp, r3
 8004a8c:	4643      	mov	r3, r8
 8004a8e:	eb1a 0303 	adds.w	r3, sl, r3
 8004a92:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a96:	464b      	mov	r3, r9
 8004a98:	eb4b 0303 	adc.w	r3, fp, r3
 8004a9c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004aac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004ab0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004ab4:	460b      	mov	r3, r1
 8004ab6:	18db      	adds	r3, r3, r3
 8004ab8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004aba:	4613      	mov	r3, r2
 8004abc:	eb42 0303 	adc.w	r3, r2, r3
 8004ac0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ac2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004ac6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004aca:	f7fc f8e5 	bl	8000c98 <__aeabi_uldivmod>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	4611      	mov	r1, r2
 8004ad4:	4b3b      	ldr	r3, [pc, #236]	@ (8004bc4 <UART_SetConfig+0x2d4>)
 8004ad6:	fba3 2301 	umull	r2, r3, r3, r1
 8004ada:	095b      	lsrs	r3, r3, #5
 8004adc:	2264      	movs	r2, #100	@ 0x64
 8004ade:	fb02 f303 	mul.w	r3, r2, r3
 8004ae2:	1acb      	subs	r3, r1, r3
 8004ae4:	00db      	lsls	r3, r3, #3
 8004ae6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004aea:	4b36      	ldr	r3, [pc, #216]	@ (8004bc4 <UART_SetConfig+0x2d4>)
 8004aec:	fba3 2302 	umull	r2, r3, r3, r2
 8004af0:	095b      	lsrs	r3, r3, #5
 8004af2:	005b      	lsls	r3, r3, #1
 8004af4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004af8:	441c      	add	r4, r3
 8004afa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004afe:	2200      	movs	r2, #0
 8004b00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b04:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004b08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004b0c:	4642      	mov	r2, r8
 8004b0e:	464b      	mov	r3, r9
 8004b10:	1891      	adds	r1, r2, r2
 8004b12:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004b14:	415b      	adcs	r3, r3
 8004b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004b1c:	4641      	mov	r1, r8
 8004b1e:	1851      	adds	r1, r2, r1
 8004b20:	6339      	str	r1, [r7, #48]	@ 0x30
 8004b22:	4649      	mov	r1, r9
 8004b24:	414b      	adcs	r3, r1
 8004b26:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b28:	f04f 0200 	mov.w	r2, #0
 8004b2c:	f04f 0300 	mov.w	r3, #0
 8004b30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004b34:	4659      	mov	r1, fp
 8004b36:	00cb      	lsls	r3, r1, #3
 8004b38:	4651      	mov	r1, sl
 8004b3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b3e:	4651      	mov	r1, sl
 8004b40:	00ca      	lsls	r2, r1, #3
 8004b42:	4610      	mov	r0, r2
 8004b44:	4619      	mov	r1, r3
 8004b46:	4603      	mov	r3, r0
 8004b48:	4642      	mov	r2, r8
 8004b4a:	189b      	adds	r3, r3, r2
 8004b4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b50:	464b      	mov	r3, r9
 8004b52:	460a      	mov	r2, r1
 8004b54:	eb42 0303 	adc.w	r3, r2, r3
 8004b58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004b68:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004b6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004b70:	460b      	mov	r3, r1
 8004b72:	18db      	adds	r3, r3, r3
 8004b74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b76:	4613      	mov	r3, r2
 8004b78:	eb42 0303 	adc.w	r3, r2, r3
 8004b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004b86:	f7fc f887 	bl	8000c98 <__aeabi_uldivmod>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	460b      	mov	r3, r1
 8004b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8004bc4 <UART_SetConfig+0x2d4>)
 8004b90:	fba3 1302 	umull	r1, r3, r3, r2
 8004b94:	095b      	lsrs	r3, r3, #5
 8004b96:	2164      	movs	r1, #100	@ 0x64
 8004b98:	fb01 f303 	mul.w	r3, r1, r3
 8004b9c:	1ad3      	subs	r3, r2, r3
 8004b9e:	00db      	lsls	r3, r3, #3
 8004ba0:	3332      	adds	r3, #50	@ 0x32
 8004ba2:	4a08      	ldr	r2, [pc, #32]	@ (8004bc4 <UART_SetConfig+0x2d4>)
 8004ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba8:	095b      	lsrs	r3, r3, #5
 8004baa:	f003 0207 	and.w	r2, r3, #7
 8004bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4422      	add	r2, r4
 8004bb6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004bb8:	e106      	b.n	8004dc8 <UART_SetConfig+0x4d8>
 8004bba:	bf00      	nop
 8004bbc:	40011000 	.word	0x40011000
 8004bc0:	40011400 	.word	0x40011400
 8004bc4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004bc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004bd2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004bd6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004bda:	4642      	mov	r2, r8
 8004bdc:	464b      	mov	r3, r9
 8004bde:	1891      	adds	r1, r2, r2
 8004be0:	6239      	str	r1, [r7, #32]
 8004be2:	415b      	adcs	r3, r3
 8004be4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004be6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004bea:	4641      	mov	r1, r8
 8004bec:	1854      	adds	r4, r2, r1
 8004bee:	4649      	mov	r1, r9
 8004bf0:	eb43 0501 	adc.w	r5, r3, r1
 8004bf4:	f04f 0200 	mov.w	r2, #0
 8004bf8:	f04f 0300 	mov.w	r3, #0
 8004bfc:	00eb      	lsls	r3, r5, #3
 8004bfe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c02:	00e2      	lsls	r2, r4, #3
 8004c04:	4614      	mov	r4, r2
 8004c06:	461d      	mov	r5, r3
 8004c08:	4643      	mov	r3, r8
 8004c0a:	18e3      	adds	r3, r4, r3
 8004c0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c10:	464b      	mov	r3, r9
 8004c12:	eb45 0303 	adc.w	r3, r5, r3
 8004c16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c26:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004c2a:	f04f 0200 	mov.w	r2, #0
 8004c2e:	f04f 0300 	mov.w	r3, #0
 8004c32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004c36:	4629      	mov	r1, r5
 8004c38:	008b      	lsls	r3, r1, #2
 8004c3a:	4621      	mov	r1, r4
 8004c3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c40:	4621      	mov	r1, r4
 8004c42:	008a      	lsls	r2, r1, #2
 8004c44:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004c48:	f7fc f826 	bl	8000c98 <__aeabi_uldivmod>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	460b      	mov	r3, r1
 8004c50:	4b60      	ldr	r3, [pc, #384]	@ (8004dd4 <UART_SetConfig+0x4e4>)
 8004c52:	fba3 2302 	umull	r2, r3, r3, r2
 8004c56:	095b      	lsrs	r3, r3, #5
 8004c58:	011c      	lsls	r4, r3, #4
 8004c5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004c64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004c68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004c6c:	4642      	mov	r2, r8
 8004c6e:	464b      	mov	r3, r9
 8004c70:	1891      	adds	r1, r2, r2
 8004c72:	61b9      	str	r1, [r7, #24]
 8004c74:	415b      	adcs	r3, r3
 8004c76:	61fb      	str	r3, [r7, #28]
 8004c78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c7c:	4641      	mov	r1, r8
 8004c7e:	1851      	adds	r1, r2, r1
 8004c80:	6139      	str	r1, [r7, #16]
 8004c82:	4649      	mov	r1, r9
 8004c84:	414b      	adcs	r3, r1
 8004c86:	617b      	str	r3, [r7, #20]
 8004c88:	f04f 0200 	mov.w	r2, #0
 8004c8c:	f04f 0300 	mov.w	r3, #0
 8004c90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c94:	4659      	mov	r1, fp
 8004c96:	00cb      	lsls	r3, r1, #3
 8004c98:	4651      	mov	r1, sl
 8004c9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c9e:	4651      	mov	r1, sl
 8004ca0:	00ca      	lsls	r2, r1, #3
 8004ca2:	4610      	mov	r0, r2
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	4642      	mov	r2, r8
 8004caa:	189b      	adds	r3, r3, r2
 8004cac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004cb0:	464b      	mov	r3, r9
 8004cb2:	460a      	mov	r2, r1
 8004cb4:	eb42 0303 	adc.w	r3, r2, r3
 8004cb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004cc6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004cc8:	f04f 0200 	mov.w	r2, #0
 8004ccc:	f04f 0300 	mov.w	r3, #0
 8004cd0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004cd4:	4649      	mov	r1, r9
 8004cd6:	008b      	lsls	r3, r1, #2
 8004cd8:	4641      	mov	r1, r8
 8004cda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cde:	4641      	mov	r1, r8
 8004ce0:	008a      	lsls	r2, r1, #2
 8004ce2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004ce6:	f7fb ffd7 	bl	8000c98 <__aeabi_uldivmod>
 8004cea:	4602      	mov	r2, r0
 8004cec:	460b      	mov	r3, r1
 8004cee:	4611      	mov	r1, r2
 8004cf0:	4b38      	ldr	r3, [pc, #224]	@ (8004dd4 <UART_SetConfig+0x4e4>)
 8004cf2:	fba3 2301 	umull	r2, r3, r3, r1
 8004cf6:	095b      	lsrs	r3, r3, #5
 8004cf8:	2264      	movs	r2, #100	@ 0x64
 8004cfa:	fb02 f303 	mul.w	r3, r2, r3
 8004cfe:	1acb      	subs	r3, r1, r3
 8004d00:	011b      	lsls	r3, r3, #4
 8004d02:	3332      	adds	r3, #50	@ 0x32
 8004d04:	4a33      	ldr	r2, [pc, #204]	@ (8004dd4 <UART_SetConfig+0x4e4>)
 8004d06:	fba2 2303 	umull	r2, r3, r2, r3
 8004d0a:	095b      	lsrs	r3, r3, #5
 8004d0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d10:	441c      	add	r4, r3
 8004d12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d16:	2200      	movs	r2, #0
 8004d18:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d1a:	677a      	str	r2, [r7, #116]	@ 0x74
 8004d1c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004d20:	4642      	mov	r2, r8
 8004d22:	464b      	mov	r3, r9
 8004d24:	1891      	adds	r1, r2, r2
 8004d26:	60b9      	str	r1, [r7, #8]
 8004d28:	415b      	adcs	r3, r3
 8004d2a:	60fb      	str	r3, [r7, #12]
 8004d2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d30:	4641      	mov	r1, r8
 8004d32:	1851      	adds	r1, r2, r1
 8004d34:	6039      	str	r1, [r7, #0]
 8004d36:	4649      	mov	r1, r9
 8004d38:	414b      	adcs	r3, r1
 8004d3a:	607b      	str	r3, [r7, #4]
 8004d3c:	f04f 0200 	mov.w	r2, #0
 8004d40:	f04f 0300 	mov.w	r3, #0
 8004d44:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004d48:	4659      	mov	r1, fp
 8004d4a:	00cb      	lsls	r3, r1, #3
 8004d4c:	4651      	mov	r1, sl
 8004d4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d52:	4651      	mov	r1, sl
 8004d54:	00ca      	lsls	r2, r1, #3
 8004d56:	4610      	mov	r0, r2
 8004d58:	4619      	mov	r1, r3
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	4642      	mov	r2, r8
 8004d5e:	189b      	adds	r3, r3, r2
 8004d60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d62:	464b      	mov	r3, r9
 8004d64:	460a      	mov	r2, r1
 8004d66:	eb42 0303 	adc.w	r3, r2, r3
 8004d6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d76:	667a      	str	r2, [r7, #100]	@ 0x64
 8004d78:	f04f 0200 	mov.w	r2, #0
 8004d7c:	f04f 0300 	mov.w	r3, #0
 8004d80:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004d84:	4649      	mov	r1, r9
 8004d86:	008b      	lsls	r3, r1, #2
 8004d88:	4641      	mov	r1, r8
 8004d8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d8e:	4641      	mov	r1, r8
 8004d90:	008a      	lsls	r2, r1, #2
 8004d92:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004d96:	f7fb ff7f 	bl	8000c98 <__aeabi_uldivmod>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	460b      	mov	r3, r1
 8004d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004dd4 <UART_SetConfig+0x4e4>)
 8004da0:	fba3 1302 	umull	r1, r3, r3, r2
 8004da4:	095b      	lsrs	r3, r3, #5
 8004da6:	2164      	movs	r1, #100	@ 0x64
 8004da8:	fb01 f303 	mul.w	r3, r1, r3
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	011b      	lsls	r3, r3, #4
 8004db0:	3332      	adds	r3, #50	@ 0x32
 8004db2:	4a08      	ldr	r2, [pc, #32]	@ (8004dd4 <UART_SetConfig+0x4e4>)
 8004db4:	fba2 2303 	umull	r2, r3, r2, r3
 8004db8:	095b      	lsrs	r3, r3, #5
 8004dba:	f003 020f 	and.w	r2, r3, #15
 8004dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4422      	add	r2, r4
 8004dc6:	609a      	str	r2, [r3, #8]
}
 8004dc8:	bf00      	nop
 8004dca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dd4:	51eb851f 	.word	0x51eb851f

08004dd8 <__cvt>:
 8004dd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ddc:	ec57 6b10 	vmov	r6, r7, d0
 8004de0:	2f00      	cmp	r7, #0
 8004de2:	460c      	mov	r4, r1
 8004de4:	4619      	mov	r1, r3
 8004de6:	463b      	mov	r3, r7
 8004de8:	bfbb      	ittet	lt
 8004dea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004dee:	461f      	movlt	r7, r3
 8004df0:	2300      	movge	r3, #0
 8004df2:	232d      	movlt	r3, #45	@ 0x2d
 8004df4:	700b      	strb	r3, [r1, #0]
 8004df6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004df8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004dfc:	4691      	mov	r9, r2
 8004dfe:	f023 0820 	bic.w	r8, r3, #32
 8004e02:	bfbc      	itt	lt
 8004e04:	4632      	movlt	r2, r6
 8004e06:	4616      	movlt	r6, r2
 8004e08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004e0c:	d005      	beq.n	8004e1a <__cvt+0x42>
 8004e0e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004e12:	d100      	bne.n	8004e16 <__cvt+0x3e>
 8004e14:	3401      	adds	r4, #1
 8004e16:	2102      	movs	r1, #2
 8004e18:	e000      	b.n	8004e1c <__cvt+0x44>
 8004e1a:	2103      	movs	r1, #3
 8004e1c:	ab03      	add	r3, sp, #12
 8004e1e:	9301      	str	r3, [sp, #4]
 8004e20:	ab02      	add	r3, sp, #8
 8004e22:	9300      	str	r3, [sp, #0]
 8004e24:	ec47 6b10 	vmov	d0, r6, r7
 8004e28:	4653      	mov	r3, sl
 8004e2a:	4622      	mov	r2, r4
 8004e2c:	f001 f8e8 	bl	8006000 <_dtoa_r>
 8004e30:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004e34:	4605      	mov	r5, r0
 8004e36:	d119      	bne.n	8004e6c <__cvt+0x94>
 8004e38:	f019 0f01 	tst.w	r9, #1
 8004e3c:	d00e      	beq.n	8004e5c <__cvt+0x84>
 8004e3e:	eb00 0904 	add.w	r9, r0, r4
 8004e42:	2200      	movs	r2, #0
 8004e44:	2300      	movs	r3, #0
 8004e46:	4630      	mov	r0, r6
 8004e48:	4639      	mov	r1, r7
 8004e4a:	f7fb fe45 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e4e:	b108      	cbz	r0, 8004e54 <__cvt+0x7c>
 8004e50:	f8cd 900c 	str.w	r9, [sp, #12]
 8004e54:	2230      	movs	r2, #48	@ 0x30
 8004e56:	9b03      	ldr	r3, [sp, #12]
 8004e58:	454b      	cmp	r3, r9
 8004e5a:	d31e      	bcc.n	8004e9a <__cvt+0xc2>
 8004e5c:	9b03      	ldr	r3, [sp, #12]
 8004e5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004e60:	1b5b      	subs	r3, r3, r5
 8004e62:	4628      	mov	r0, r5
 8004e64:	6013      	str	r3, [r2, #0]
 8004e66:	b004      	add	sp, #16
 8004e68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004e70:	eb00 0904 	add.w	r9, r0, r4
 8004e74:	d1e5      	bne.n	8004e42 <__cvt+0x6a>
 8004e76:	7803      	ldrb	r3, [r0, #0]
 8004e78:	2b30      	cmp	r3, #48	@ 0x30
 8004e7a:	d10a      	bne.n	8004e92 <__cvt+0xba>
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	2300      	movs	r3, #0
 8004e80:	4630      	mov	r0, r6
 8004e82:	4639      	mov	r1, r7
 8004e84:	f7fb fe28 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e88:	b918      	cbnz	r0, 8004e92 <__cvt+0xba>
 8004e8a:	f1c4 0401 	rsb	r4, r4, #1
 8004e8e:	f8ca 4000 	str.w	r4, [sl]
 8004e92:	f8da 3000 	ldr.w	r3, [sl]
 8004e96:	4499      	add	r9, r3
 8004e98:	e7d3      	b.n	8004e42 <__cvt+0x6a>
 8004e9a:	1c59      	adds	r1, r3, #1
 8004e9c:	9103      	str	r1, [sp, #12]
 8004e9e:	701a      	strb	r2, [r3, #0]
 8004ea0:	e7d9      	b.n	8004e56 <__cvt+0x7e>

08004ea2 <__exponent>:
 8004ea2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ea4:	2900      	cmp	r1, #0
 8004ea6:	bfba      	itte	lt
 8004ea8:	4249      	neglt	r1, r1
 8004eaa:	232d      	movlt	r3, #45	@ 0x2d
 8004eac:	232b      	movge	r3, #43	@ 0x2b
 8004eae:	2909      	cmp	r1, #9
 8004eb0:	7002      	strb	r2, [r0, #0]
 8004eb2:	7043      	strb	r3, [r0, #1]
 8004eb4:	dd29      	ble.n	8004f0a <__exponent+0x68>
 8004eb6:	f10d 0307 	add.w	r3, sp, #7
 8004eba:	461d      	mov	r5, r3
 8004ebc:	270a      	movs	r7, #10
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	fbb1 f6f7 	udiv	r6, r1, r7
 8004ec4:	fb07 1416 	mls	r4, r7, r6, r1
 8004ec8:	3430      	adds	r4, #48	@ 0x30
 8004eca:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004ece:	460c      	mov	r4, r1
 8004ed0:	2c63      	cmp	r4, #99	@ 0x63
 8004ed2:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ed6:	4631      	mov	r1, r6
 8004ed8:	dcf1      	bgt.n	8004ebe <__exponent+0x1c>
 8004eda:	3130      	adds	r1, #48	@ 0x30
 8004edc:	1e94      	subs	r4, r2, #2
 8004ede:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004ee2:	1c41      	adds	r1, r0, #1
 8004ee4:	4623      	mov	r3, r4
 8004ee6:	42ab      	cmp	r3, r5
 8004ee8:	d30a      	bcc.n	8004f00 <__exponent+0x5e>
 8004eea:	f10d 0309 	add.w	r3, sp, #9
 8004eee:	1a9b      	subs	r3, r3, r2
 8004ef0:	42ac      	cmp	r4, r5
 8004ef2:	bf88      	it	hi
 8004ef4:	2300      	movhi	r3, #0
 8004ef6:	3302      	adds	r3, #2
 8004ef8:	4403      	add	r3, r0
 8004efa:	1a18      	subs	r0, r3, r0
 8004efc:	b003      	add	sp, #12
 8004efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f00:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004f04:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004f08:	e7ed      	b.n	8004ee6 <__exponent+0x44>
 8004f0a:	2330      	movs	r3, #48	@ 0x30
 8004f0c:	3130      	adds	r1, #48	@ 0x30
 8004f0e:	7083      	strb	r3, [r0, #2]
 8004f10:	70c1      	strb	r1, [r0, #3]
 8004f12:	1d03      	adds	r3, r0, #4
 8004f14:	e7f1      	b.n	8004efa <__exponent+0x58>
	...

08004f18 <_printf_float>:
 8004f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f1c:	b08d      	sub	sp, #52	@ 0x34
 8004f1e:	460c      	mov	r4, r1
 8004f20:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004f24:	4616      	mov	r6, r2
 8004f26:	461f      	mov	r7, r3
 8004f28:	4605      	mov	r5, r0
 8004f2a:	f000 ff53 	bl	8005dd4 <_localeconv_r>
 8004f2e:	6803      	ldr	r3, [r0, #0]
 8004f30:	9304      	str	r3, [sp, #16]
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7fb f9a4 	bl	8000280 <strlen>
 8004f38:	2300      	movs	r3, #0
 8004f3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f3c:	f8d8 3000 	ldr.w	r3, [r8]
 8004f40:	9005      	str	r0, [sp, #20]
 8004f42:	3307      	adds	r3, #7
 8004f44:	f023 0307 	bic.w	r3, r3, #7
 8004f48:	f103 0208 	add.w	r2, r3, #8
 8004f4c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004f50:	f8d4 b000 	ldr.w	fp, [r4]
 8004f54:	f8c8 2000 	str.w	r2, [r8]
 8004f58:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004f5c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004f60:	9307      	str	r3, [sp, #28]
 8004f62:	f8cd 8018 	str.w	r8, [sp, #24]
 8004f66:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004f6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f6e:	4b9c      	ldr	r3, [pc, #624]	@ (80051e0 <_printf_float+0x2c8>)
 8004f70:	f04f 32ff 	mov.w	r2, #4294967295
 8004f74:	f7fb fde2 	bl	8000b3c <__aeabi_dcmpun>
 8004f78:	bb70      	cbnz	r0, 8004fd8 <_printf_float+0xc0>
 8004f7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f7e:	4b98      	ldr	r3, [pc, #608]	@ (80051e0 <_printf_float+0x2c8>)
 8004f80:	f04f 32ff 	mov.w	r2, #4294967295
 8004f84:	f7fb fdbc 	bl	8000b00 <__aeabi_dcmple>
 8004f88:	bb30      	cbnz	r0, 8004fd8 <_printf_float+0xc0>
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	4640      	mov	r0, r8
 8004f90:	4649      	mov	r1, r9
 8004f92:	f7fb fdab 	bl	8000aec <__aeabi_dcmplt>
 8004f96:	b110      	cbz	r0, 8004f9e <_printf_float+0x86>
 8004f98:	232d      	movs	r3, #45	@ 0x2d
 8004f9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f9e:	4a91      	ldr	r2, [pc, #580]	@ (80051e4 <_printf_float+0x2cc>)
 8004fa0:	4b91      	ldr	r3, [pc, #580]	@ (80051e8 <_printf_float+0x2d0>)
 8004fa2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004fa6:	bf94      	ite	ls
 8004fa8:	4690      	movls	r8, r2
 8004faa:	4698      	movhi	r8, r3
 8004fac:	2303      	movs	r3, #3
 8004fae:	6123      	str	r3, [r4, #16]
 8004fb0:	f02b 0304 	bic.w	r3, fp, #4
 8004fb4:	6023      	str	r3, [r4, #0]
 8004fb6:	f04f 0900 	mov.w	r9, #0
 8004fba:	9700      	str	r7, [sp, #0]
 8004fbc:	4633      	mov	r3, r6
 8004fbe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004fc0:	4621      	mov	r1, r4
 8004fc2:	4628      	mov	r0, r5
 8004fc4:	f000 f9d2 	bl	800536c <_printf_common>
 8004fc8:	3001      	adds	r0, #1
 8004fca:	f040 808d 	bne.w	80050e8 <_printf_float+0x1d0>
 8004fce:	f04f 30ff 	mov.w	r0, #4294967295
 8004fd2:	b00d      	add	sp, #52	@ 0x34
 8004fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fd8:	4642      	mov	r2, r8
 8004fda:	464b      	mov	r3, r9
 8004fdc:	4640      	mov	r0, r8
 8004fde:	4649      	mov	r1, r9
 8004fe0:	f7fb fdac 	bl	8000b3c <__aeabi_dcmpun>
 8004fe4:	b140      	cbz	r0, 8004ff8 <_printf_float+0xe0>
 8004fe6:	464b      	mov	r3, r9
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	bfbc      	itt	lt
 8004fec:	232d      	movlt	r3, #45	@ 0x2d
 8004fee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004ff2:	4a7e      	ldr	r2, [pc, #504]	@ (80051ec <_printf_float+0x2d4>)
 8004ff4:	4b7e      	ldr	r3, [pc, #504]	@ (80051f0 <_printf_float+0x2d8>)
 8004ff6:	e7d4      	b.n	8004fa2 <_printf_float+0x8a>
 8004ff8:	6863      	ldr	r3, [r4, #4]
 8004ffa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004ffe:	9206      	str	r2, [sp, #24]
 8005000:	1c5a      	adds	r2, r3, #1
 8005002:	d13b      	bne.n	800507c <_printf_float+0x164>
 8005004:	2306      	movs	r3, #6
 8005006:	6063      	str	r3, [r4, #4]
 8005008:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800500c:	2300      	movs	r3, #0
 800500e:	6022      	str	r2, [r4, #0]
 8005010:	9303      	str	r3, [sp, #12]
 8005012:	ab0a      	add	r3, sp, #40	@ 0x28
 8005014:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005018:	ab09      	add	r3, sp, #36	@ 0x24
 800501a:	9300      	str	r3, [sp, #0]
 800501c:	6861      	ldr	r1, [r4, #4]
 800501e:	ec49 8b10 	vmov	d0, r8, r9
 8005022:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005026:	4628      	mov	r0, r5
 8005028:	f7ff fed6 	bl	8004dd8 <__cvt>
 800502c:	9b06      	ldr	r3, [sp, #24]
 800502e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005030:	2b47      	cmp	r3, #71	@ 0x47
 8005032:	4680      	mov	r8, r0
 8005034:	d129      	bne.n	800508a <_printf_float+0x172>
 8005036:	1cc8      	adds	r0, r1, #3
 8005038:	db02      	blt.n	8005040 <_printf_float+0x128>
 800503a:	6863      	ldr	r3, [r4, #4]
 800503c:	4299      	cmp	r1, r3
 800503e:	dd41      	ble.n	80050c4 <_printf_float+0x1ac>
 8005040:	f1aa 0a02 	sub.w	sl, sl, #2
 8005044:	fa5f fa8a 	uxtb.w	sl, sl
 8005048:	3901      	subs	r1, #1
 800504a:	4652      	mov	r2, sl
 800504c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005050:	9109      	str	r1, [sp, #36]	@ 0x24
 8005052:	f7ff ff26 	bl	8004ea2 <__exponent>
 8005056:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005058:	1813      	adds	r3, r2, r0
 800505a:	2a01      	cmp	r2, #1
 800505c:	4681      	mov	r9, r0
 800505e:	6123      	str	r3, [r4, #16]
 8005060:	dc02      	bgt.n	8005068 <_printf_float+0x150>
 8005062:	6822      	ldr	r2, [r4, #0]
 8005064:	07d2      	lsls	r2, r2, #31
 8005066:	d501      	bpl.n	800506c <_printf_float+0x154>
 8005068:	3301      	adds	r3, #1
 800506a:	6123      	str	r3, [r4, #16]
 800506c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005070:	2b00      	cmp	r3, #0
 8005072:	d0a2      	beq.n	8004fba <_printf_float+0xa2>
 8005074:	232d      	movs	r3, #45	@ 0x2d
 8005076:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800507a:	e79e      	b.n	8004fba <_printf_float+0xa2>
 800507c:	9a06      	ldr	r2, [sp, #24]
 800507e:	2a47      	cmp	r2, #71	@ 0x47
 8005080:	d1c2      	bne.n	8005008 <_printf_float+0xf0>
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1c0      	bne.n	8005008 <_printf_float+0xf0>
 8005086:	2301      	movs	r3, #1
 8005088:	e7bd      	b.n	8005006 <_printf_float+0xee>
 800508a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800508e:	d9db      	bls.n	8005048 <_printf_float+0x130>
 8005090:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005094:	d118      	bne.n	80050c8 <_printf_float+0x1b0>
 8005096:	2900      	cmp	r1, #0
 8005098:	6863      	ldr	r3, [r4, #4]
 800509a:	dd0b      	ble.n	80050b4 <_printf_float+0x19c>
 800509c:	6121      	str	r1, [r4, #16]
 800509e:	b913      	cbnz	r3, 80050a6 <_printf_float+0x18e>
 80050a0:	6822      	ldr	r2, [r4, #0]
 80050a2:	07d0      	lsls	r0, r2, #31
 80050a4:	d502      	bpl.n	80050ac <_printf_float+0x194>
 80050a6:	3301      	adds	r3, #1
 80050a8:	440b      	add	r3, r1
 80050aa:	6123      	str	r3, [r4, #16]
 80050ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 80050ae:	f04f 0900 	mov.w	r9, #0
 80050b2:	e7db      	b.n	800506c <_printf_float+0x154>
 80050b4:	b913      	cbnz	r3, 80050bc <_printf_float+0x1a4>
 80050b6:	6822      	ldr	r2, [r4, #0]
 80050b8:	07d2      	lsls	r2, r2, #31
 80050ba:	d501      	bpl.n	80050c0 <_printf_float+0x1a8>
 80050bc:	3302      	adds	r3, #2
 80050be:	e7f4      	b.n	80050aa <_printf_float+0x192>
 80050c0:	2301      	movs	r3, #1
 80050c2:	e7f2      	b.n	80050aa <_printf_float+0x192>
 80050c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80050c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80050ca:	4299      	cmp	r1, r3
 80050cc:	db05      	blt.n	80050da <_printf_float+0x1c2>
 80050ce:	6823      	ldr	r3, [r4, #0]
 80050d0:	6121      	str	r1, [r4, #16]
 80050d2:	07d8      	lsls	r0, r3, #31
 80050d4:	d5ea      	bpl.n	80050ac <_printf_float+0x194>
 80050d6:	1c4b      	adds	r3, r1, #1
 80050d8:	e7e7      	b.n	80050aa <_printf_float+0x192>
 80050da:	2900      	cmp	r1, #0
 80050dc:	bfd4      	ite	le
 80050de:	f1c1 0202 	rsble	r2, r1, #2
 80050e2:	2201      	movgt	r2, #1
 80050e4:	4413      	add	r3, r2
 80050e6:	e7e0      	b.n	80050aa <_printf_float+0x192>
 80050e8:	6823      	ldr	r3, [r4, #0]
 80050ea:	055a      	lsls	r2, r3, #21
 80050ec:	d407      	bmi.n	80050fe <_printf_float+0x1e6>
 80050ee:	6923      	ldr	r3, [r4, #16]
 80050f0:	4642      	mov	r2, r8
 80050f2:	4631      	mov	r1, r6
 80050f4:	4628      	mov	r0, r5
 80050f6:	47b8      	blx	r7
 80050f8:	3001      	adds	r0, #1
 80050fa:	d12b      	bne.n	8005154 <_printf_float+0x23c>
 80050fc:	e767      	b.n	8004fce <_printf_float+0xb6>
 80050fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005102:	f240 80dd 	bls.w	80052c0 <_printf_float+0x3a8>
 8005106:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800510a:	2200      	movs	r2, #0
 800510c:	2300      	movs	r3, #0
 800510e:	f7fb fce3 	bl	8000ad8 <__aeabi_dcmpeq>
 8005112:	2800      	cmp	r0, #0
 8005114:	d033      	beq.n	800517e <_printf_float+0x266>
 8005116:	4a37      	ldr	r2, [pc, #220]	@ (80051f4 <_printf_float+0x2dc>)
 8005118:	2301      	movs	r3, #1
 800511a:	4631      	mov	r1, r6
 800511c:	4628      	mov	r0, r5
 800511e:	47b8      	blx	r7
 8005120:	3001      	adds	r0, #1
 8005122:	f43f af54 	beq.w	8004fce <_printf_float+0xb6>
 8005126:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800512a:	4543      	cmp	r3, r8
 800512c:	db02      	blt.n	8005134 <_printf_float+0x21c>
 800512e:	6823      	ldr	r3, [r4, #0]
 8005130:	07d8      	lsls	r0, r3, #31
 8005132:	d50f      	bpl.n	8005154 <_printf_float+0x23c>
 8005134:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005138:	4631      	mov	r1, r6
 800513a:	4628      	mov	r0, r5
 800513c:	47b8      	blx	r7
 800513e:	3001      	adds	r0, #1
 8005140:	f43f af45 	beq.w	8004fce <_printf_float+0xb6>
 8005144:	f04f 0900 	mov.w	r9, #0
 8005148:	f108 38ff 	add.w	r8, r8, #4294967295
 800514c:	f104 0a1a 	add.w	sl, r4, #26
 8005150:	45c8      	cmp	r8, r9
 8005152:	dc09      	bgt.n	8005168 <_printf_float+0x250>
 8005154:	6823      	ldr	r3, [r4, #0]
 8005156:	079b      	lsls	r3, r3, #30
 8005158:	f100 8103 	bmi.w	8005362 <_printf_float+0x44a>
 800515c:	68e0      	ldr	r0, [r4, #12]
 800515e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005160:	4298      	cmp	r0, r3
 8005162:	bfb8      	it	lt
 8005164:	4618      	movlt	r0, r3
 8005166:	e734      	b.n	8004fd2 <_printf_float+0xba>
 8005168:	2301      	movs	r3, #1
 800516a:	4652      	mov	r2, sl
 800516c:	4631      	mov	r1, r6
 800516e:	4628      	mov	r0, r5
 8005170:	47b8      	blx	r7
 8005172:	3001      	adds	r0, #1
 8005174:	f43f af2b 	beq.w	8004fce <_printf_float+0xb6>
 8005178:	f109 0901 	add.w	r9, r9, #1
 800517c:	e7e8      	b.n	8005150 <_printf_float+0x238>
 800517e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005180:	2b00      	cmp	r3, #0
 8005182:	dc39      	bgt.n	80051f8 <_printf_float+0x2e0>
 8005184:	4a1b      	ldr	r2, [pc, #108]	@ (80051f4 <_printf_float+0x2dc>)
 8005186:	2301      	movs	r3, #1
 8005188:	4631      	mov	r1, r6
 800518a:	4628      	mov	r0, r5
 800518c:	47b8      	blx	r7
 800518e:	3001      	adds	r0, #1
 8005190:	f43f af1d 	beq.w	8004fce <_printf_float+0xb6>
 8005194:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005198:	ea59 0303 	orrs.w	r3, r9, r3
 800519c:	d102      	bne.n	80051a4 <_printf_float+0x28c>
 800519e:	6823      	ldr	r3, [r4, #0]
 80051a0:	07d9      	lsls	r1, r3, #31
 80051a2:	d5d7      	bpl.n	8005154 <_printf_float+0x23c>
 80051a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051a8:	4631      	mov	r1, r6
 80051aa:	4628      	mov	r0, r5
 80051ac:	47b8      	blx	r7
 80051ae:	3001      	adds	r0, #1
 80051b0:	f43f af0d 	beq.w	8004fce <_printf_float+0xb6>
 80051b4:	f04f 0a00 	mov.w	sl, #0
 80051b8:	f104 0b1a 	add.w	fp, r4, #26
 80051bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051be:	425b      	negs	r3, r3
 80051c0:	4553      	cmp	r3, sl
 80051c2:	dc01      	bgt.n	80051c8 <_printf_float+0x2b0>
 80051c4:	464b      	mov	r3, r9
 80051c6:	e793      	b.n	80050f0 <_printf_float+0x1d8>
 80051c8:	2301      	movs	r3, #1
 80051ca:	465a      	mov	r2, fp
 80051cc:	4631      	mov	r1, r6
 80051ce:	4628      	mov	r0, r5
 80051d0:	47b8      	blx	r7
 80051d2:	3001      	adds	r0, #1
 80051d4:	f43f aefb 	beq.w	8004fce <_printf_float+0xb6>
 80051d8:	f10a 0a01 	add.w	sl, sl, #1
 80051dc:	e7ee      	b.n	80051bc <_printf_float+0x2a4>
 80051de:	bf00      	nop
 80051e0:	7fefffff 	.word	0x7fefffff
 80051e4:	08009f58 	.word	0x08009f58
 80051e8:	08009f5c 	.word	0x08009f5c
 80051ec:	08009f60 	.word	0x08009f60
 80051f0:	08009f64 	.word	0x08009f64
 80051f4:	08009f68 	.word	0x08009f68
 80051f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80051fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80051fe:	4553      	cmp	r3, sl
 8005200:	bfa8      	it	ge
 8005202:	4653      	movge	r3, sl
 8005204:	2b00      	cmp	r3, #0
 8005206:	4699      	mov	r9, r3
 8005208:	dc36      	bgt.n	8005278 <_printf_float+0x360>
 800520a:	f04f 0b00 	mov.w	fp, #0
 800520e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005212:	f104 021a 	add.w	r2, r4, #26
 8005216:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005218:	9306      	str	r3, [sp, #24]
 800521a:	eba3 0309 	sub.w	r3, r3, r9
 800521e:	455b      	cmp	r3, fp
 8005220:	dc31      	bgt.n	8005286 <_printf_float+0x36e>
 8005222:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005224:	459a      	cmp	sl, r3
 8005226:	dc3a      	bgt.n	800529e <_printf_float+0x386>
 8005228:	6823      	ldr	r3, [r4, #0]
 800522a:	07da      	lsls	r2, r3, #31
 800522c:	d437      	bmi.n	800529e <_printf_float+0x386>
 800522e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005230:	ebaa 0903 	sub.w	r9, sl, r3
 8005234:	9b06      	ldr	r3, [sp, #24]
 8005236:	ebaa 0303 	sub.w	r3, sl, r3
 800523a:	4599      	cmp	r9, r3
 800523c:	bfa8      	it	ge
 800523e:	4699      	movge	r9, r3
 8005240:	f1b9 0f00 	cmp.w	r9, #0
 8005244:	dc33      	bgt.n	80052ae <_printf_float+0x396>
 8005246:	f04f 0800 	mov.w	r8, #0
 800524a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800524e:	f104 0b1a 	add.w	fp, r4, #26
 8005252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005254:	ebaa 0303 	sub.w	r3, sl, r3
 8005258:	eba3 0309 	sub.w	r3, r3, r9
 800525c:	4543      	cmp	r3, r8
 800525e:	f77f af79 	ble.w	8005154 <_printf_float+0x23c>
 8005262:	2301      	movs	r3, #1
 8005264:	465a      	mov	r2, fp
 8005266:	4631      	mov	r1, r6
 8005268:	4628      	mov	r0, r5
 800526a:	47b8      	blx	r7
 800526c:	3001      	adds	r0, #1
 800526e:	f43f aeae 	beq.w	8004fce <_printf_float+0xb6>
 8005272:	f108 0801 	add.w	r8, r8, #1
 8005276:	e7ec      	b.n	8005252 <_printf_float+0x33a>
 8005278:	4642      	mov	r2, r8
 800527a:	4631      	mov	r1, r6
 800527c:	4628      	mov	r0, r5
 800527e:	47b8      	blx	r7
 8005280:	3001      	adds	r0, #1
 8005282:	d1c2      	bne.n	800520a <_printf_float+0x2f2>
 8005284:	e6a3      	b.n	8004fce <_printf_float+0xb6>
 8005286:	2301      	movs	r3, #1
 8005288:	4631      	mov	r1, r6
 800528a:	4628      	mov	r0, r5
 800528c:	9206      	str	r2, [sp, #24]
 800528e:	47b8      	blx	r7
 8005290:	3001      	adds	r0, #1
 8005292:	f43f ae9c 	beq.w	8004fce <_printf_float+0xb6>
 8005296:	9a06      	ldr	r2, [sp, #24]
 8005298:	f10b 0b01 	add.w	fp, fp, #1
 800529c:	e7bb      	b.n	8005216 <_printf_float+0x2fe>
 800529e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052a2:	4631      	mov	r1, r6
 80052a4:	4628      	mov	r0, r5
 80052a6:	47b8      	blx	r7
 80052a8:	3001      	adds	r0, #1
 80052aa:	d1c0      	bne.n	800522e <_printf_float+0x316>
 80052ac:	e68f      	b.n	8004fce <_printf_float+0xb6>
 80052ae:	9a06      	ldr	r2, [sp, #24]
 80052b0:	464b      	mov	r3, r9
 80052b2:	4442      	add	r2, r8
 80052b4:	4631      	mov	r1, r6
 80052b6:	4628      	mov	r0, r5
 80052b8:	47b8      	blx	r7
 80052ba:	3001      	adds	r0, #1
 80052bc:	d1c3      	bne.n	8005246 <_printf_float+0x32e>
 80052be:	e686      	b.n	8004fce <_printf_float+0xb6>
 80052c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80052c4:	f1ba 0f01 	cmp.w	sl, #1
 80052c8:	dc01      	bgt.n	80052ce <_printf_float+0x3b6>
 80052ca:	07db      	lsls	r3, r3, #31
 80052cc:	d536      	bpl.n	800533c <_printf_float+0x424>
 80052ce:	2301      	movs	r3, #1
 80052d0:	4642      	mov	r2, r8
 80052d2:	4631      	mov	r1, r6
 80052d4:	4628      	mov	r0, r5
 80052d6:	47b8      	blx	r7
 80052d8:	3001      	adds	r0, #1
 80052da:	f43f ae78 	beq.w	8004fce <_printf_float+0xb6>
 80052de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052e2:	4631      	mov	r1, r6
 80052e4:	4628      	mov	r0, r5
 80052e6:	47b8      	blx	r7
 80052e8:	3001      	adds	r0, #1
 80052ea:	f43f ae70 	beq.w	8004fce <_printf_float+0xb6>
 80052ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80052f2:	2200      	movs	r2, #0
 80052f4:	2300      	movs	r3, #0
 80052f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052fa:	f7fb fbed 	bl	8000ad8 <__aeabi_dcmpeq>
 80052fe:	b9c0      	cbnz	r0, 8005332 <_printf_float+0x41a>
 8005300:	4653      	mov	r3, sl
 8005302:	f108 0201 	add.w	r2, r8, #1
 8005306:	4631      	mov	r1, r6
 8005308:	4628      	mov	r0, r5
 800530a:	47b8      	blx	r7
 800530c:	3001      	adds	r0, #1
 800530e:	d10c      	bne.n	800532a <_printf_float+0x412>
 8005310:	e65d      	b.n	8004fce <_printf_float+0xb6>
 8005312:	2301      	movs	r3, #1
 8005314:	465a      	mov	r2, fp
 8005316:	4631      	mov	r1, r6
 8005318:	4628      	mov	r0, r5
 800531a:	47b8      	blx	r7
 800531c:	3001      	adds	r0, #1
 800531e:	f43f ae56 	beq.w	8004fce <_printf_float+0xb6>
 8005322:	f108 0801 	add.w	r8, r8, #1
 8005326:	45d0      	cmp	r8, sl
 8005328:	dbf3      	blt.n	8005312 <_printf_float+0x3fa>
 800532a:	464b      	mov	r3, r9
 800532c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005330:	e6df      	b.n	80050f2 <_printf_float+0x1da>
 8005332:	f04f 0800 	mov.w	r8, #0
 8005336:	f104 0b1a 	add.w	fp, r4, #26
 800533a:	e7f4      	b.n	8005326 <_printf_float+0x40e>
 800533c:	2301      	movs	r3, #1
 800533e:	4642      	mov	r2, r8
 8005340:	e7e1      	b.n	8005306 <_printf_float+0x3ee>
 8005342:	2301      	movs	r3, #1
 8005344:	464a      	mov	r2, r9
 8005346:	4631      	mov	r1, r6
 8005348:	4628      	mov	r0, r5
 800534a:	47b8      	blx	r7
 800534c:	3001      	adds	r0, #1
 800534e:	f43f ae3e 	beq.w	8004fce <_printf_float+0xb6>
 8005352:	f108 0801 	add.w	r8, r8, #1
 8005356:	68e3      	ldr	r3, [r4, #12]
 8005358:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800535a:	1a5b      	subs	r3, r3, r1
 800535c:	4543      	cmp	r3, r8
 800535e:	dcf0      	bgt.n	8005342 <_printf_float+0x42a>
 8005360:	e6fc      	b.n	800515c <_printf_float+0x244>
 8005362:	f04f 0800 	mov.w	r8, #0
 8005366:	f104 0919 	add.w	r9, r4, #25
 800536a:	e7f4      	b.n	8005356 <_printf_float+0x43e>

0800536c <_printf_common>:
 800536c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005370:	4616      	mov	r6, r2
 8005372:	4698      	mov	r8, r3
 8005374:	688a      	ldr	r2, [r1, #8]
 8005376:	690b      	ldr	r3, [r1, #16]
 8005378:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800537c:	4293      	cmp	r3, r2
 800537e:	bfb8      	it	lt
 8005380:	4613      	movlt	r3, r2
 8005382:	6033      	str	r3, [r6, #0]
 8005384:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005388:	4607      	mov	r7, r0
 800538a:	460c      	mov	r4, r1
 800538c:	b10a      	cbz	r2, 8005392 <_printf_common+0x26>
 800538e:	3301      	adds	r3, #1
 8005390:	6033      	str	r3, [r6, #0]
 8005392:	6823      	ldr	r3, [r4, #0]
 8005394:	0699      	lsls	r1, r3, #26
 8005396:	bf42      	ittt	mi
 8005398:	6833      	ldrmi	r3, [r6, #0]
 800539a:	3302      	addmi	r3, #2
 800539c:	6033      	strmi	r3, [r6, #0]
 800539e:	6825      	ldr	r5, [r4, #0]
 80053a0:	f015 0506 	ands.w	r5, r5, #6
 80053a4:	d106      	bne.n	80053b4 <_printf_common+0x48>
 80053a6:	f104 0a19 	add.w	sl, r4, #25
 80053aa:	68e3      	ldr	r3, [r4, #12]
 80053ac:	6832      	ldr	r2, [r6, #0]
 80053ae:	1a9b      	subs	r3, r3, r2
 80053b0:	42ab      	cmp	r3, r5
 80053b2:	dc26      	bgt.n	8005402 <_printf_common+0x96>
 80053b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80053b8:	6822      	ldr	r2, [r4, #0]
 80053ba:	3b00      	subs	r3, #0
 80053bc:	bf18      	it	ne
 80053be:	2301      	movne	r3, #1
 80053c0:	0692      	lsls	r2, r2, #26
 80053c2:	d42b      	bmi.n	800541c <_printf_common+0xb0>
 80053c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80053c8:	4641      	mov	r1, r8
 80053ca:	4638      	mov	r0, r7
 80053cc:	47c8      	blx	r9
 80053ce:	3001      	adds	r0, #1
 80053d0:	d01e      	beq.n	8005410 <_printf_common+0xa4>
 80053d2:	6823      	ldr	r3, [r4, #0]
 80053d4:	6922      	ldr	r2, [r4, #16]
 80053d6:	f003 0306 	and.w	r3, r3, #6
 80053da:	2b04      	cmp	r3, #4
 80053dc:	bf02      	ittt	eq
 80053de:	68e5      	ldreq	r5, [r4, #12]
 80053e0:	6833      	ldreq	r3, [r6, #0]
 80053e2:	1aed      	subeq	r5, r5, r3
 80053e4:	68a3      	ldr	r3, [r4, #8]
 80053e6:	bf0c      	ite	eq
 80053e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80053ec:	2500      	movne	r5, #0
 80053ee:	4293      	cmp	r3, r2
 80053f0:	bfc4      	itt	gt
 80053f2:	1a9b      	subgt	r3, r3, r2
 80053f4:	18ed      	addgt	r5, r5, r3
 80053f6:	2600      	movs	r6, #0
 80053f8:	341a      	adds	r4, #26
 80053fa:	42b5      	cmp	r5, r6
 80053fc:	d11a      	bne.n	8005434 <_printf_common+0xc8>
 80053fe:	2000      	movs	r0, #0
 8005400:	e008      	b.n	8005414 <_printf_common+0xa8>
 8005402:	2301      	movs	r3, #1
 8005404:	4652      	mov	r2, sl
 8005406:	4641      	mov	r1, r8
 8005408:	4638      	mov	r0, r7
 800540a:	47c8      	blx	r9
 800540c:	3001      	adds	r0, #1
 800540e:	d103      	bne.n	8005418 <_printf_common+0xac>
 8005410:	f04f 30ff 	mov.w	r0, #4294967295
 8005414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005418:	3501      	adds	r5, #1
 800541a:	e7c6      	b.n	80053aa <_printf_common+0x3e>
 800541c:	18e1      	adds	r1, r4, r3
 800541e:	1c5a      	adds	r2, r3, #1
 8005420:	2030      	movs	r0, #48	@ 0x30
 8005422:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005426:	4422      	add	r2, r4
 8005428:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800542c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005430:	3302      	adds	r3, #2
 8005432:	e7c7      	b.n	80053c4 <_printf_common+0x58>
 8005434:	2301      	movs	r3, #1
 8005436:	4622      	mov	r2, r4
 8005438:	4641      	mov	r1, r8
 800543a:	4638      	mov	r0, r7
 800543c:	47c8      	blx	r9
 800543e:	3001      	adds	r0, #1
 8005440:	d0e6      	beq.n	8005410 <_printf_common+0xa4>
 8005442:	3601      	adds	r6, #1
 8005444:	e7d9      	b.n	80053fa <_printf_common+0x8e>
	...

08005448 <_printf_i>:
 8005448:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800544c:	7e0f      	ldrb	r7, [r1, #24]
 800544e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005450:	2f78      	cmp	r7, #120	@ 0x78
 8005452:	4691      	mov	r9, r2
 8005454:	4680      	mov	r8, r0
 8005456:	460c      	mov	r4, r1
 8005458:	469a      	mov	sl, r3
 800545a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800545e:	d807      	bhi.n	8005470 <_printf_i+0x28>
 8005460:	2f62      	cmp	r7, #98	@ 0x62
 8005462:	d80a      	bhi.n	800547a <_printf_i+0x32>
 8005464:	2f00      	cmp	r7, #0
 8005466:	f000 80d2 	beq.w	800560e <_printf_i+0x1c6>
 800546a:	2f58      	cmp	r7, #88	@ 0x58
 800546c:	f000 80b9 	beq.w	80055e2 <_printf_i+0x19a>
 8005470:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005474:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005478:	e03a      	b.n	80054f0 <_printf_i+0xa8>
 800547a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800547e:	2b15      	cmp	r3, #21
 8005480:	d8f6      	bhi.n	8005470 <_printf_i+0x28>
 8005482:	a101      	add	r1, pc, #4	@ (adr r1, 8005488 <_printf_i+0x40>)
 8005484:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005488:	080054e1 	.word	0x080054e1
 800548c:	080054f5 	.word	0x080054f5
 8005490:	08005471 	.word	0x08005471
 8005494:	08005471 	.word	0x08005471
 8005498:	08005471 	.word	0x08005471
 800549c:	08005471 	.word	0x08005471
 80054a0:	080054f5 	.word	0x080054f5
 80054a4:	08005471 	.word	0x08005471
 80054a8:	08005471 	.word	0x08005471
 80054ac:	08005471 	.word	0x08005471
 80054b0:	08005471 	.word	0x08005471
 80054b4:	080055f5 	.word	0x080055f5
 80054b8:	0800551f 	.word	0x0800551f
 80054bc:	080055af 	.word	0x080055af
 80054c0:	08005471 	.word	0x08005471
 80054c4:	08005471 	.word	0x08005471
 80054c8:	08005617 	.word	0x08005617
 80054cc:	08005471 	.word	0x08005471
 80054d0:	0800551f 	.word	0x0800551f
 80054d4:	08005471 	.word	0x08005471
 80054d8:	08005471 	.word	0x08005471
 80054dc:	080055b7 	.word	0x080055b7
 80054e0:	6833      	ldr	r3, [r6, #0]
 80054e2:	1d1a      	adds	r2, r3, #4
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	6032      	str	r2, [r6, #0]
 80054e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80054f0:	2301      	movs	r3, #1
 80054f2:	e09d      	b.n	8005630 <_printf_i+0x1e8>
 80054f4:	6833      	ldr	r3, [r6, #0]
 80054f6:	6820      	ldr	r0, [r4, #0]
 80054f8:	1d19      	adds	r1, r3, #4
 80054fa:	6031      	str	r1, [r6, #0]
 80054fc:	0606      	lsls	r6, r0, #24
 80054fe:	d501      	bpl.n	8005504 <_printf_i+0xbc>
 8005500:	681d      	ldr	r5, [r3, #0]
 8005502:	e003      	b.n	800550c <_printf_i+0xc4>
 8005504:	0645      	lsls	r5, r0, #25
 8005506:	d5fb      	bpl.n	8005500 <_printf_i+0xb8>
 8005508:	f9b3 5000 	ldrsh.w	r5, [r3]
 800550c:	2d00      	cmp	r5, #0
 800550e:	da03      	bge.n	8005518 <_printf_i+0xd0>
 8005510:	232d      	movs	r3, #45	@ 0x2d
 8005512:	426d      	negs	r5, r5
 8005514:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005518:	4859      	ldr	r0, [pc, #356]	@ (8005680 <_printf_i+0x238>)
 800551a:	230a      	movs	r3, #10
 800551c:	e011      	b.n	8005542 <_printf_i+0xfa>
 800551e:	6821      	ldr	r1, [r4, #0]
 8005520:	6833      	ldr	r3, [r6, #0]
 8005522:	0608      	lsls	r0, r1, #24
 8005524:	f853 5b04 	ldr.w	r5, [r3], #4
 8005528:	d402      	bmi.n	8005530 <_printf_i+0xe8>
 800552a:	0649      	lsls	r1, r1, #25
 800552c:	bf48      	it	mi
 800552e:	b2ad      	uxthmi	r5, r5
 8005530:	2f6f      	cmp	r7, #111	@ 0x6f
 8005532:	4853      	ldr	r0, [pc, #332]	@ (8005680 <_printf_i+0x238>)
 8005534:	6033      	str	r3, [r6, #0]
 8005536:	bf14      	ite	ne
 8005538:	230a      	movne	r3, #10
 800553a:	2308      	moveq	r3, #8
 800553c:	2100      	movs	r1, #0
 800553e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005542:	6866      	ldr	r6, [r4, #4]
 8005544:	60a6      	str	r6, [r4, #8]
 8005546:	2e00      	cmp	r6, #0
 8005548:	bfa2      	ittt	ge
 800554a:	6821      	ldrge	r1, [r4, #0]
 800554c:	f021 0104 	bicge.w	r1, r1, #4
 8005550:	6021      	strge	r1, [r4, #0]
 8005552:	b90d      	cbnz	r5, 8005558 <_printf_i+0x110>
 8005554:	2e00      	cmp	r6, #0
 8005556:	d04b      	beq.n	80055f0 <_printf_i+0x1a8>
 8005558:	4616      	mov	r6, r2
 800555a:	fbb5 f1f3 	udiv	r1, r5, r3
 800555e:	fb03 5711 	mls	r7, r3, r1, r5
 8005562:	5dc7      	ldrb	r7, [r0, r7]
 8005564:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005568:	462f      	mov	r7, r5
 800556a:	42bb      	cmp	r3, r7
 800556c:	460d      	mov	r5, r1
 800556e:	d9f4      	bls.n	800555a <_printf_i+0x112>
 8005570:	2b08      	cmp	r3, #8
 8005572:	d10b      	bne.n	800558c <_printf_i+0x144>
 8005574:	6823      	ldr	r3, [r4, #0]
 8005576:	07df      	lsls	r7, r3, #31
 8005578:	d508      	bpl.n	800558c <_printf_i+0x144>
 800557a:	6923      	ldr	r3, [r4, #16]
 800557c:	6861      	ldr	r1, [r4, #4]
 800557e:	4299      	cmp	r1, r3
 8005580:	bfde      	ittt	le
 8005582:	2330      	movle	r3, #48	@ 0x30
 8005584:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005588:	f106 36ff 	addle.w	r6, r6, #4294967295
 800558c:	1b92      	subs	r2, r2, r6
 800558e:	6122      	str	r2, [r4, #16]
 8005590:	f8cd a000 	str.w	sl, [sp]
 8005594:	464b      	mov	r3, r9
 8005596:	aa03      	add	r2, sp, #12
 8005598:	4621      	mov	r1, r4
 800559a:	4640      	mov	r0, r8
 800559c:	f7ff fee6 	bl	800536c <_printf_common>
 80055a0:	3001      	adds	r0, #1
 80055a2:	d14a      	bne.n	800563a <_printf_i+0x1f2>
 80055a4:	f04f 30ff 	mov.w	r0, #4294967295
 80055a8:	b004      	add	sp, #16
 80055aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055ae:	6823      	ldr	r3, [r4, #0]
 80055b0:	f043 0320 	orr.w	r3, r3, #32
 80055b4:	6023      	str	r3, [r4, #0]
 80055b6:	4833      	ldr	r0, [pc, #204]	@ (8005684 <_printf_i+0x23c>)
 80055b8:	2778      	movs	r7, #120	@ 0x78
 80055ba:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80055be:	6823      	ldr	r3, [r4, #0]
 80055c0:	6831      	ldr	r1, [r6, #0]
 80055c2:	061f      	lsls	r7, r3, #24
 80055c4:	f851 5b04 	ldr.w	r5, [r1], #4
 80055c8:	d402      	bmi.n	80055d0 <_printf_i+0x188>
 80055ca:	065f      	lsls	r7, r3, #25
 80055cc:	bf48      	it	mi
 80055ce:	b2ad      	uxthmi	r5, r5
 80055d0:	6031      	str	r1, [r6, #0]
 80055d2:	07d9      	lsls	r1, r3, #31
 80055d4:	bf44      	itt	mi
 80055d6:	f043 0320 	orrmi.w	r3, r3, #32
 80055da:	6023      	strmi	r3, [r4, #0]
 80055dc:	b11d      	cbz	r5, 80055e6 <_printf_i+0x19e>
 80055de:	2310      	movs	r3, #16
 80055e0:	e7ac      	b.n	800553c <_printf_i+0xf4>
 80055e2:	4827      	ldr	r0, [pc, #156]	@ (8005680 <_printf_i+0x238>)
 80055e4:	e7e9      	b.n	80055ba <_printf_i+0x172>
 80055e6:	6823      	ldr	r3, [r4, #0]
 80055e8:	f023 0320 	bic.w	r3, r3, #32
 80055ec:	6023      	str	r3, [r4, #0]
 80055ee:	e7f6      	b.n	80055de <_printf_i+0x196>
 80055f0:	4616      	mov	r6, r2
 80055f2:	e7bd      	b.n	8005570 <_printf_i+0x128>
 80055f4:	6833      	ldr	r3, [r6, #0]
 80055f6:	6825      	ldr	r5, [r4, #0]
 80055f8:	6961      	ldr	r1, [r4, #20]
 80055fa:	1d18      	adds	r0, r3, #4
 80055fc:	6030      	str	r0, [r6, #0]
 80055fe:	062e      	lsls	r6, r5, #24
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	d501      	bpl.n	8005608 <_printf_i+0x1c0>
 8005604:	6019      	str	r1, [r3, #0]
 8005606:	e002      	b.n	800560e <_printf_i+0x1c6>
 8005608:	0668      	lsls	r0, r5, #25
 800560a:	d5fb      	bpl.n	8005604 <_printf_i+0x1bc>
 800560c:	8019      	strh	r1, [r3, #0]
 800560e:	2300      	movs	r3, #0
 8005610:	6123      	str	r3, [r4, #16]
 8005612:	4616      	mov	r6, r2
 8005614:	e7bc      	b.n	8005590 <_printf_i+0x148>
 8005616:	6833      	ldr	r3, [r6, #0]
 8005618:	1d1a      	adds	r2, r3, #4
 800561a:	6032      	str	r2, [r6, #0]
 800561c:	681e      	ldr	r6, [r3, #0]
 800561e:	6862      	ldr	r2, [r4, #4]
 8005620:	2100      	movs	r1, #0
 8005622:	4630      	mov	r0, r6
 8005624:	f7fa fddc 	bl	80001e0 <memchr>
 8005628:	b108      	cbz	r0, 800562e <_printf_i+0x1e6>
 800562a:	1b80      	subs	r0, r0, r6
 800562c:	6060      	str	r0, [r4, #4]
 800562e:	6863      	ldr	r3, [r4, #4]
 8005630:	6123      	str	r3, [r4, #16]
 8005632:	2300      	movs	r3, #0
 8005634:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005638:	e7aa      	b.n	8005590 <_printf_i+0x148>
 800563a:	6923      	ldr	r3, [r4, #16]
 800563c:	4632      	mov	r2, r6
 800563e:	4649      	mov	r1, r9
 8005640:	4640      	mov	r0, r8
 8005642:	47d0      	blx	sl
 8005644:	3001      	adds	r0, #1
 8005646:	d0ad      	beq.n	80055a4 <_printf_i+0x15c>
 8005648:	6823      	ldr	r3, [r4, #0]
 800564a:	079b      	lsls	r3, r3, #30
 800564c:	d413      	bmi.n	8005676 <_printf_i+0x22e>
 800564e:	68e0      	ldr	r0, [r4, #12]
 8005650:	9b03      	ldr	r3, [sp, #12]
 8005652:	4298      	cmp	r0, r3
 8005654:	bfb8      	it	lt
 8005656:	4618      	movlt	r0, r3
 8005658:	e7a6      	b.n	80055a8 <_printf_i+0x160>
 800565a:	2301      	movs	r3, #1
 800565c:	4632      	mov	r2, r6
 800565e:	4649      	mov	r1, r9
 8005660:	4640      	mov	r0, r8
 8005662:	47d0      	blx	sl
 8005664:	3001      	adds	r0, #1
 8005666:	d09d      	beq.n	80055a4 <_printf_i+0x15c>
 8005668:	3501      	adds	r5, #1
 800566a:	68e3      	ldr	r3, [r4, #12]
 800566c:	9903      	ldr	r1, [sp, #12]
 800566e:	1a5b      	subs	r3, r3, r1
 8005670:	42ab      	cmp	r3, r5
 8005672:	dcf2      	bgt.n	800565a <_printf_i+0x212>
 8005674:	e7eb      	b.n	800564e <_printf_i+0x206>
 8005676:	2500      	movs	r5, #0
 8005678:	f104 0619 	add.w	r6, r4, #25
 800567c:	e7f5      	b.n	800566a <_printf_i+0x222>
 800567e:	bf00      	nop
 8005680:	08009f6a 	.word	0x08009f6a
 8005684:	08009f7b 	.word	0x08009f7b

08005688 <_scanf_float>:
 8005688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800568c:	b087      	sub	sp, #28
 800568e:	4617      	mov	r7, r2
 8005690:	9303      	str	r3, [sp, #12]
 8005692:	688b      	ldr	r3, [r1, #8]
 8005694:	1e5a      	subs	r2, r3, #1
 8005696:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800569a:	bf81      	itttt	hi
 800569c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80056a0:	eb03 0b05 	addhi.w	fp, r3, r5
 80056a4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80056a8:	608b      	strhi	r3, [r1, #8]
 80056aa:	680b      	ldr	r3, [r1, #0]
 80056ac:	460a      	mov	r2, r1
 80056ae:	f04f 0500 	mov.w	r5, #0
 80056b2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80056b6:	f842 3b1c 	str.w	r3, [r2], #28
 80056ba:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80056be:	4680      	mov	r8, r0
 80056c0:	460c      	mov	r4, r1
 80056c2:	bf98      	it	ls
 80056c4:	f04f 0b00 	movls.w	fp, #0
 80056c8:	9201      	str	r2, [sp, #4]
 80056ca:	4616      	mov	r6, r2
 80056cc:	46aa      	mov	sl, r5
 80056ce:	46a9      	mov	r9, r5
 80056d0:	9502      	str	r5, [sp, #8]
 80056d2:	68a2      	ldr	r2, [r4, #8]
 80056d4:	b152      	cbz	r2, 80056ec <_scanf_float+0x64>
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	781b      	ldrb	r3, [r3, #0]
 80056da:	2b4e      	cmp	r3, #78	@ 0x4e
 80056dc:	d864      	bhi.n	80057a8 <_scanf_float+0x120>
 80056de:	2b40      	cmp	r3, #64	@ 0x40
 80056e0:	d83c      	bhi.n	800575c <_scanf_float+0xd4>
 80056e2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80056e6:	b2c8      	uxtb	r0, r1
 80056e8:	280e      	cmp	r0, #14
 80056ea:	d93a      	bls.n	8005762 <_scanf_float+0xda>
 80056ec:	f1b9 0f00 	cmp.w	r9, #0
 80056f0:	d003      	beq.n	80056fa <_scanf_float+0x72>
 80056f2:	6823      	ldr	r3, [r4, #0]
 80056f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056f8:	6023      	str	r3, [r4, #0]
 80056fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056fe:	f1ba 0f01 	cmp.w	sl, #1
 8005702:	f200 8117 	bhi.w	8005934 <_scanf_float+0x2ac>
 8005706:	9b01      	ldr	r3, [sp, #4]
 8005708:	429e      	cmp	r6, r3
 800570a:	f200 8108 	bhi.w	800591e <_scanf_float+0x296>
 800570e:	2001      	movs	r0, #1
 8005710:	b007      	add	sp, #28
 8005712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005716:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800571a:	2a0d      	cmp	r2, #13
 800571c:	d8e6      	bhi.n	80056ec <_scanf_float+0x64>
 800571e:	a101      	add	r1, pc, #4	@ (adr r1, 8005724 <_scanf_float+0x9c>)
 8005720:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005724:	0800586b 	.word	0x0800586b
 8005728:	080056ed 	.word	0x080056ed
 800572c:	080056ed 	.word	0x080056ed
 8005730:	080056ed 	.word	0x080056ed
 8005734:	080058cb 	.word	0x080058cb
 8005738:	080058a3 	.word	0x080058a3
 800573c:	080056ed 	.word	0x080056ed
 8005740:	080056ed 	.word	0x080056ed
 8005744:	08005879 	.word	0x08005879
 8005748:	080056ed 	.word	0x080056ed
 800574c:	080056ed 	.word	0x080056ed
 8005750:	080056ed 	.word	0x080056ed
 8005754:	080056ed 	.word	0x080056ed
 8005758:	08005831 	.word	0x08005831
 800575c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005760:	e7db      	b.n	800571a <_scanf_float+0x92>
 8005762:	290e      	cmp	r1, #14
 8005764:	d8c2      	bhi.n	80056ec <_scanf_float+0x64>
 8005766:	a001      	add	r0, pc, #4	@ (adr r0, 800576c <_scanf_float+0xe4>)
 8005768:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800576c:	08005821 	.word	0x08005821
 8005770:	080056ed 	.word	0x080056ed
 8005774:	08005821 	.word	0x08005821
 8005778:	080058b7 	.word	0x080058b7
 800577c:	080056ed 	.word	0x080056ed
 8005780:	080057c9 	.word	0x080057c9
 8005784:	08005807 	.word	0x08005807
 8005788:	08005807 	.word	0x08005807
 800578c:	08005807 	.word	0x08005807
 8005790:	08005807 	.word	0x08005807
 8005794:	08005807 	.word	0x08005807
 8005798:	08005807 	.word	0x08005807
 800579c:	08005807 	.word	0x08005807
 80057a0:	08005807 	.word	0x08005807
 80057a4:	08005807 	.word	0x08005807
 80057a8:	2b6e      	cmp	r3, #110	@ 0x6e
 80057aa:	d809      	bhi.n	80057c0 <_scanf_float+0x138>
 80057ac:	2b60      	cmp	r3, #96	@ 0x60
 80057ae:	d8b2      	bhi.n	8005716 <_scanf_float+0x8e>
 80057b0:	2b54      	cmp	r3, #84	@ 0x54
 80057b2:	d07b      	beq.n	80058ac <_scanf_float+0x224>
 80057b4:	2b59      	cmp	r3, #89	@ 0x59
 80057b6:	d199      	bne.n	80056ec <_scanf_float+0x64>
 80057b8:	2d07      	cmp	r5, #7
 80057ba:	d197      	bne.n	80056ec <_scanf_float+0x64>
 80057bc:	2508      	movs	r5, #8
 80057be:	e02c      	b.n	800581a <_scanf_float+0x192>
 80057c0:	2b74      	cmp	r3, #116	@ 0x74
 80057c2:	d073      	beq.n	80058ac <_scanf_float+0x224>
 80057c4:	2b79      	cmp	r3, #121	@ 0x79
 80057c6:	e7f6      	b.n	80057b6 <_scanf_float+0x12e>
 80057c8:	6821      	ldr	r1, [r4, #0]
 80057ca:	05c8      	lsls	r0, r1, #23
 80057cc:	d51b      	bpl.n	8005806 <_scanf_float+0x17e>
 80057ce:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80057d2:	6021      	str	r1, [r4, #0]
 80057d4:	f109 0901 	add.w	r9, r9, #1
 80057d8:	f1bb 0f00 	cmp.w	fp, #0
 80057dc:	d003      	beq.n	80057e6 <_scanf_float+0x15e>
 80057de:	3201      	adds	r2, #1
 80057e0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80057e4:	60a2      	str	r2, [r4, #8]
 80057e6:	68a3      	ldr	r3, [r4, #8]
 80057e8:	3b01      	subs	r3, #1
 80057ea:	60a3      	str	r3, [r4, #8]
 80057ec:	6923      	ldr	r3, [r4, #16]
 80057ee:	3301      	adds	r3, #1
 80057f0:	6123      	str	r3, [r4, #16]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	3b01      	subs	r3, #1
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	607b      	str	r3, [r7, #4]
 80057fa:	f340 8087 	ble.w	800590c <_scanf_float+0x284>
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	3301      	adds	r3, #1
 8005802:	603b      	str	r3, [r7, #0]
 8005804:	e765      	b.n	80056d2 <_scanf_float+0x4a>
 8005806:	eb1a 0105 	adds.w	r1, sl, r5
 800580a:	f47f af6f 	bne.w	80056ec <_scanf_float+0x64>
 800580e:	6822      	ldr	r2, [r4, #0]
 8005810:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005814:	6022      	str	r2, [r4, #0]
 8005816:	460d      	mov	r5, r1
 8005818:	468a      	mov	sl, r1
 800581a:	f806 3b01 	strb.w	r3, [r6], #1
 800581e:	e7e2      	b.n	80057e6 <_scanf_float+0x15e>
 8005820:	6822      	ldr	r2, [r4, #0]
 8005822:	0610      	lsls	r0, r2, #24
 8005824:	f57f af62 	bpl.w	80056ec <_scanf_float+0x64>
 8005828:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800582c:	6022      	str	r2, [r4, #0]
 800582e:	e7f4      	b.n	800581a <_scanf_float+0x192>
 8005830:	f1ba 0f00 	cmp.w	sl, #0
 8005834:	d10e      	bne.n	8005854 <_scanf_float+0x1cc>
 8005836:	f1b9 0f00 	cmp.w	r9, #0
 800583a:	d10e      	bne.n	800585a <_scanf_float+0x1d2>
 800583c:	6822      	ldr	r2, [r4, #0]
 800583e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005842:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005846:	d108      	bne.n	800585a <_scanf_float+0x1d2>
 8005848:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800584c:	6022      	str	r2, [r4, #0]
 800584e:	f04f 0a01 	mov.w	sl, #1
 8005852:	e7e2      	b.n	800581a <_scanf_float+0x192>
 8005854:	f1ba 0f02 	cmp.w	sl, #2
 8005858:	d055      	beq.n	8005906 <_scanf_float+0x27e>
 800585a:	2d01      	cmp	r5, #1
 800585c:	d002      	beq.n	8005864 <_scanf_float+0x1dc>
 800585e:	2d04      	cmp	r5, #4
 8005860:	f47f af44 	bne.w	80056ec <_scanf_float+0x64>
 8005864:	3501      	adds	r5, #1
 8005866:	b2ed      	uxtb	r5, r5
 8005868:	e7d7      	b.n	800581a <_scanf_float+0x192>
 800586a:	f1ba 0f01 	cmp.w	sl, #1
 800586e:	f47f af3d 	bne.w	80056ec <_scanf_float+0x64>
 8005872:	f04f 0a02 	mov.w	sl, #2
 8005876:	e7d0      	b.n	800581a <_scanf_float+0x192>
 8005878:	b97d      	cbnz	r5, 800589a <_scanf_float+0x212>
 800587a:	f1b9 0f00 	cmp.w	r9, #0
 800587e:	f47f af38 	bne.w	80056f2 <_scanf_float+0x6a>
 8005882:	6822      	ldr	r2, [r4, #0]
 8005884:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005888:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800588c:	f040 8108 	bne.w	8005aa0 <_scanf_float+0x418>
 8005890:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005894:	6022      	str	r2, [r4, #0]
 8005896:	2501      	movs	r5, #1
 8005898:	e7bf      	b.n	800581a <_scanf_float+0x192>
 800589a:	2d03      	cmp	r5, #3
 800589c:	d0e2      	beq.n	8005864 <_scanf_float+0x1dc>
 800589e:	2d05      	cmp	r5, #5
 80058a0:	e7de      	b.n	8005860 <_scanf_float+0x1d8>
 80058a2:	2d02      	cmp	r5, #2
 80058a4:	f47f af22 	bne.w	80056ec <_scanf_float+0x64>
 80058a8:	2503      	movs	r5, #3
 80058aa:	e7b6      	b.n	800581a <_scanf_float+0x192>
 80058ac:	2d06      	cmp	r5, #6
 80058ae:	f47f af1d 	bne.w	80056ec <_scanf_float+0x64>
 80058b2:	2507      	movs	r5, #7
 80058b4:	e7b1      	b.n	800581a <_scanf_float+0x192>
 80058b6:	6822      	ldr	r2, [r4, #0]
 80058b8:	0591      	lsls	r1, r2, #22
 80058ba:	f57f af17 	bpl.w	80056ec <_scanf_float+0x64>
 80058be:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80058c2:	6022      	str	r2, [r4, #0]
 80058c4:	f8cd 9008 	str.w	r9, [sp, #8]
 80058c8:	e7a7      	b.n	800581a <_scanf_float+0x192>
 80058ca:	6822      	ldr	r2, [r4, #0]
 80058cc:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80058d0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80058d4:	d006      	beq.n	80058e4 <_scanf_float+0x25c>
 80058d6:	0550      	lsls	r0, r2, #21
 80058d8:	f57f af08 	bpl.w	80056ec <_scanf_float+0x64>
 80058dc:	f1b9 0f00 	cmp.w	r9, #0
 80058e0:	f000 80de 	beq.w	8005aa0 <_scanf_float+0x418>
 80058e4:	0591      	lsls	r1, r2, #22
 80058e6:	bf58      	it	pl
 80058e8:	9902      	ldrpl	r1, [sp, #8]
 80058ea:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80058ee:	bf58      	it	pl
 80058f0:	eba9 0101 	subpl.w	r1, r9, r1
 80058f4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80058f8:	bf58      	it	pl
 80058fa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80058fe:	6022      	str	r2, [r4, #0]
 8005900:	f04f 0900 	mov.w	r9, #0
 8005904:	e789      	b.n	800581a <_scanf_float+0x192>
 8005906:	f04f 0a03 	mov.w	sl, #3
 800590a:	e786      	b.n	800581a <_scanf_float+0x192>
 800590c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005910:	4639      	mov	r1, r7
 8005912:	4640      	mov	r0, r8
 8005914:	4798      	blx	r3
 8005916:	2800      	cmp	r0, #0
 8005918:	f43f aedb 	beq.w	80056d2 <_scanf_float+0x4a>
 800591c:	e6e6      	b.n	80056ec <_scanf_float+0x64>
 800591e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005922:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005926:	463a      	mov	r2, r7
 8005928:	4640      	mov	r0, r8
 800592a:	4798      	blx	r3
 800592c:	6923      	ldr	r3, [r4, #16]
 800592e:	3b01      	subs	r3, #1
 8005930:	6123      	str	r3, [r4, #16]
 8005932:	e6e8      	b.n	8005706 <_scanf_float+0x7e>
 8005934:	1e6b      	subs	r3, r5, #1
 8005936:	2b06      	cmp	r3, #6
 8005938:	d824      	bhi.n	8005984 <_scanf_float+0x2fc>
 800593a:	2d02      	cmp	r5, #2
 800593c:	d836      	bhi.n	80059ac <_scanf_float+0x324>
 800593e:	9b01      	ldr	r3, [sp, #4]
 8005940:	429e      	cmp	r6, r3
 8005942:	f67f aee4 	bls.w	800570e <_scanf_float+0x86>
 8005946:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800594a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800594e:	463a      	mov	r2, r7
 8005950:	4640      	mov	r0, r8
 8005952:	4798      	blx	r3
 8005954:	6923      	ldr	r3, [r4, #16]
 8005956:	3b01      	subs	r3, #1
 8005958:	6123      	str	r3, [r4, #16]
 800595a:	e7f0      	b.n	800593e <_scanf_float+0x2b6>
 800595c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005960:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005964:	463a      	mov	r2, r7
 8005966:	4640      	mov	r0, r8
 8005968:	4798      	blx	r3
 800596a:	6923      	ldr	r3, [r4, #16]
 800596c:	3b01      	subs	r3, #1
 800596e:	6123      	str	r3, [r4, #16]
 8005970:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005974:	fa5f fa8a 	uxtb.w	sl, sl
 8005978:	f1ba 0f02 	cmp.w	sl, #2
 800597c:	d1ee      	bne.n	800595c <_scanf_float+0x2d4>
 800597e:	3d03      	subs	r5, #3
 8005980:	b2ed      	uxtb	r5, r5
 8005982:	1b76      	subs	r6, r6, r5
 8005984:	6823      	ldr	r3, [r4, #0]
 8005986:	05da      	lsls	r2, r3, #23
 8005988:	d530      	bpl.n	80059ec <_scanf_float+0x364>
 800598a:	055b      	lsls	r3, r3, #21
 800598c:	d511      	bpl.n	80059b2 <_scanf_float+0x32a>
 800598e:	9b01      	ldr	r3, [sp, #4]
 8005990:	429e      	cmp	r6, r3
 8005992:	f67f aebc 	bls.w	800570e <_scanf_float+0x86>
 8005996:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800599a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800599e:	463a      	mov	r2, r7
 80059a0:	4640      	mov	r0, r8
 80059a2:	4798      	blx	r3
 80059a4:	6923      	ldr	r3, [r4, #16]
 80059a6:	3b01      	subs	r3, #1
 80059a8:	6123      	str	r3, [r4, #16]
 80059aa:	e7f0      	b.n	800598e <_scanf_float+0x306>
 80059ac:	46aa      	mov	sl, r5
 80059ae:	46b3      	mov	fp, r6
 80059b0:	e7de      	b.n	8005970 <_scanf_float+0x2e8>
 80059b2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80059b6:	6923      	ldr	r3, [r4, #16]
 80059b8:	2965      	cmp	r1, #101	@ 0x65
 80059ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80059be:	f106 35ff 	add.w	r5, r6, #4294967295
 80059c2:	6123      	str	r3, [r4, #16]
 80059c4:	d00c      	beq.n	80059e0 <_scanf_float+0x358>
 80059c6:	2945      	cmp	r1, #69	@ 0x45
 80059c8:	d00a      	beq.n	80059e0 <_scanf_float+0x358>
 80059ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80059ce:	463a      	mov	r2, r7
 80059d0:	4640      	mov	r0, r8
 80059d2:	4798      	blx	r3
 80059d4:	6923      	ldr	r3, [r4, #16]
 80059d6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80059da:	3b01      	subs	r3, #1
 80059dc:	1eb5      	subs	r5, r6, #2
 80059de:	6123      	str	r3, [r4, #16]
 80059e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80059e4:	463a      	mov	r2, r7
 80059e6:	4640      	mov	r0, r8
 80059e8:	4798      	blx	r3
 80059ea:	462e      	mov	r6, r5
 80059ec:	6822      	ldr	r2, [r4, #0]
 80059ee:	f012 0210 	ands.w	r2, r2, #16
 80059f2:	d001      	beq.n	80059f8 <_scanf_float+0x370>
 80059f4:	2000      	movs	r0, #0
 80059f6:	e68b      	b.n	8005710 <_scanf_float+0x88>
 80059f8:	7032      	strb	r2, [r6, #0]
 80059fa:	6823      	ldr	r3, [r4, #0]
 80059fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005a00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a04:	d11c      	bne.n	8005a40 <_scanf_float+0x3b8>
 8005a06:	9b02      	ldr	r3, [sp, #8]
 8005a08:	454b      	cmp	r3, r9
 8005a0a:	eba3 0209 	sub.w	r2, r3, r9
 8005a0e:	d123      	bne.n	8005a58 <_scanf_float+0x3d0>
 8005a10:	9901      	ldr	r1, [sp, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	4640      	mov	r0, r8
 8005a16:	f002 fc6b 	bl	80082f0 <_strtod_r>
 8005a1a:	9b03      	ldr	r3, [sp, #12]
 8005a1c:	6821      	ldr	r1, [r4, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f011 0f02 	tst.w	r1, #2
 8005a24:	ec57 6b10 	vmov	r6, r7, d0
 8005a28:	f103 0204 	add.w	r2, r3, #4
 8005a2c:	d01f      	beq.n	8005a6e <_scanf_float+0x3e6>
 8005a2e:	9903      	ldr	r1, [sp, #12]
 8005a30:	600a      	str	r2, [r1, #0]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	e9c3 6700 	strd	r6, r7, [r3]
 8005a38:	68e3      	ldr	r3, [r4, #12]
 8005a3a:	3301      	adds	r3, #1
 8005a3c:	60e3      	str	r3, [r4, #12]
 8005a3e:	e7d9      	b.n	80059f4 <_scanf_float+0x36c>
 8005a40:	9b04      	ldr	r3, [sp, #16]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d0e4      	beq.n	8005a10 <_scanf_float+0x388>
 8005a46:	9905      	ldr	r1, [sp, #20]
 8005a48:	230a      	movs	r3, #10
 8005a4a:	3101      	adds	r1, #1
 8005a4c:	4640      	mov	r0, r8
 8005a4e:	f002 fccf 	bl	80083f0 <_strtol_r>
 8005a52:	9b04      	ldr	r3, [sp, #16]
 8005a54:	9e05      	ldr	r6, [sp, #20]
 8005a56:	1ac2      	subs	r2, r0, r3
 8005a58:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005a5c:	429e      	cmp	r6, r3
 8005a5e:	bf28      	it	cs
 8005a60:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005a64:	4910      	ldr	r1, [pc, #64]	@ (8005aa8 <_scanf_float+0x420>)
 8005a66:	4630      	mov	r0, r6
 8005a68:	f000 f918 	bl	8005c9c <siprintf>
 8005a6c:	e7d0      	b.n	8005a10 <_scanf_float+0x388>
 8005a6e:	f011 0f04 	tst.w	r1, #4
 8005a72:	9903      	ldr	r1, [sp, #12]
 8005a74:	600a      	str	r2, [r1, #0]
 8005a76:	d1dc      	bne.n	8005a32 <_scanf_float+0x3aa>
 8005a78:	681d      	ldr	r5, [r3, #0]
 8005a7a:	4632      	mov	r2, r6
 8005a7c:	463b      	mov	r3, r7
 8005a7e:	4630      	mov	r0, r6
 8005a80:	4639      	mov	r1, r7
 8005a82:	f7fb f85b 	bl	8000b3c <__aeabi_dcmpun>
 8005a86:	b128      	cbz	r0, 8005a94 <_scanf_float+0x40c>
 8005a88:	4808      	ldr	r0, [pc, #32]	@ (8005aac <_scanf_float+0x424>)
 8005a8a:	f000 fa29 	bl	8005ee0 <nanf>
 8005a8e:	ed85 0a00 	vstr	s0, [r5]
 8005a92:	e7d1      	b.n	8005a38 <_scanf_float+0x3b0>
 8005a94:	4630      	mov	r0, r6
 8005a96:	4639      	mov	r1, r7
 8005a98:	f7fb f8ae 	bl	8000bf8 <__aeabi_d2f>
 8005a9c:	6028      	str	r0, [r5, #0]
 8005a9e:	e7cb      	b.n	8005a38 <_scanf_float+0x3b0>
 8005aa0:	f04f 0900 	mov.w	r9, #0
 8005aa4:	e629      	b.n	80056fa <_scanf_float+0x72>
 8005aa6:	bf00      	nop
 8005aa8:	08009f8c 	.word	0x08009f8c
 8005aac:	0800a325 	.word	0x0800a325

08005ab0 <std>:
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	b510      	push	{r4, lr}
 8005ab4:	4604      	mov	r4, r0
 8005ab6:	e9c0 3300 	strd	r3, r3, [r0]
 8005aba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005abe:	6083      	str	r3, [r0, #8]
 8005ac0:	8181      	strh	r1, [r0, #12]
 8005ac2:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ac4:	81c2      	strh	r2, [r0, #14]
 8005ac6:	6183      	str	r3, [r0, #24]
 8005ac8:	4619      	mov	r1, r3
 8005aca:	2208      	movs	r2, #8
 8005acc:	305c      	adds	r0, #92	@ 0x5c
 8005ace:	f000 f962 	bl	8005d96 <memset>
 8005ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8005b08 <std+0x58>)
 8005ad4:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8005b0c <std+0x5c>)
 8005ad8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005ada:	4b0d      	ldr	r3, [pc, #52]	@ (8005b10 <std+0x60>)
 8005adc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005ade:	4b0d      	ldr	r3, [pc, #52]	@ (8005b14 <std+0x64>)
 8005ae0:	6323      	str	r3, [r4, #48]	@ 0x30
 8005ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8005b18 <std+0x68>)
 8005ae4:	6224      	str	r4, [r4, #32]
 8005ae6:	429c      	cmp	r4, r3
 8005ae8:	d006      	beq.n	8005af8 <std+0x48>
 8005aea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005aee:	4294      	cmp	r4, r2
 8005af0:	d002      	beq.n	8005af8 <std+0x48>
 8005af2:	33d0      	adds	r3, #208	@ 0xd0
 8005af4:	429c      	cmp	r4, r3
 8005af6:	d105      	bne.n	8005b04 <std+0x54>
 8005af8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005afc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b00:	f000 b9dc 	b.w	8005ebc <__retarget_lock_init_recursive>
 8005b04:	bd10      	pop	{r4, pc}
 8005b06:	bf00      	nop
 8005b08:	08005cdd 	.word	0x08005cdd
 8005b0c:	08005cff 	.word	0x08005cff
 8005b10:	08005d37 	.word	0x08005d37
 8005b14:	08005d5b 	.word	0x08005d5b
 8005b18:	20000970 	.word	0x20000970

08005b1c <stdio_exit_handler>:
 8005b1c:	4a02      	ldr	r2, [pc, #8]	@ (8005b28 <stdio_exit_handler+0xc>)
 8005b1e:	4903      	ldr	r1, [pc, #12]	@ (8005b2c <stdio_exit_handler+0x10>)
 8005b20:	4803      	ldr	r0, [pc, #12]	@ (8005b30 <stdio_exit_handler+0x14>)
 8005b22:	f000 b869 	b.w	8005bf8 <_fwalk_sglue>
 8005b26:	bf00      	nop
 8005b28:	2000000c 	.word	0x2000000c
 8005b2c:	080087ad 	.word	0x080087ad
 8005b30:	2000001c 	.word	0x2000001c

08005b34 <cleanup_stdio>:
 8005b34:	6841      	ldr	r1, [r0, #4]
 8005b36:	4b0c      	ldr	r3, [pc, #48]	@ (8005b68 <cleanup_stdio+0x34>)
 8005b38:	4299      	cmp	r1, r3
 8005b3a:	b510      	push	{r4, lr}
 8005b3c:	4604      	mov	r4, r0
 8005b3e:	d001      	beq.n	8005b44 <cleanup_stdio+0x10>
 8005b40:	f002 fe34 	bl	80087ac <_fflush_r>
 8005b44:	68a1      	ldr	r1, [r4, #8]
 8005b46:	4b09      	ldr	r3, [pc, #36]	@ (8005b6c <cleanup_stdio+0x38>)
 8005b48:	4299      	cmp	r1, r3
 8005b4a:	d002      	beq.n	8005b52 <cleanup_stdio+0x1e>
 8005b4c:	4620      	mov	r0, r4
 8005b4e:	f002 fe2d 	bl	80087ac <_fflush_r>
 8005b52:	68e1      	ldr	r1, [r4, #12]
 8005b54:	4b06      	ldr	r3, [pc, #24]	@ (8005b70 <cleanup_stdio+0x3c>)
 8005b56:	4299      	cmp	r1, r3
 8005b58:	d004      	beq.n	8005b64 <cleanup_stdio+0x30>
 8005b5a:	4620      	mov	r0, r4
 8005b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b60:	f002 be24 	b.w	80087ac <_fflush_r>
 8005b64:	bd10      	pop	{r4, pc}
 8005b66:	bf00      	nop
 8005b68:	20000970 	.word	0x20000970
 8005b6c:	200009d8 	.word	0x200009d8
 8005b70:	20000a40 	.word	0x20000a40

08005b74 <global_stdio_init.part.0>:
 8005b74:	b510      	push	{r4, lr}
 8005b76:	4b0b      	ldr	r3, [pc, #44]	@ (8005ba4 <global_stdio_init.part.0+0x30>)
 8005b78:	4c0b      	ldr	r4, [pc, #44]	@ (8005ba8 <global_stdio_init.part.0+0x34>)
 8005b7a:	4a0c      	ldr	r2, [pc, #48]	@ (8005bac <global_stdio_init.part.0+0x38>)
 8005b7c:	601a      	str	r2, [r3, #0]
 8005b7e:	4620      	mov	r0, r4
 8005b80:	2200      	movs	r2, #0
 8005b82:	2104      	movs	r1, #4
 8005b84:	f7ff ff94 	bl	8005ab0 <std>
 8005b88:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	2109      	movs	r1, #9
 8005b90:	f7ff ff8e 	bl	8005ab0 <std>
 8005b94:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005b98:	2202      	movs	r2, #2
 8005b9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b9e:	2112      	movs	r1, #18
 8005ba0:	f7ff bf86 	b.w	8005ab0 <std>
 8005ba4:	20000aa8 	.word	0x20000aa8
 8005ba8:	20000970 	.word	0x20000970
 8005bac:	08005b1d 	.word	0x08005b1d

08005bb0 <__sfp_lock_acquire>:
 8005bb0:	4801      	ldr	r0, [pc, #4]	@ (8005bb8 <__sfp_lock_acquire+0x8>)
 8005bb2:	f000 b984 	b.w	8005ebe <__retarget_lock_acquire_recursive>
 8005bb6:	bf00      	nop
 8005bb8:	20000ab1 	.word	0x20000ab1

08005bbc <__sfp_lock_release>:
 8005bbc:	4801      	ldr	r0, [pc, #4]	@ (8005bc4 <__sfp_lock_release+0x8>)
 8005bbe:	f000 b97f 	b.w	8005ec0 <__retarget_lock_release_recursive>
 8005bc2:	bf00      	nop
 8005bc4:	20000ab1 	.word	0x20000ab1

08005bc8 <__sinit>:
 8005bc8:	b510      	push	{r4, lr}
 8005bca:	4604      	mov	r4, r0
 8005bcc:	f7ff fff0 	bl	8005bb0 <__sfp_lock_acquire>
 8005bd0:	6a23      	ldr	r3, [r4, #32]
 8005bd2:	b11b      	cbz	r3, 8005bdc <__sinit+0x14>
 8005bd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bd8:	f7ff bff0 	b.w	8005bbc <__sfp_lock_release>
 8005bdc:	4b04      	ldr	r3, [pc, #16]	@ (8005bf0 <__sinit+0x28>)
 8005bde:	6223      	str	r3, [r4, #32]
 8005be0:	4b04      	ldr	r3, [pc, #16]	@ (8005bf4 <__sinit+0x2c>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1f5      	bne.n	8005bd4 <__sinit+0xc>
 8005be8:	f7ff ffc4 	bl	8005b74 <global_stdio_init.part.0>
 8005bec:	e7f2      	b.n	8005bd4 <__sinit+0xc>
 8005bee:	bf00      	nop
 8005bf0:	08005b35 	.word	0x08005b35
 8005bf4:	20000aa8 	.word	0x20000aa8

08005bf8 <_fwalk_sglue>:
 8005bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bfc:	4607      	mov	r7, r0
 8005bfe:	4688      	mov	r8, r1
 8005c00:	4614      	mov	r4, r2
 8005c02:	2600      	movs	r6, #0
 8005c04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c08:	f1b9 0901 	subs.w	r9, r9, #1
 8005c0c:	d505      	bpl.n	8005c1a <_fwalk_sglue+0x22>
 8005c0e:	6824      	ldr	r4, [r4, #0]
 8005c10:	2c00      	cmp	r4, #0
 8005c12:	d1f7      	bne.n	8005c04 <_fwalk_sglue+0xc>
 8005c14:	4630      	mov	r0, r6
 8005c16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c1a:	89ab      	ldrh	r3, [r5, #12]
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d907      	bls.n	8005c30 <_fwalk_sglue+0x38>
 8005c20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c24:	3301      	adds	r3, #1
 8005c26:	d003      	beq.n	8005c30 <_fwalk_sglue+0x38>
 8005c28:	4629      	mov	r1, r5
 8005c2a:	4638      	mov	r0, r7
 8005c2c:	47c0      	blx	r8
 8005c2e:	4306      	orrs	r6, r0
 8005c30:	3568      	adds	r5, #104	@ 0x68
 8005c32:	e7e9      	b.n	8005c08 <_fwalk_sglue+0x10>

08005c34 <sniprintf>:
 8005c34:	b40c      	push	{r2, r3}
 8005c36:	b530      	push	{r4, r5, lr}
 8005c38:	4b17      	ldr	r3, [pc, #92]	@ (8005c98 <sniprintf+0x64>)
 8005c3a:	1e0c      	subs	r4, r1, #0
 8005c3c:	681d      	ldr	r5, [r3, #0]
 8005c3e:	b09d      	sub	sp, #116	@ 0x74
 8005c40:	da08      	bge.n	8005c54 <sniprintf+0x20>
 8005c42:	238b      	movs	r3, #139	@ 0x8b
 8005c44:	602b      	str	r3, [r5, #0]
 8005c46:	f04f 30ff 	mov.w	r0, #4294967295
 8005c4a:	b01d      	add	sp, #116	@ 0x74
 8005c4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c50:	b002      	add	sp, #8
 8005c52:	4770      	bx	lr
 8005c54:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005c58:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005c5c:	bf14      	ite	ne
 8005c5e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005c62:	4623      	moveq	r3, r4
 8005c64:	9304      	str	r3, [sp, #16]
 8005c66:	9307      	str	r3, [sp, #28]
 8005c68:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005c6c:	9002      	str	r0, [sp, #8]
 8005c6e:	9006      	str	r0, [sp, #24]
 8005c70:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005c74:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005c76:	ab21      	add	r3, sp, #132	@ 0x84
 8005c78:	a902      	add	r1, sp, #8
 8005c7a:	4628      	mov	r0, r5
 8005c7c:	9301      	str	r3, [sp, #4]
 8005c7e:	f002 fc15 	bl	80084ac <_svfiprintf_r>
 8005c82:	1c43      	adds	r3, r0, #1
 8005c84:	bfbc      	itt	lt
 8005c86:	238b      	movlt	r3, #139	@ 0x8b
 8005c88:	602b      	strlt	r3, [r5, #0]
 8005c8a:	2c00      	cmp	r4, #0
 8005c8c:	d0dd      	beq.n	8005c4a <sniprintf+0x16>
 8005c8e:	9b02      	ldr	r3, [sp, #8]
 8005c90:	2200      	movs	r2, #0
 8005c92:	701a      	strb	r2, [r3, #0]
 8005c94:	e7d9      	b.n	8005c4a <sniprintf+0x16>
 8005c96:	bf00      	nop
 8005c98:	20000018 	.word	0x20000018

08005c9c <siprintf>:
 8005c9c:	b40e      	push	{r1, r2, r3}
 8005c9e:	b500      	push	{lr}
 8005ca0:	b09c      	sub	sp, #112	@ 0x70
 8005ca2:	ab1d      	add	r3, sp, #116	@ 0x74
 8005ca4:	9002      	str	r0, [sp, #8]
 8005ca6:	9006      	str	r0, [sp, #24]
 8005ca8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005cac:	4809      	ldr	r0, [pc, #36]	@ (8005cd4 <siprintf+0x38>)
 8005cae:	9107      	str	r1, [sp, #28]
 8005cb0:	9104      	str	r1, [sp, #16]
 8005cb2:	4909      	ldr	r1, [pc, #36]	@ (8005cd8 <siprintf+0x3c>)
 8005cb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cb8:	9105      	str	r1, [sp, #20]
 8005cba:	6800      	ldr	r0, [r0, #0]
 8005cbc:	9301      	str	r3, [sp, #4]
 8005cbe:	a902      	add	r1, sp, #8
 8005cc0:	f002 fbf4 	bl	80084ac <_svfiprintf_r>
 8005cc4:	9b02      	ldr	r3, [sp, #8]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	701a      	strb	r2, [r3, #0]
 8005cca:	b01c      	add	sp, #112	@ 0x70
 8005ccc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005cd0:	b003      	add	sp, #12
 8005cd2:	4770      	bx	lr
 8005cd4:	20000018 	.word	0x20000018
 8005cd8:	ffff0208 	.word	0xffff0208

08005cdc <__sread>:
 8005cdc:	b510      	push	{r4, lr}
 8005cde:	460c      	mov	r4, r1
 8005ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ce4:	f000 f89c 	bl	8005e20 <_read_r>
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	bfab      	itete	ge
 8005cec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005cee:	89a3      	ldrhlt	r3, [r4, #12]
 8005cf0:	181b      	addge	r3, r3, r0
 8005cf2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005cf6:	bfac      	ite	ge
 8005cf8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005cfa:	81a3      	strhlt	r3, [r4, #12]
 8005cfc:	bd10      	pop	{r4, pc}

08005cfe <__swrite>:
 8005cfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d02:	461f      	mov	r7, r3
 8005d04:	898b      	ldrh	r3, [r1, #12]
 8005d06:	05db      	lsls	r3, r3, #23
 8005d08:	4605      	mov	r5, r0
 8005d0a:	460c      	mov	r4, r1
 8005d0c:	4616      	mov	r6, r2
 8005d0e:	d505      	bpl.n	8005d1c <__swrite+0x1e>
 8005d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d14:	2302      	movs	r3, #2
 8005d16:	2200      	movs	r2, #0
 8005d18:	f000 f870 	bl	8005dfc <_lseek_r>
 8005d1c:	89a3      	ldrh	r3, [r4, #12]
 8005d1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d26:	81a3      	strh	r3, [r4, #12]
 8005d28:	4632      	mov	r2, r6
 8005d2a:	463b      	mov	r3, r7
 8005d2c:	4628      	mov	r0, r5
 8005d2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d32:	f000 b887 	b.w	8005e44 <_write_r>

08005d36 <__sseek>:
 8005d36:	b510      	push	{r4, lr}
 8005d38:	460c      	mov	r4, r1
 8005d3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d3e:	f000 f85d 	bl	8005dfc <_lseek_r>
 8005d42:	1c43      	adds	r3, r0, #1
 8005d44:	89a3      	ldrh	r3, [r4, #12]
 8005d46:	bf15      	itete	ne
 8005d48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005d4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005d4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005d52:	81a3      	strheq	r3, [r4, #12]
 8005d54:	bf18      	it	ne
 8005d56:	81a3      	strhne	r3, [r4, #12]
 8005d58:	bd10      	pop	{r4, pc}

08005d5a <__sclose>:
 8005d5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d5e:	f000 b83d 	b.w	8005ddc <_close_r>

08005d62 <memmove>:
 8005d62:	4288      	cmp	r0, r1
 8005d64:	b510      	push	{r4, lr}
 8005d66:	eb01 0402 	add.w	r4, r1, r2
 8005d6a:	d902      	bls.n	8005d72 <memmove+0x10>
 8005d6c:	4284      	cmp	r4, r0
 8005d6e:	4623      	mov	r3, r4
 8005d70:	d807      	bhi.n	8005d82 <memmove+0x20>
 8005d72:	1e43      	subs	r3, r0, #1
 8005d74:	42a1      	cmp	r1, r4
 8005d76:	d008      	beq.n	8005d8a <memmove+0x28>
 8005d78:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d7c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005d80:	e7f8      	b.n	8005d74 <memmove+0x12>
 8005d82:	4402      	add	r2, r0
 8005d84:	4601      	mov	r1, r0
 8005d86:	428a      	cmp	r2, r1
 8005d88:	d100      	bne.n	8005d8c <memmove+0x2a>
 8005d8a:	bd10      	pop	{r4, pc}
 8005d8c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d90:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005d94:	e7f7      	b.n	8005d86 <memmove+0x24>

08005d96 <memset>:
 8005d96:	4402      	add	r2, r0
 8005d98:	4603      	mov	r3, r0
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d100      	bne.n	8005da0 <memset+0xa>
 8005d9e:	4770      	bx	lr
 8005da0:	f803 1b01 	strb.w	r1, [r3], #1
 8005da4:	e7f9      	b.n	8005d9a <memset+0x4>

08005da6 <strstr>:
 8005da6:	780a      	ldrb	r2, [r1, #0]
 8005da8:	b570      	push	{r4, r5, r6, lr}
 8005daa:	b96a      	cbnz	r2, 8005dc8 <strstr+0x22>
 8005dac:	bd70      	pop	{r4, r5, r6, pc}
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d109      	bne.n	8005dc6 <strstr+0x20>
 8005db2:	460c      	mov	r4, r1
 8005db4:	4605      	mov	r5, r0
 8005db6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d0f6      	beq.n	8005dac <strstr+0x6>
 8005dbe:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005dc2:	429e      	cmp	r6, r3
 8005dc4:	d0f7      	beq.n	8005db6 <strstr+0x10>
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	7803      	ldrb	r3, [r0, #0]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d1ef      	bne.n	8005dae <strstr+0x8>
 8005dce:	4618      	mov	r0, r3
 8005dd0:	e7ec      	b.n	8005dac <strstr+0x6>
	...

08005dd4 <_localeconv_r>:
 8005dd4:	4800      	ldr	r0, [pc, #0]	@ (8005dd8 <_localeconv_r+0x4>)
 8005dd6:	4770      	bx	lr
 8005dd8:	20000158 	.word	0x20000158

08005ddc <_close_r>:
 8005ddc:	b538      	push	{r3, r4, r5, lr}
 8005dde:	4d06      	ldr	r5, [pc, #24]	@ (8005df8 <_close_r+0x1c>)
 8005de0:	2300      	movs	r3, #0
 8005de2:	4604      	mov	r4, r0
 8005de4:	4608      	mov	r0, r1
 8005de6:	602b      	str	r3, [r5, #0]
 8005de8:	f7fc fb6f 	bl	80024ca <_close>
 8005dec:	1c43      	adds	r3, r0, #1
 8005dee:	d102      	bne.n	8005df6 <_close_r+0x1a>
 8005df0:	682b      	ldr	r3, [r5, #0]
 8005df2:	b103      	cbz	r3, 8005df6 <_close_r+0x1a>
 8005df4:	6023      	str	r3, [r4, #0]
 8005df6:	bd38      	pop	{r3, r4, r5, pc}
 8005df8:	20000aac 	.word	0x20000aac

08005dfc <_lseek_r>:
 8005dfc:	b538      	push	{r3, r4, r5, lr}
 8005dfe:	4d07      	ldr	r5, [pc, #28]	@ (8005e1c <_lseek_r+0x20>)
 8005e00:	4604      	mov	r4, r0
 8005e02:	4608      	mov	r0, r1
 8005e04:	4611      	mov	r1, r2
 8005e06:	2200      	movs	r2, #0
 8005e08:	602a      	str	r2, [r5, #0]
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	f7fc fb84 	bl	8002518 <_lseek>
 8005e10:	1c43      	adds	r3, r0, #1
 8005e12:	d102      	bne.n	8005e1a <_lseek_r+0x1e>
 8005e14:	682b      	ldr	r3, [r5, #0]
 8005e16:	b103      	cbz	r3, 8005e1a <_lseek_r+0x1e>
 8005e18:	6023      	str	r3, [r4, #0]
 8005e1a:	bd38      	pop	{r3, r4, r5, pc}
 8005e1c:	20000aac 	.word	0x20000aac

08005e20 <_read_r>:
 8005e20:	b538      	push	{r3, r4, r5, lr}
 8005e22:	4d07      	ldr	r5, [pc, #28]	@ (8005e40 <_read_r+0x20>)
 8005e24:	4604      	mov	r4, r0
 8005e26:	4608      	mov	r0, r1
 8005e28:	4611      	mov	r1, r2
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	602a      	str	r2, [r5, #0]
 8005e2e:	461a      	mov	r2, r3
 8005e30:	f7fc fb12 	bl	8002458 <_read>
 8005e34:	1c43      	adds	r3, r0, #1
 8005e36:	d102      	bne.n	8005e3e <_read_r+0x1e>
 8005e38:	682b      	ldr	r3, [r5, #0]
 8005e3a:	b103      	cbz	r3, 8005e3e <_read_r+0x1e>
 8005e3c:	6023      	str	r3, [r4, #0]
 8005e3e:	bd38      	pop	{r3, r4, r5, pc}
 8005e40:	20000aac 	.word	0x20000aac

08005e44 <_write_r>:
 8005e44:	b538      	push	{r3, r4, r5, lr}
 8005e46:	4d07      	ldr	r5, [pc, #28]	@ (8005e64 <_write_r+0x20>)
 8005e48:	4604      	mov	r4, r0
 8005e4a:	4608      	mov	r0, r1
 8005e4c:	4611      	mov	r1, r2
 8005e4e:	2200      	movs	r2, #0
 8005e50:	602a      	str	r2, [r5, #0]
 8005e52:	461a      	mov	r2, r3
 8005e54:	f7fc fb1d 	bl	8002492 <_write>
 8005e58:	1c43      	adds	r3, r0, #1
 8005e5a:	d102      	bne.n	8005e62 <_write_r+0x1e>
 8005e5c:	682b      	ldr	r3, [r5, #0]
 8005e5e:	b103      	cbz	r3, 8005e62 <_write_r+0x1e>
 8005e60:	6023      	str	r3, [r4, #0]
 8005e62:	bd38      	pop	{r3, r4, r5, pc}
 8005e64:	20000aac 	.word	0x20000aac

08005e68 <__errno>:
 8005e68:	4b01      	ldr	r3, [pc, #4]	@ (8005e70 <__errno+0x8>)
 8005e6a:	6818      	ldr	r0, [r3, #0]
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	20000018 	.word	0x20000018

08005e74 <__libc_init_array>:
 8005e74:	b570      	push	{r4, r5, r6, lr}
 8005e76:	4d0d      	ldr	r5, [pc, #52]	@ (8005eac <__libc_init_array+0x38>)
 8005e78:	4c0d      	ldr	r4, [pc, #52]	@ (8005eb0 <__libc_init_array+0x3c>)
 8005e7a:	1b64      	subs	r4, r4, r5
 8005e7c:	10a4      	asrs	r4, r4, #2
 8005e7e:	2600      	movs	r6, #0
 8005e80:	42a6      	cmp	r6, r4
 8005e82:	d109      	bne.n	8005e98 <__libc_init_array+0x24>
 8005e84:	4d0b      	ldr	r5, [pc, #44]	@ (8005eb4 <__libc_init_array+0x40>)
 8005e86:	4c0c      	ldr	r4, [pc, #48]	@ (8005eb8 <__libc_init_array+0x44>)
 8005e88:	f003 fb58 	bl	800953c <_init>
 8005e8c:	1b64      	subs	r4, r4, r5
 8005e8e:	10a4      	asrs	r4, r4, #2
 8005e90:	2600      	movs	r6, #0
 8005e92:	42a6      	cmp	r6, r4
 8005e94:	d105      	bne.n	8005ea2 <__libc_init_array+0x2e>
 8005e96:	bd70      	pop	{r4, r5, r6, pc}
 8005e98:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e9c:	4798      	blx	r3
 8005e9e:	3601      	adds	r6, #1
 8005ea0:	e7ee      	b.n	8005e80 <__libc_init_array+0xc>
 8005ea2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ea6:	4798      	blx	r3
 8005ea8:	3601      	adds	r6, #1
 8005eaa:	e7f2      	b.n	8005e92 <__libc_init_array+0x1e>
 8005eac:	0800a390 	.word	0x0800a390
 8005eb0:	0800a390 	.word	0x0800a390
 8005eb4:	0800a390 	.word	0x0800a390
 8005eb8:	0800a394 	.word	0x0800a394

08005ebc <__retarget_lock_init_recursive>:
 8005ebc:	4770      	bx	lr

08005ebe <__retarget_lock_acquire_recursive>:
 8005ebe:	4770      	bx	lr

08005ec0 <__retarget_lock_release_recursive>:
 8005ec0:	4770      	bx	lr

08005ec2 <memcpy>:
 8005ec2:	440a      	add	r2, r1
 8005ec4:	4291      	cmp	r1, r2
 8005ec6:	f100 33ff 	add.w	r3, r0, #4294967295
 8005eca:	d100      	bne.n	8005ece <memcpy+0xc>
 8005ecc:	4770      	bx	lr
 8005ece:	b510      	push	{r4, lr}
 8005ed0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ed4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ed8:	4291      	cmp	r1, r2
 8005eda:	d1f9      	bne.n	8005ed0 <memcpy+0xe>
 8005edc:	bd10      	pop	{r4, pc}
	...

08005ee0 <nanf>:
 8005ee0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005ee8 <nanf+0x8>
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	7fc00000 	.word	0x7fc00000

08005eec <quorem>:
 8005eec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ef0:	6903      	ldr	r3, [r0, #16]
 8005ef2:	690c      	ldr	r4, [r1, #16]
 8005ef4:	42a3      	cmp	r3, r4
 8005ef6:	4607      	mov	r7, r0
 8005ef8:	db7e      	blt.n	8005ff8 <quorem+0x10c>
 8005efa:	3c01      	subs	r4, #1
 8005efc:	f101 0814 	add.w	r8, r1, #20
 8005f00:	00a3      	lsls	r3, r4, #2
 8005f02:	f100 0514 	add.w	r5, r0, #20
 8005f06:	9300      	str	r3, [sp, #0]
 8005f08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f0c:	9301      	str	r3, [sp, #4]
 8005f0e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f16:	3301      	adds	r3, #1
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f1e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f22:	d32e      	bcc.n	8005f82 <quorem+0x96>
 8005f24:	f04f 0a00 	mov.w	sl, #0
 8005f28:	46c4      	mov	ip, r8
 8005f2a:	46ae      	mov	lr, r5
 8005f2c:	46d3      	mov	fp, sl
 8005f2e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005f32:	b298      	uxth	r0, r3
 8005f34:	fb06 a000 	mla	r0, r6, r0, sl
 8005f38:	0c02      	lsrs	r2, r0, #16
 8005f3a:	0c1b      	lsrs	r3, r3, #16
 8005f3c:	fb06 2303 	mla	r3, r6, r3, r2
 8005f40:	f8de 2000 	ldr.w	r2, [lr]
 8005f44:	b280      	uxth	r0, r0
 8005f46:	b292      	uxth	r2, r2
 8005f48:	1a12      	subs	r2, r2, r0
 8005f4a:	445a      	add	r2, fp
 8005f4c:	f8de 0000 	ldr.w	r0, [lr]
 8005f50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005f5a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005f5e:	b292      	uxth	r2, r2
 8005f60:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005f64:	45e1      	cmp	r9, ip
 8005f66:	f84e 2b04 	str.w	r2, [lr], #4
 8005f6a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005f6e:	d2de      	bcs.n	8005f2e <quorem+0x42>
 8005f70:	9b00      	ldr	r3, [sp, #0]
 8005f72:	58eb      	ldr	r3, [r5, r3]
 8005f74:	b92b      	cbnz	r3, 8005f82 <quorem+0x96>
 8005f76:	9b01      	ldr	r3, [sp, #4]
 8005f78:	3b04      	subs	r3, #4
 8005f7a:	429d      	cmp	r5, r3
 8005f7c:	461a      	mov	r2, r3
 8005f7e:	d32f      	bcc.n	8005fe0 <quorem+0xf4>
 8005f80:	613c      	str	r4, [r7, #16]
 8005f82:	4638      	mov	r0, r7
 8005f84:	f001 f9c4 	bl	8007310 <__mcmp>
 8005f88:	2800      	cmp	r0, #0
 8005f8a:	db25      	blt.n	8005fd8 <quorem+0xec>
 8005f8c:	4629      	mov	r1, r5
 8005f8e:	2000      	movs	r0, #0
 8005f90:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f94:	f8d1 c000 	ldr.w	ip, [r1]
 8005f98:	fa1f fe82 	uxth.w	lr, r2
 8005f9c:	fa1f f38c 	uxth.w	r3, ip
 8005fa0:	eba3 030e 	sub.w	r3, r3, lr
 8005fa4:	4403      	add	r3, r0
 8005fa6:	0c12      	lsrs	r2, r2, #16
 8005fa8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005fac:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fb6:	45c1      	cmp	r9, r8
 8005fb8:	f841 3b04 	str.w	r3, [r1], #4
 8005fbc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005fc0:	d2e6      	bcs.n	8005f90 <quorem+0xa4>
 8005fc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fca:	b922      	cbnz	r2, 8005fd6 <quorem+0xea>
 8005fcc:	3b04      	subs	r3, #4
 8005fce:	429d      	cmp	r5, r3
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	d30b      	bcc.n	8005fec <quorem+0x100>
 8005fd4:	613c      	str	r4, [r7, #16]
 8005fd6:	3601      	adds	r6, #1
 8005fd8:	4630      	mov	r0, r6
 8005fda:	b003      	add	sp, #12
 8005fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe0:	6812      	ldr	r2, [r2, #0]
 8005fe2:	3b04      	subs	r3, #4
 8005fe4:	2a00      	cmp	r2, #0
 8005fe6:	d1cb      	bne.n	8005f80 <quorem+0x94>
 8005fe8:	3c01      	subs	r4, #1
 8005fea:	e7c6      	b.n	8005f7a <quorem+0x8e>
 8005fec:	6812      	ldr	r2, [r2, #0]
 8005fee:	3b04      	subs	r3, #4
 8005ff0:	2a00      	cmp	r2, #0
 8005ff2:	d1ef      	bne.n	8005fd4 <quorem+0xe8>
 8005ff4:	3c01      	subs	r4, #1
 8005ff6:	e7ea      	b.n	8005fce <quorem+0xe2>
 8005ff8:	2000      	movs	r0, #0
 8005ffa:	e7ee      	b.n	8005fda <quorem+0xee>
 8005ffc:	0000      	movs	r0, r0
	...

08006000 <_dtoa_r>:
 8006000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006004:	69c7      	ldr	r7, [r0, #28]
 8006006:	b099      	sub	sp, #100	@ 0x64
 8006008:	ed8d 0b02 	vstr	d0, [sp, #8]
 800600c:	ec55 4b10 	vmov	r4, r5, d0
 8006010:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006012:	9109      	str	r1, [sp, #36]	@ 0x24
 8006014:	4683      	mov	fp, r0
 8006016:	920e      	str	r2, [sp, #56]	@ 0x38
 8006018:	9313      	str	r3, [sp, #76]	@ 0x4c
 800601a:	b97f      	cbnz	r7, 800603c <_dtoa_r+0x3c>
 800601c:	2010      	movs	r0, #16
 800601e:	f000 fdfd 	bl	8006c1c <malloc>
 8006022:	4602      	mov	r2, r0
 8006024:	f8cb 001c 	str.w	r0, [fp, #28]
 8006028:	b920      	cbnz	r0, 8006034 <_dtoa_r+0x34>
 800602a:	4ba7      	ldr	r3, [pc, #668]	@ (80062c8 <_dtoa_r+0x2c8>)
 800602c:	21ef      	movs	r1, #239	@ 0xef
 800602e:	48a7      	ldr	r0, [pc, #668]	@ (80062cc <_dtoa_r+0x2cc>)
 8006030:	f002 fc0e 	bl	8008850 <__assert_func>
 8006034:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006038:	6007      	str	r7, [r0, #0]
 800603a:	60c7      	str	r7, [r0, #12]
 800603c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006040:	6819      	ldr	r1, [r3, #0]
 8006042:	b159      	cbz	r1, 800605c <_dtoa_r+0x5c>
 8006044:	685a      	ldr	r2, [r3, #4]
 8006046:	604a      	str	r2, [r1, #4]
 8006048:	2301      	movs	r3, #1
 800604a:	4093      	lsls	r3, r2
 800604c:	608b      	str	r3, [r1, #8]
 800604e:	4658      	mov	r0, fp
 8006050:	f000 feda 	bl	8006e08 <_Bfree>
 8006054:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006058:	2200      	movs	r2, #0
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	1e2b      	subs	r3, r5, #0
 800605e:	bfb9      	ittee	lt
 8006060:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006064:	9303      	strlt	r3, [sp, #12]
 8006066:	2300      	movge	r3, #0
 8006068:	6033      	strge	r3, [r6, #0]
 800606a:	9f03      	ldr	r7, [sp, #12]
 800606c:	4b98      	ldr	r3, [pc, #608]	@ (80062d0 <_dtoa_r+0x2d0>)
 800606e:	bfbc      	itt	lt
 8006070:	2201      	movlt	r2, #1
 8006072:	6032      	strlt	r2, [r6, #0]
 8006074:	43bb      	bics	r3, r7
 8006076:	d112      	bne.n	800609e <_dtoa_r+0x9e>
 8006078:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800607a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800607e:	6013      	str	r3, [r2, #0]
 8006080:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006084:	4323      	orrs	r3, r4
 8006086:	f000 854d 	beq.w	8006b24 <_dtoa_r+0xb24>
 800608a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800608c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80062e4 <_dtoa_r+0x2e4>
 8006090:	2b00      	cmp	r3, #0
 8006092:	f000 854f 	beq.w	8006b34 <_dtoa_r+0xb34>
 8006096:	f10a 0303 	add.w	r3, sl, #3
 800609a:	f000 bd49 	b.w	8006b30 <_dtoa_r+0xb30>
 800609e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80060a2:	2200      	movs	r2, #0
 80060a4:	ec51 0b17 	vmov	r0, r1, d7
 80060a8:	2300      	movs	r3, #0
 80060aa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80060ae:	f7fa fd13 	bl	8000ad8 <__aeabi_dcmpeq>
 80060b2:	4680      	mov	r8, r0
 80060b4:	b158      	cbz	r0, 80060ce <_dtoa_r+0xce>
 80060b6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80060b8:	2301      	movs	r3, #1
 80060ba:	6013      	str	r3, [r2, #0]
 80060bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80060be:	b113      	cbz	r3, 80060c6 <_dtoa_r+0xc6>
 80060c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80060c2:	4b84      	ldr	r3, [pc, #528]	@ (80062d4 <_dtoa_r+0x2d4>)
 80060c4:	6013      	str	r3, [r2, #0]
 80060c6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80062e8 <_dtoa_r+0x2e8>
 80060ca:	f000 bd33 	b.w	8006b34 <_dtoa_r+0xb34>
 80060ce:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80060d2:	aa16      	add	r2, sp, #88	@ 0x58
 80060d4:	a917      	add	r1, sp, #92	@ 0x5c
 80060d6:	4658      	mov	r0, fp
 80060d8:	f001 fa3a 	bl	8007550 <__d2b>
 80060dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80060e0:	4681      	mov	r9, r0
 80060e2:	2e00      	cmp	r6, #0
 80060e4:	d077      	beq.n	80061d6 <_dtoa_r+0x1d6>
 80060e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80060e8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80060ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80060f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80060f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80060fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006100:	4619      	mov	r1, r3
 8006102:	2200      	movs	r2, #0
 8006104:	4b74      	ldr	r3, [pc, #464]	@ (80062d8 <_dtoa_r+0x2d8>)
 8006106:	f7fa f8c7 	bl	8000298 <__aeabi_dsub>
 800610a:	a369      	add	r3, pc, #420	@ (adr r3, 80062b0 <_dtoa_r+0x2b0>)
 800610c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006110:	f7fa fa7a 	bl	8000608 <__aeabi_dmul>
 8006114:	a368      	add	r3, pc, #416	@ (adr r3, 80062b8 <_dtoa_r+0x2b8>)
 8006116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611a:	f7fa f8bf 	bl	800029c <__adddf3>
 800611e:	4604      	mov	r4, r0
 8006120:	4630      	mov	r0, r6
 8006122:	460d      	mov	r5, r1
 8006124:	f7fa fa06 	bl	8000534 <__aeabi_i2d>
 8006128:	a365      	add	r3, pc, #404	@ (adr r3, 80062c0 <_dtoa_r+0x2c0>)
 800612a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612e:	f7fa fa6b 	bl	8000608 <__aeabi_dmul>
 8006132:	4602      	mov	r2, r0
 8006134:	460b      	mov	r3, r1
 8006136:	4620      	mov	r0, r4
 8006138:	4629      	mov	r1, r5
 800613a:	f7fa f8af 	bl	800029c <__adddf3>
 800613e:	4604      	mov	r4, r0
 8006140:	460d      	mov	r5, r1
 8006142:	f7fa fd11 	bl	8000b68 <__aeabi_d2iz>
 8006146:	2200      	movs	r2, #0
 8006148:	4607      	mov	r7, r0
 800614a:	2300      	movs	r3, #0
 800614c:	4620      	mov	r0, r4
 800614e:	4629      	mov	r1, r5
 8006150:	f7fa fccc 	bl	8000aec <__aeabi_dcmplt>
 8006154:	b140      	cbz	r0, 8006168 <_dtoa_r+0x168>
 8006156:	4638      	mov	r0, r7
 8006158:	f7fa f9ec 	bl	8000534 <__aeabi_i2d>
 800615c:	4622      	mov	r2, r4
 800615e:	462b      	mov	r3, r5
 8006160:	f7fa fcba 	bl	8000ad8 <__aeabi_dcmpeq>
 8006164:	b900      	cbnz	r0, 8006168 <_dtoa_r+0x168>
 8006166:	3f01      	subs	r7, #1
 8006168:	2f16      	cmp	r7, #22
 800616a:	d851      	bhi.n	8006210 <_dtoa_r+0x210>
 800616c:	4b5b      	ldr	r3, [pc, #364]	@ (80062dc <_dtoa_r+0x2dc>)
 800616e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006176:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800617a:	f7fa fcb7 	bl	8000aec <__aeabi_dcmplt>
 800617e:	2800      	cmp	r0, #0
 8006180:	d048      	beq.n	8006214 <_dtoa_r+0x214>
 8006182:	3f01      	subs	r7, #1
 8006184:	2300      	movs	r3, #0
 8006186:	9312      	str	r3, [sp, #72]	@ 0x48
 8006188:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800618a:	1b9b      	subs	r3, r3, r6
 800618c:	1e5a      	subs	r2, r3, #1
 800618e:	bf44      	itt	mi
 8006190:	f1c3 0801 	rsbmi	r8, r3, #1
 8006194:	2300      	movmi	r3, #0
 8006196:	9208      	str	r2, [sp, #32]
 8006198:	bf54      	ite	pl
 800619a:	f04f 0800 	movpl.w	r8, #0
 800619e:	9308      	strmi	r3, [sp, #32]
 80061a0:	2f00      	cmp	r7, #0
 80061a2:	db39      	blt.n	8006218 <_dtoa_r+0x218>
 80061a4:	9b08      	ldr	r3, [sp, #32]
 80061a6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80061a8:	443b      	add	r3, r7
 80061aa:	9308      	str	r3, [sp, #32]
 80061ac:	2300      	movs	r3, #0
 80061ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80061b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061b2:	2b09      	cmp	r3, #9
 80061b4:	d864      	bhi.n	8006280 <_dtoa_r+0x280>
 80061b6:	2b05      	cmp	r3, #5
 80061b8:	bfc4      	itt	gt
 80061ba:	3b04      	subgt	r3, #4
 80061bc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80061be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061c0:	f1a3 0302 	sub.w	r3, r3, #2
 80061c4:	bfcc      	ite	gt
 80061c6:	2400      	movgt	r4, #0
 80061c8:	2401      	movle	r4, #1
 80061ca:	2b03      	cmp	r3, #3
 80061cc:	d863      	bhi.n	8006296 <_dtoa_r+0x296>
 80061ce:	e8df f003 	tbb	[pc, r3]
 80061d2:	372a      	.short	0x372a
 80061d4:	5535      	.short	0x5535
 80061d6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80061da:	441e      	add	r6, r3
 80061dc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80061e0:	2b20      	cmp	r3, #32
 80061e2:	bfc1      	itttt	gt
 80061e4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80061e8:	409f      	lslgt	r7, r3
 80061ea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80061ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 80061f2:	bfd6      	itet	le
 80061f4:	f1c3 0320 	rsble	r3, r3, #32
 80061f8:	ea47 0003 	orrgt.w	r0, r7, r3
 80061fc:	fa04 f003 	lslle.w	r0, r4, r3
 8006200:	f7fa f988 	bl	8000514 <__aeabi_ui2d>
 8006204:	2201      	movs	r2, #1
 8006206:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800620a:	3e01      	subs	r6, #1
 800620c:	9214      	str	r2, [sp, #80]	@ 0x50
 800620e:	e777      	b.n	8006100 <_dtoa_r+0x100>
 8006210:	2301      	movs	r3, #1
 8006212:	e7b8      	b.n	8006186 <_dtoa_r+0x186>
 8006214:	9012      	str	r0, [sp, #72]	@ 0x48
 8006216:	e7b7      	b.n	8006188 <_dtoa_r+0x188>
 8006218:	427b      	negs	r3, r7
 800621a:	930a      	str	r3, [sp, #40]	@ 0x28
 800621c:	2300      	movs	r3, #0
 800621e:	eba8 0807 	sub.w	r8, r8, r7
 8006222:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006224:	e7c4      	b.n	80061b0 <_dtoa_r+0x1b0>
 8006226:	2300      	movs	r3, #0
 8006228:	930b      	str	r3, [sp, #44]	@ 0x2c
 800622a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800622c:	2b00      	cmp	r3, #0
 800622e:	dc35      	bgt.n	800629c <_dtoa_r+0x29c>
 8006230:	2301      	movs	r3, #1
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	9307      	str	r3, [sp, #28]
 8006236:	461a      	mov	r2, r3
 8006238:	920e      	str	r2, [sp, #56]	@ 0x38
 800623a:	e00b      	b.n	8006254 <_dtoa_r+0x254>
 800623c:	2301      	movs	r3, #1
 800623e:	e7f3      	b.n	8006228 <_dtoa_r+0x228>
 8006240:	2300      	movs	r3, #0
 8006242:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006244:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006246:	18fb      	adds	r3, r7, r3
 8006248:	9300      	str	r3, [sp, #0]
 800624a:	3301      	adds	r3, #1
 800624c:	2b01      	cmp	r3, #1
 800624e:	9307      	str	r3, [sp, #28]
 8006250:	bfb8      	it	lt
 8006252:	2301      	movlt	r3, #1
 8006254:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006258:	2100      	movs	r1, #0
 800625a:	2204      	movs	r2, #4
 800625c:	f102 0514 	add.w	r5, r2, #20
 8006260:	429d      	cmp	r5, r3
 8006262:	d91f      	bls.n	80062a4 <_dtoa_r+0x2a4>
 8006264:	6041      	str	r1, [r0, #4]
 8006266:	4658      	mov	r0, fp
 8006268:	f000 fd8e 	bl	8006d88 <_Balloc>
 800626c:	4682      	mov	sl, r0
 800626e:	2800      	cmp	r0, #0
 8006270:	d13c      	bne.n	80062ec <_dtoa_r+0x2ec>
 8006272:	4b1b      	ldr	r3, [pc, #108]	@ (80062e0 <_dtoa_r+0x2e0>)
 8006274:	4602      	mov	r2, r0
 8006276:	f240 11af 	movw	r1, #431	@ 0x1af
 800627a:	e6d8      	b.n	800602e <_dtoa_r+0x2e>
 800627c:	2301      	movs	r3, #1
 800627e:	e7e0      	b.n	8006242 <_dtoa_r+0x242>
 8006280:	2401      	movs	r4, #1
 8006282:	2300      	movs	r3, #0
 8006284:	9309      	str	r3, [sp, #36]	@ 0x24
 8006286:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006288:	f04f 33ff 	mov.w	r3, #4294967295
 800628c:	9300      	str	r3, [sp, #0]
 800628e:	9307      	str	r3, [sp, #28]
 8006290:	2200      	movs	r2, #0
 8006292:	2312      	movs	r3, #18
 8006294:	e7d0      	b.n	8006238 <_dtoa_r+0x238>
 8006296:	2301      	movs	r3, #1
 8006298:	930b      	str	r3, [sp, #44]	@ 0x2c
 800629a:	e7f5      	b.n	8006288 <_dtoa_r+0x288>
 800629c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800629e:	9300      	str	r3, [sp, #0]
 80062a0:	9307      	str	r3, [sp, #28]
 80062a2:	e7d7      	b.n	8006254 <_dtoa_r+0x254>
 80062a4:	3101      	adds	r1, #1
 80062a6:	0052      	lsls	r2, r2, #1
 80062a8:	e7d8      	b.n	800625c <_dtoa_r+0x25c>
 80062aa:	bf00      	nop
 80062ac:	f3af 8000 	nop.w
 80062b0:	636f4361 	.word	0x636f4361
 80062b4:	3fd287a7 	.word	0x3fd287a7
 80062b8:	8b60c8b3 	.word	0x8b60c8b3
 80062bc:	3fc68a28 	.word	0x3fc68a28
 80062c0:	509f79fb 	.word	0x509f79fb
 80062c4:	3fd34413 	.word	0x3fd34413
 80062c8:	08009f9e 	.word	0x08009f9e
 80062cc:	08009fb5 	.word	0x08009fb5
 80062d0:	7ff00000 	.word	0x7ff00000
 80062d4:	08009f69 	.word	0x08009f69
 80062d8:	3ff80000 	.word	0x3ff80000
 80062dc:	0800a0b0 	.word	0x0800a0b0
 80062e0:	0800a00d 	.word	0x0800a00d
 80062e4:	08009f9a 	.word	0x08009f9a
 80062e8:	08009f68 	.word	0x08009f68
 80062ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80062f0:	6018      	str	r0, [r3, #0]
 80062f2:	9b07      	ldr	r3, [sp, #28]
 80062f4:	2b0e      	cmp	r3, #14
 80062f6:	f200 80a4 	bhi.w	8006442 <_dtoa_r+0x442>
 80062fa:	2c00      	cmp	r4, #0
 80062fc:	f000 80a1 	beq.w	8006442 <_dtoa_r+0x442>
 8006300:	2f00      	cmp	r7, #0
 8006302:	dd33      	ble.n	800636c <_dtoa_r+0x36c>
 8006304:	4bad      	ldr	r3, [pc, #692]	@ (80065bc <_dtoa_r+0x5bc>)
 8006306:	f007 020f 	and.w	r2, r7, #15
 800630a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800630e:	ed93 7b00 	vldr	d7, [r3]
 8006312:	05f8      	lsls	r0, r7, #23
 8006314:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006318:	ea4f 1427 	mov.w	r4, r7, asr #4
 800631c:	d516      	bpl.n	800634c <_dtoa_r+0x34c>
 800631e:	4ba8      	ldr	r3, [pc, #672]	@ (80065c0 <_dtoa_r+0x5c0>)
 8006320:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006324:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006328:	f7fa fa98 	bl	800085c <__aeabi_ddiv>
 800632c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006330:	f004 040f 	and.w	r4, r4, #15
 8006334:	2603      	movs	r6, #3
 8006336:	4da2      	ldr	r5, [pc, #648]	@ (80065c0 <_dtoa_r+0x5c0>)
 8006338:	b954      	cbnz	r4, 8006350 <_dtoa_r+0x350>
 800633a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800633e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006342:	f7fa fa8b 	bl	800085c <__aeabi_ddiv>
 8006346:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800634a:	e028      	b.n	800639e <_dtoa_r+0x39e>
 800634c:	2602      	movs	r6, #2
 800634e:	e7f2      	b.n	8006336 <_dtoa_r+0x336>
 8006350:	07e1      	lsls	r1, r4, #31
 8006352:	d508      	bpl.n	8006366 <_dtoa_r+0x366>
 8006354:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006358:	e9d5 2300 	ldrd	r2, r3, [r5]
 800635c:	f7fa f954 	bl	8000608 <__aeabi_dmul>
 8006360:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006364:	3601      	adds	r6, #1
 8006366:	1064      	asrs	r4, r4, #1
 8006368:	3508      	adds	r5, #8
 800636a:	e7e5      	b.n	8006338 <_dtoa_r+0x338>
 800636c:	f000 80d2 	beq.w	8006514 <_dtoa_r+0x514>
 8006370:	427c      	negs	r4, r7
 8006372:	4b92      	ldr	r3, [pc, #584]	@ (80065bc <_dtoa_r+0x5bc>)
 8006374:	4d92      	ldr	r5, [pc, #584]	@ (80065c0 <_dtoa_r+0x5c0>)
 8006376:	f004 020f 	and.w	r2, r4, #15
 800637a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800637e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006382:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006386:	f7fa f93f 	bl	8000608 <__aeabi_dmul>
 800638a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800638e:	1124      	asrs	r4, r4, #4
 8006390:	2300      	movs	r3, #0
 8006392:	2602      	movs	r6, #2
 8006394:	2c00      	cmp	r4, #0
 8006396:	f040 80b2 	bne.w	80064fe <_dtoa_r+0x4fe>
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1d3      	bne.n	8006346 <_dtoa_r+0x346>
 800639e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80063a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	f000 80b7 	beq.w	8006518 <_dtoa_r+0x518>
 80063aa:	4b86      	ldr	r3, [pc, #536]	@ (80065c4 <_dtoa_r+0x5c4>)
 80063ac:	2200      	movs	r2, #0
 80063ae:	4620      	mov	r0, r4
 80063b0:	4629      	mov	r1, r5
 80063b2:	f7fa fb9b 	bl	8000aec <__aeabi_dcmplt>
 80063b6:	2800      	cmp	r0, #0
 80063b8:	f000 80ae 	beq.w	8006518 <_dtoa_r+0x518>
 80063bc:	9b07      	ldr	r3, [sp, #28]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	f000 80aa 	beq.w	8006518 <_dtoa_r+0x518>
 80063c4:	9b00      	ldr	r3, [sp, #0]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	dd37      	ble.n	800643a <_dtoa_r+0x43a>
 80063ca:	1e7b      	subs	r3, r7, #1
 80063cc:	9304      	str	r3, [sp, #16]
 80063ce:	4620      	mov	r0, r4
 80063d0:	4b7d      	ldr	r3, [pc, #500]	@ (80065c8 <_dtoa_r+0x5c8>)
 80063d2:	2200      	movs	r2, #0
 80063d4:	4629      	mov	r1, r5
 80063d6:	f7fa f917 	bl	8000608 <__aeabi_dmul>
 80063da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063de:	9c00      	ldr	r4, [sp, #0]
 80063e0:	3601      	adds	r6, #1
 80063e2:	4630      	mov	r0, r6
 80063e4:	f7fa f8a6 	bl	8000534 <__aeabi_i2d>
 80063e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063ec:	f7fa f90c 	bl	8000608 <__aeabi_dmul>
 80063f0:	4b76      	ldr	r3, [pc, #472]	@ (80065cc <_dtoa_r+0x5cc>)
 80063f2:	2200      	movs	r2, #0
 80063f4:	f7f9 ff52 	bl	800029c <__adddf3>
 80063f8:	4605      	mov	r5, r0
 80063fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80063fe:	2c00      	cmp	r4, #0
 8006400:	f040 808d 	bne.w	800651e <_dtoa_r+0x51e>
 8006404:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006408:	4b71      	ldr	r3, [pc, #452]	@ (80065d0 <_dtoa_r+0x5d0>)
 800640a:	2200      	movs	r2, #0
 800640c:	f7f9 ff44 	bl	8000298 <__aeabi_dsub>
 8006410:	4602      	mov	r2, r0
 8006412:	460b      	mov	r3, r1
 8006414:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006418:	462a      	mov	r2, r5
 800641a:	4633      	mov	r3, r6
 800641c:	f7fa fb84 	bl	8000b28 <__aeabi_dcmpgt>
 8006420:	2800      	cmp	r0, #0
 8006422:	f040 828b 	bne.w	800693c <_dtoa_r+0x93c>
 8006426:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800642a:	462a      	mov	r2, r5
 800642c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006430:	f7fa fb5c 	bl	8000aec <__aeabi_dcmplt>
 8006434:	2800      	cmp	r0, #0
 8006436:	f040 8128 	bne.w	800668a <_dtoa_r+0x68a>
 800643a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800643e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006442:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006444:	2b00      	cmp	r3, #0
 8006446:	f2c0 815a 	blt.w	80066fe <_dtoa_r+0x6fe>
 800644a:	2f0e      	cmp	r7, #14
 800644c:	f300 8157 	bgt.w	80066fe <_dtoa_r+0x6fe>
 8006450:	4b5a      	ldr	r3, [pc, #360]	@ (80065bc <_dtoa_r+0x5bc>)
 8006452:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006456:	ed93 7b00 	vldr	d7, [r3]
 800645a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800645c:	2b00      	cmp	r3, #0
 800645e:	ed8d 7b00 	vstr	d7, [sp]
 8006462:	da03      	bge.n	800646c <_dtoa_r+0x46c>
 8006464:	9b07      	ldr	r3, [sp, #28]
 8006466:	2b00      	cmp	r3, #0
 8006468:	f340 8101 	ble.w	800666e <_dtoa_r+0x66e>
 800646c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006470:	4656      	mov	r6, sl
 8006472:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006476:	4620      	mov	r0, r4
 8006478:	4629      	mov	r1, r5
 800647a:	f7fa f9ef 	bl	800085c <__aeabi_ddiv>
 800647e:	f7fa fb73 	bl	8000b68 <__aeabi_d2iz>
 8006482:	4680      	mov	r8, r0
 8006484:	f7fa f856 	bl	8000534 <__aeabi_i2d>
 8006488:	e9dd 2300 	ldrd	r2, r3, [sp]
 800648c:	f7fa f8bc 	bl	8000608 <__aeabi_dmul>
 8006490:	4602      	mov	r2, r0
 8006492:	460b      	mov	r3, r1
 8006494:	4620      	mov	r0, r4
 8006496:	4629      	mov	r1, r5
 8006498:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800649c:	f7f9 fefc 	bl	8000298 <__aeabi_dsub>
 80064a0:	f806 4b01 	strb.w	r4, [r6], #1
 80064a4:	9d07      	ldr	r5, [sp, #28]
 80064a6:	eba6 040a 	sub.w	r4, r6, sl
 80064aa:	42a5      	cmp	r5, r4
 80064ac:	4602      	mov	r2, r0
 80064ae:	460b      	mov	r3, r1
 80064b0:	f040 8117 	bne.w	80066e2 <_dtoa_r+0x6e2>
 80064b4:	f7f9 fef2 	bl	800029c <__adddf3>
 80064b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064bc:	4604      	mov	r4, r0
 80064be:	460d      	mov	r5, r1
 80064c0:	f7fa fb32 	bl	8000b28 <__aeabi_dcmpgt>
 80064c4:	2800      	cmp	r0, #0
 80064c6:	f040 80f9 	bne.w	80066bc <_dtoa_r+0x6bc>
 80064ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064ce:	4620      	mov	r0, r4
 80064d0:	4629      	mov	r1, r5
 80064d2:	f7fa fb01 	bl	8000ad8 <__aeabi_dcmpeq>
 80064d6:	b118      	cbz	r0, 80064e0 <_dtoa_r+0x4e0>
 80064d8:	f018 0f01 	tst.w	r8, #1
 80064dc:	f040 80ee 	bne.w	80066bc <_dtoa_r+0x6bc>
 80064e0:	4649      	mov	r1, r9
 80064e2:	4658      	mov	r0, fp
 80064e4:	f000 fc90 	bl	8006e08 <_Bfree>
 80064e8:	2300      	movs	r3, #0
 80064ea:	7033      	strb	r3, [r6, #0]
 80064ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80064ee:	3701      	adds	r7, #1
 80064f0:	601f      	str	r7, [r3, #0]
 80064f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f000 831d 	beq.w	8006b34 <_dtoa_r+0xb34>
 80064fa:	601e      	str	r6, [r3, #0]
 80064fc:	e31a      	b.n	8006b34 <_dtoa_r+0xb34>
 80064fe:	07e2      	lsls	r2, r4, #31
 8006500:	d505      	bpl.n	800650e <_dtoa_r+0x50e>
 8006502:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006506:	f7fa f87f 	bl	8000608 <__aeabi_dmul>
 800650a:	3601      	adds	r6, #1
 800650c:	2301      	movs	r3, #1
 800650e:	1064      	asrs	r4, r4, #1
 8006510:	3508      	adds	r5, #8
 8006512:	e73f      	b.n	8006394 <_dtoa_r+0x394>
 8006514:	2602      	movs	r6, #2
 8006516:	e742      	b.n	800639e <_dtoa_r+0x39e>
 8006518:	9c07      	ldr	r4, [sp, #28]
 800651a:	9704      	str	r7, [sp, #16]
 800651c:	e761      	b.n	80063e2 <_dtoa_r+0x3e2>
 800651e:	4b27      	ldr	r3, [pc, #156]	@ (80065bc <_dtoa_r+0x5bc>)
 8006520:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006522:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006526:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800652a:	4454      	add	r4, sl
 800652c:	2900      	cmp	r1, #0
 800652e:	d053      	beq.n	80065d8 <_dtoa_r+0x5d8>
 8006530:	4928      	ldr	r1, [pc, #160]	@ (80065d4 <_dtoa_r+0x5d4>)
 8006532:	2000      	movs	r0, #0
 8006534:	f7fa f992 	bl	800085c <__aeabi_ddiv>
 8006538:	4633      	mov	r3, r6
 800653a:	462a      	mov	r2, r5
 800653c:	f7f9 feac 	bl	8000298 <__aeabi_dsub>
 8006540:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006544:	4656      	mov	r6, sl
 8006546:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800654a:	f7fa fb0d 	bl	8000b68 <__aeabi_d2iz>
 800654e:	4605      	mov	r5, r0
 8006550:	f7f9 fff0 	bl	8000534 <__aeabi_i2d>
 8006554:	4602      	mov	r2, r0
 8006556:	460b      	mov	r3, r1
 8006558:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800655c:	f7f9 fe9c 	bl	8000298 <__aeabi_dsub>
 8006560:	3530      	adds	r5, #48	@ 0x30
 8006562:	4602      	mov	r2, r0
 8006564:	460b      	mov	r3, r1
 8006566:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800656a:	f806 5b01 	strb.w	r5, [r6], #1
 800656e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006572:	f7fa fabb 	bl	8000aec <__aeabi_dcmplt>
 8006576:	2800      	cmp	r0, #0
 8006578:	d171      	bne.n	800665e <_dtoa_r+0x65e>
 800657a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800657e:	4911      	ldr	r1, [pc, #68]	@ (80065c4 <_dtoa_r+0x5c4>)
 8006580:	2000      	movs	r0, #0
 8006582:	f7f9 fe89 	bl	8000298 <__aeabi_dsub>
 8006586:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800658a:	f7fa faaf 	bl	8000aec <__aeabi_dcmplt>
 800658e:	2800      	cmp	r0, #0
 8006590:	f040 8095 	bne.w	80066be <_dtoa_r+0x6be>
 8006594:	42a6      	cmp	r6, r4
 8006596:	f43f af50 	beq.w	800643a <_dtoa_r+0x43a>
 800659a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800659e:	4b0a      	ldr	r3, [pc, #40]	@ (80065c8 <_dtoa_r+0x5c8>)
 80065a0:	2200      	movs	r2, #0
 80065a2:	f7fa f831 	bl	8000608 <__aeabi_dmul>
 80065a6:	4b08      	ldr	r3, [pc, #32]	@ (80065c8 <_dtoa_r+0x5c8>)
 80065a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80065ac:	2200      	movs	r2, #0
 80065ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065b2:	f7fa f829 	bl	8000608 <__aeabi_dmul>
 80065b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065ba:	e7c4      	b.n	8006546 <_dtoa_r+0x546>
 80065bc:	0800a0b0 	.word	0x0800a0b0
 80065c0:	0800a088 	.word	0x0800a088
 80065c4:	3ff00000 	.word	0x3ff00000
 80065c8:	40240000 	.word	0x40240000
 80065cc:	401c0000 	.word	0x401c0000
 80065d0:	40140000 	.word	0x40140000
 80065d4:	3fe00000 	.word	0x3fe00000
 80065d8:	4631      	mov	r1, r6
 80065da:	4628      	mov	r0, r5
 80065dc:	f7fa f814 	bl	8000608 <__aeabi_dmul>
 80065e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80065e4:	9415      	str	r4, [sp, #84]	@ 0x54
 80065e6:	4656      	mov	r6, sl
 80065e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065ec:	f7fa fabc 	bl	8000b68 <__aeabi_d2iz>
 80065f0:	4605      	mov	r5, r0
 80065f2:	f7f9 ff9f 	bl	8000534 <__aeabi_i2d>
 80065f6:	4602      	mov	r2, r0
 80065f8:	460b      	mov	r3, r1
 80065fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065fe:	f7f9 fe4b 	bl	8000298 <__aeabi_dsub>
 8006602:	3530      	adds	r5, #48	@ 0x30
 8006604:	f806 5b01 	strb.w	r5, [r6], #1
 8006608:	4602      	mov	r2, r0
 800660a:	460b      	mov	r3, r1
 800660c:	42a6      	cmp	r6, r4
 800660e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006612:	f04f 0200 	mov.w	r2, #0
 8006616:	d124      	bne.n	8006662 <_dtoa_r+0x662>
 8006618:	4bac      	ldr	r3, [pc, #688]	@ (80068cc <_dtoa_r+0x8cc>)
 800661a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800661e:	f7f9 fe3d 	bl	800029c <__adddf3>
 8006622:	4602      	mov	r2, r0
 8006624:	460b      	mov	r3, r1
 8006626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800662a:	f7fa fa7d 	bl	8000b28 <__aeabi_dcmpgt>
 800662e:	2800      	cmp	r0, #0
 8006630:	d145      	bne.n	80066be <_dtoa_r+0x6be>
 8006632:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006636:	49a5      	ldr	r1, [pc, #660]	@ (80068cc <_dtoa_r+0x8cc>)
 8006638:	2000      	movs	r0, #0
 800663a:	f7f9 fe2d 	bl	8000298 <__aeabi_dsub>
 800663e:	4602      	mov	r2, r0
 8006640:	460b      	mov	r3, r1
 8006642:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006646:	f7fa fa51 	bl	8000aec <__aeabi_dcmplt>
 800664a:	2800      	cmp	r0, #0
 800664c:	f43f aef5 	beq.w	800643a <_dtoa_r+0x43a>
 8006650:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006652:	1e73      	subs	r3, r6, #1
 8006654:	9315      	str	r3, [sp, #84]	@ 0x54
 8006656:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800665a:	2b30      	cmp	r3, #48	@ 0x30
 800665c:	d0f8      	beq.n	8006650 <_dtoa_r+0x650>
 800665e:	9f04      	ldr	r7, [sp, #16]
 8006660:	e73e      	b.n	80064e0 <_dtoa_r+0x4e0>
 8006662:	4b9b      	ldr	r3, [pc, #620]	@ (80068d0 <_dtoa_r+0x8d0>)
 8006664:	f7f9 ffd0 	bl	8000608 <__aeabi_dmul>
 8006668:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800666c:	e7bc      	b.n	80065e8 <_dtoa_r+0x5e8>
 800666e:	d10c      	bne.n	800668a <_dtoa_r+0x68a>
 8006670:	4b98      	ldr	r3, [pc, #608]	@ (80068d4 <_dtoa_r+0x8d4>)
 8006672:	2200      	movs	r2, #0
 8006674:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006678:	f7f9 ffc6 	bl	8000608 <__aeabi_dmul>
 800667c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006680:	f7fa fa48 	bl	8000b14 <__aeabi_dcmpge>
 8006684:	2800      	cmp	r0, #0
 8006686:	f000 8157 	beq.w	8006938 <_dtoa_r+0x938>
 800668a:	2400      	movs	r4, #0
 800668c:	4625      	mov	r5, r4
 800668e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006690:	43db      	mvns	r3, r3
 8006692:	9304      	str	r3, [sp, #16]
 8006694:	4656      	mov	r6, sl
 8006696:	2700      	movs	r7, #0
 8006698:	4621      	mov	r1, r4
 800669a:	4658      	mov	r0, fp
 800669c:	f000 fbb4 	bl	8006e08 <_Bfree>
 80066a0:	2d00      	cmp	r5, #0
 80066a2:	d0dc      	beq.n	800665e <_dtoa_r+0x65e>
 80066a4:	b12f      	cbz	r7, 80066b2 <_dtoa_r+0x6b2>
 80066a6:	42af      	cmp	r7, r5
 80066a8:	d003      	beq.n	80066b2 <_dtoa_r+0x6b2>
 80066aa:	4639      	mov	r1, r7
 80066ac:	4658      	mov	r0, fp
 80066ae:	f000 fbab 	bl	8006e08 <_Bfree>
 80066b2:	4629      	mov	r1, r5
 80066b4:	4658      	mov	r0, fp
 80066b6:	f000 fba7 	bl	8006e08 <_Bfree>
 80066ba:	e7d0      	b.n	800665e <_dtoa_r+0x65e>
 80066bc:	9704      	str	r7, [sp, #16]
 80066be:	4633      	mov	r3, r6
 80066c0:	461e      	mov	r6, r3
 80066c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066c6:	2a39      	cmp	r2, #57	@ 0x39
 80066c8:	d107      	bne.n	80066da <_dtoa_r+0x6da>
 80066ca:	459a      	cmp	sl, r3
 80066cc:	d1f8      	bne.n	80066c0 <_dtoa_r+0x6c0>
 80066ce:	9a04      	ldr	r2, [sp, #16]
 80066d0:	3201      	adds	r2, #1
 80066d2:	9204      	str	r2, [sp, #16]
 80066d4:	2230      	movs	r2, #48	@ 0x30
 80066d6:	f88a 2000 	strb.w	r2, [sl]
 80066da:	781a      	ldrb	r2, [r3, #0]
 80066dc:	3201      	adds	r2, #1
 80066de:	701a      	strb	r2, [r3, #0]
 80066e0:	e7bd      	b.n	800665e <_dtoa_r+0x65e>
 80066e2:	4b7b      	ldr	r3, [pc, #492]	@ (80068d0 <_dtoa_r+0x8d0>)
 80066e4:	2200      	movs	r2, #0
 80066e6:	f7f9 ff8f 	bl	8000608 <__aeabi_dmul>
 80066ea:	2200      	movs	r2, #0
 80066ec:	2300      	movs	r3, #0
 80066ee:	4604      	mov	r4, r0
 80066f0:	460d      	mov	r5, r1
 80066f2:	f7fa f9f1 	bl	8000ad8 <__aeabi_dcmpeq>
 80066f6:	2800      	cmp	r0, #0
 80066f8:	f43f aebb 	beq.w	8006472 <_dtoa_r+0x472>
 80066fc:	e6f0      	b.n	80064e0 <_dtoa_r+0x4e0>
 80066fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006700:	2a00      	cmp	r2, #0
 8006702:	f000 80db 	beq.w	80068bc <_dtoa_r+0x8bc>
 8006706:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006708:	2a01      	cmp	r2, #1
 800670a:	f300 80bf 	bgt.w	800688c <_dtoa_r+0x88c>
 800670e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006710:	2a00      	cmp	r2, #0
 8006712:	f000 80b7 	beq.w	8006884 <_dtoa_r+0x884>
 8006716:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800671a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800671c:	4646      	mov	r6, r8
 800671e:	9a08      	ldr	r2, [sp, #32]
 8006720:	2101      	movs	r1, #1
 8006722:	441a      	add	r2, r3
 8006724:	4658      	mov	r0, fp
 8006726:	4498      	add	r8, r3
 8006728:	9208      	str	r2, [sp, #32]
 800672a:	f000 fc6b 	bl	8007004 <__i2b>
 800672e:	4605      	mov	r5, r0
 8006730:	b15e      	cbz	r6, 800674a <_dtoa_r+0x74a>
 8006732:	9b08      	ldr	r3, [sp, #32]
 8006734:	2b00      	cmp	r3, #0
 8006736:	dd08      	ble.n	800674a <_dtoa_r+0x74a>
 8006738:	42b3      	cmp	r3, r6
 800673a:	9a08      	ldr	r2, [sp, #32]
 800673c:	bfa8      	it	ge
 800673e:	4633      	movge	r3, r6
 8006740:	eba8 0803 	sub.w	r8, r8, r3
 8006744:	1af6      	subs	r6, r6, r3
 8006746:	1ad3      	subs	r3, r2, r3
 8006748:	9308      	str	r3, [sp, #32]
 800674a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800674c:	b1f3      	cbz	r3, 800678c <_dtoa_r+0x78c>
 800674e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006750:	2b00      	cmp	r3, #0
 8006752:	f000 80b7 	beq.w	80068c4 <_dtoa_r+0x8c4>
 8006756:	b18c      	cbz	r4, 800677c <_dtoa_r+0x77c>
 8006758:	4629      	mov	r1, r5
 800675a:	4622      	mov	r2, r4
 800675c:	4658      	mov	r0, fp
 800675e:	f000 fd11 	bl	8007184 <__pow5mult>
 8006762:	464a      	mov	r2, r9
 8006764:	4601      	mov	r1, r0
 8006766:	4605      	mov	r5, r0
 8006768:	4658      	mov	r0, fp
 800676a:	f000 fc61 	bl	8007030 <__multiply>
 800676e:	4649      	mov	r1, r9
 8006770:	9004      	str	r0, [sp, #16]
 8006772:	4658      	mov	r0, fp
 8006774:	f000 fb48 	bl	8006e08 <_Bfree>
 8006778:	9b04      	ldr	r3, [sp, #16]
 800677a:	4699      	mov	r9, r3
 800677c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800677e:	1b1a      	subs	r2, r3, r4
 8006780:	d004      	beq.n	800678c <_dtoa_r+0x78c>
 8006782:	4649      	mov	r1, r9
 8006784:	4658      	mov	r0, fp
 8006786:	f000 fcfd 	bl	8007184 <__pow5mult>
 800678a:	4681      	mov	r9, r0
 800678c:	2101      	movs	r1, #1
 800678e:	4658      	mov	r0, fp
 8006790:	f000 fc38 	bl	8007004 <__i2b>
 8006794:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006796:	4604      	mov	r4, r0
 8006798:	2b00      	cmp	r3, #0
 800679a:	f000 81cf 	beq.w	8006b3c <_dtoa_r+0xb3c>
 800679e:	461a      	mov	r2, r3
 80067a0:	4601      	mov	r1, r0
 80067a2:	4658      	mov	r0, fp
 80067a4:	f000 fcee 	bl	8007184 <__pow5mult>
 80067a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	4604      	mov	r4, r0
 80067ae:	f300 8095 	bgt.w	80068dc <_dtoa_r+0x8dc>
 80067b2:	9b02      	ldr	r3, [sp, #8]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	f040 8087 	bne.w	80068c8 <_dtoa_r+0x8c8>
 80067ba:	9b03      	ldr	r3, [sp, #12]
 80067bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	f040 8089 	bne.w	80068d8 <_dtoa_r+0x8d8>
 80067c6:	9b03      	ldr	r3, [sp, #12]
 80067c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067cc:	0d1b      	lsrs	r3, r3, #20
 80067ce:	051b      	lsls	r3, r3, #20
 80067d0:	b12b      	cbz	r3, 80067de <_dtoa_r+0x7de>
 80067d2:	9b08      	ldr	r3, [sp, #32]
 80067d4:	3301      	adds	r3, #1
 80067d6:	9308      	str	r3, [sp, #32]
 80067d8:	f108 0801 	add.w	r8, r8, #1
 80067dc:	2301      	movs	r3, #1
 80067de:	930a      	str	r3, [sp, #40]	@ 0x28
 80067e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	f000 81b0 	beq.w	8006b48 <_dtoa_r+0xb48>
 80067e8:	6923      	ldr	r3, [r4, #16]
 80067ea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80067ee:	6918      	ldr	r0, [r3, #16]
 80067f0:	f000 fbbc 	bl	8006f6c <__hi0bits>
 80067f4:	f1c0 0020 	rsb	r0, r0, #32
 80067f8:	9b08      	ldr	r3, [sp, #32]
 80067fa:	4418      	add	r0, r3
 80067fc:	f010 001f 	ands.w	r0, r0, #31
 8006800:	d077      	beq.n	80068f2 <_dtoa_r+0x8f2>
 8006802:	f1c0 0320 	rsb	r3, r0, #32
 8006806:	2b04      	cmp	r3, #4
 8006808:	dd6b      	ble.n	80068e2 <_dtoa_r+0x8e2>
 800680a:	9b08      	ldr	r3, [sp, #32]
 800680c:	f1c0 001c 	rsb	r0, r0, #28
 8006810:	4403      	add	r3, r0
 8006812:	4480      	add	r8, r0
 8006814:	4406      	add	r6, r0
 8006816:	9308      	str	r3, [sp, #32]
 8006818:	f1b8 0f00 	cmp.w	r8, #0
 800681c:	dd05      	ble.n	800682a <_dtoa_r+0x82a>
 800681e:	4649      	mov	r1, r9
 8006820:	4642      	mov	r2, r8
 8006822:	4658      	mov	r0, fp
 8006824:	f000 fd08 	bl	8007238 <__lshift>
 8006828:	4681      	mov	r9, r0
 800682a:	9b08      	ldr	r3, [sp, #32]
 800682c:	2b00      	cmp	r3, #0
 800682e:	dd05      	ble.n	800683c <_dtoa_r+0x83c>
 8006830:	4621      	mov	r1, r4
 8006832:	461a      	mov	r2, r3
 8006834:	4658      	mov	r0, fp
 8006836:	f000 fcff 	bl	8007238 <__lshift>
 800683a:	4604      	mov	r4, r0
 800683c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800683e:	2b00      	cmp	r3, #0
 8006840:	d059      	beq.n	80068f6 <_dtoa_r+0x8f6>
 8006842:	4621      	mov	r1, r4
 8006844:	4648      	mov	r0, r9
 8006846:	f000 fd63 	bl	8007310 <__mcmp>
 800684a:	2800      	cmp	r0, #0
 800684c:	da53      	bge.n	80068f6 <_dtoa_r+0x8f6>
 800684e:	1e7b      	subs	r3, r7, #1
 8006850:	9304      	str	r3, [sp, #16]
 8006852:	4649      	mov	r1, r9
 8006854:	2300      	movs	r3, #0
 8006856:	220a      	movs	r2, #10
 8006858:	4658      	mov	r0, fp
 800685a:	f000 faf7 	bl	8006e4c <__multadd>
 800685e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006860:	4681      	mov	r9, r0
 8006862:	2b00      	cmp	r3, #0
 8006864:	f000 8172 	beq.w	8006b4c <_dtoa_r+0xb4c>
 8006868:	2300      	movs	r3, #0
 800686a:	4629      	mov	r1, r5
 800686c:	220a      	movs	r2, #10
 800686e:	4658      	mov	r0, fp
 8006870:	f000 faec 	bl	8006e4c <__multadd>
 8006874:	9b00      	ldr	r3, [sp, #0]
 8006876:	2b00      	cmp	r3, #0
 8006878:	4605      	mov	r5, r0
 800687a:	dc67      	bgt.n	800694c <_dtoa_r+0x94c>
 800687c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800687e:	2b02      	cmp	r3, #2
 8006880:	dc41      	bgt.n	8006906 <_dtoa_r+0x906>
 8006882:	e063      	b.n	800694c <_dtoa_r+0x94c>
 8006884:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006886:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800688a:	e746      	b.n	800671a <_dtoa_r+0x71a>
 800688c:	9b07      	ldr	r3, [sp, #28]
 800688e:	1e5c      	subs	r4, r3, #1
 8006890:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006892:	42a3      	cmp	r3, r4
 8006894:	bfbf      	itttt	lt
 8006896:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006898:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800689a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800689c:	1ae3      	sublt	r3, r4, r3
 800689e:	bfb4      	ite	lt
 80068a0:	18d2      	addlt	r2, r2, r3
 80068a2:	1b1c      	subge	r4, r3, r4
 80068a4:	9b07      	ldr	r3, [sp, #28]
 80068a6:	bfbc      	itt	lt
 80068a8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80068aa:	2400      	movlt	r4, #0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	bfb5      	itete	lt
 80068b0:	eba8 0603 	sublt.w	r6, r8, r3
 80068b4:	9b07      	ldrge	r3, [sp, #28]
 80068b6:	2300      	movlt	r3, #0
 80068b8:	4646      	movge	r6, r8
 80068ba:	e730      	b.n	800671e <_dtoa_r+0x71e>
 80068bc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80068be:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80068c0:	4646      	mov	r6, r8
 80068c2:	e735      	b.n	8006730 <_dtoa_r+0x730>
 80068c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068c6:	e75c      	b.n	8006782 <_dtoa_r+0x782>
 80068c8:	2300      	movs	r3, #0
 80068ca:	e788      	b.n	80067de <_dtoa_r+0x7de>
 80068cc:	3fe00000 	.word	0x3fe00000
 80068d0:	40240000 	.word	0x40240000
 80068d4:	40140000 	.word	0x40140000
 80068d8:	9b02      	ldr	r3, [sp, #8]
 80068da:	e780      	b.n	80067de <_dtoa_r+0x7de>
 80068dc:	2300      	movs	r3, #0
 80068de:	930a      	str	r3, [sp, #40]	@ 0x28
 80068e0:	e782      	b.n	80067e8 <_dtoa_r+0x7e8>
 80068e2:	d099      	beq.n	8006818 <_dtoa_r+0x818>
 80068e4:	9a08      	ldr	r2, [sp, #32]
 80068e6:	331c      	adds	r3, #28
 80068e8:	441a      	add	r2, r3
 80068ea:	4498      	add	r8, r3
 80068ec:	441e      	add	r6, r3
 80068ee:	9208      	str	r2, [sp, #32]
 80068f0:	e792      	b.n	8006818 <_dtoa_r+0x818>
 80068f2:	4603      	mov	r3, r0
 80068f4:	e7f6      	b.n	80068e4 <_dtoa_r+0x8e4>
 80068f6:	9b07      	ldr	r3, [sp, #28]
 80068f8:	9704      	str	r7, [sp, #16]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	dc20      	bgt.n	8006940 <_dtoa_r+0x940>
 80068fe:	9300      	str	r3, [sp, #0]
 8006900:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006902:	2b02      	cmp	r3, #2
 8006904:	dd1e      	ble.n	8006944 <_dtoa_r+0x944>
 8006906:	9b00      	ldr	r3, [sp, #0]
 8006908:	2b00      	cmp	r3, #0
 800690a:	f47f aec0 	bne.w	800668e <_dtoa_r+0x68e>
 800690e:	4621      	mov	r1, r4
 8006910:	2205      	movs	r2, #5
 8006912:	4658      	mov	r0, fp
 8006914:	f000 fa9a 	bl	8006e4c <__multadd>
 8006918:	4601      	mov	r1, r0
 800691a:	4604      	mov	r4, r0
 800691c:	4648      	mov	r0, r9
 800691e:	f000 fcf7 	bl	8007310 <__mcmp>
 8006922:	2800      	cmp	r0, #0
 8006924:	f77f aeb3 	ble.w	800668e <_dtoa_r+0x68e>
 8006928:	4656      	mov	r6, sl
 800692a:	2331      	movs	r3, #49	@ 0x31
 800692c:	f806 3b01 	strb.w	r3, [r6], #1
 8006930:	9b04      	ldr	r3, [sp, #16]
 8006932:	3301      	adds	r3, #1
 8006934:	9304      	str	r3, [sp, #16]
 8006936:	e6ae      	b.n	8006696 <_dtoa_r+0x696>
 8006938:	9c07      	ldr	r4, [sp, #28]
 800693a:	9704      	str	r7, [sp, #16]
 800693c:	4625      	mov	r5, r4
 800693e:	e7f3      	b.n	8006928 <_dtoa_r+0x928>
 8006940:	9b07      	ldr	r3, [sp, #28]
 8006942:	9300      	str	r3, [sp, #0]
 8006944:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006946:	2b00      	cmp	r3, #0
 8006948:	f000 8104 	beq.w	8006b54 <_dtoa_r+0xb54>
 800694c:	2e00      	cmp	r6, #0
 800694e:	dd05      	ble.n	800695c <_dtoa_r+0x95c>
 8006950:	4629      	mov	r1, r5
 8006952:	4632      	mov	r2, r6
 8006954:	4658      	mov	r0, fp
 8006956:	f000 fc6f 	bl	8007238 <__lshift>
 800695a:	4605      	mov	r5, r0
 800695c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800695e:	2b00      	cmp	r3, #0
 8006960:	d05a      	beq.n	8006a18 <_dtoa_r+0xa18>
 8006962:	6869      	ldr	r1, [r5, #4]
 8006964:	4658      	mov	r0, fp
 8006966:	f000 fa0f 	bl	8006d88 <_Balloc>
 800696a:	4606      	mov	r6, r0
 800696c:	b928      	cbnz	r0, 800697a <_dtoa_r+0x97a>
 800696e:	4b84      	ldr	r3, [pc, #528]	@ (8006b80 <_dtoa_r+0xb80>)
 8006970:	4602      	mov	r2, r0
 8006972:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006976:	f7ff bb5a 	b.w	800602e <_dtoa_r+0x2e>
 800697a:	692a      	ldr	r2, [r5, #16]
 800697c:	3202      	adds	r2, #2
 800697e:	0092      	lsls	r2, r2, #2
 8006980:	f105 010c 	add.w	r1, r5, #12
 8006984:	300c      	adds	r0, #12
 8006986:	f7ff fa9c 	bl	8005ec2 <memcpy>
 800698a:	2201      	movs	r2, #1
 800698c:	4631      	mov	r1, r6
 800698e:	4658      	mov	r0, fp
 8006990:	f000 fc52 	bl	8007238 <__lshift>
 8006994:	f10a 0301 	add.w	r3, sl, #1
 8006998:	9307      	str	r3, [sp, #28]
 800699a:	9b00      	ldr	r3, [sp, #0]
 800699c:	4453      	add	r3, sl
 800699e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069a0:	9b02      	ldr	r3, [sp, #8]
 80069a2:	f003 0301 	and.w	r3, r3, #1
 80069a6:	462f      	mov	r7, r5
 80069a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80069aa:	4605      	mov	r5, r0
 80069ac:	9b07      	ldr	r3, [sp, #28]
 80069ae:	4621      	mov	r1, r4
 80069b0:	3b01      	subs	r3, #1
 80069b2:	4648      	mov	r0, r9
 80069b4:	9300      	str	r3, [sp, #0]
 80069b6:	f7ff fa99 	bl	8005eec <quorem>
 80069ba:	4639      	mov	r1, r7
 80069bc:	9002      	str	r0, [sp, #8]
 80069be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80069c2:	4648      	mov	r0, r9
 80069c4:	f000 fca4 	bl	8007310 <__mcmp>
 80069c8:	462a      	mov	r2, r5
 80069ca:	9008      	str	r0, [sp, #32]
 80069cc:	4621      	mov	r1, r4
 80069ce:	4658      	mov	r0, fp
 80069d0:	f000 fcba 	bl	8007348 <__mdiff>
 80069d4:	68c2      	ldr	r2, [r0, #12]
 80069d6:	4606      	mov	r6, r0
 80069d8:	bb02      	cbnz	r2, 8006a1c <_dtoa_r+0xa1c>
 80069da:	4601      	mov	r1, r0
 80069dc:	4648      	mov	r0, r9
 80069de:	f000 fc97 	bl	8007310 <__mcmp>
 80069e2:	4602      	mov	r2, r0
 80069e4:	4631      	mov	r1, r6
 80069e6:	4658      	mov	r0, fp
 80069e8:	920e      	str	r2, [sp, #56]	@ 0x38
 80069ea:	f000 fa0d 	bl	8006e08 <_Bfree>
 80069ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80069f2:	9e07      	ldr	r6, [sp, #28]
 80069f4:	ea43 0102 	orr.w	r1, r3, r2
 80069f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069fa:	4319      	orrs	r1, r3
 80069fc:	d110      	bne.n	8006a20 <_dtoa_r+0xa20>
 80069fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a02:	d029      	beq.n	8006a58 <_dtoa_r+0xa58>
 8006a04:	9b08      	ldr	r3, [sp, #32]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	dd02      	ble.n	8006a10 <_dtoa_r+0xa10>
 8006a0a:	9b02      	ldr	r3, [sp, #8]
 8006a0c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006a10:	9b00      	ldr	r3, [sp, #0]
 8006a12:	f883 8000 	strb.w	r8, [r3]
 8006a16:	e63f      	b.n	8006698 <_dtoa_r+0x698>
 8006a18:	4628      	mov	r0, r5
 8006a1a:	e7bb      	b.n	8006994 <_dtoa_r+0x994>
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	e7e1      	b.n	80069e4 <_dtoa_r+0x9e4>
 8006a20:	9b08      	ldr	r3, [sp, #32]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	db04      	blt.n	8006a30 <_dtoa_r+0xa30>
 8006a26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a28:	430b      	orrs	r3, r1
 8006a2a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a2c:	430b      	orrs	r3, r1
 8006a2e:	d120      	bne.n	8006a72 <_dtoa_r+0xa72>
 8006a30:	2a00      	cmp	r2, #0
 8006a32:	dded      	ble.n	8006a10 <_dtoa_r+0xa10>
 8006a34:	4649      	mov	r1, r9
 8006a36:	2201      	movs	r2, #1
 8006a38:	4658      	mov	r0, fp
 8006a3a:	f000 fbfd 	bl	8007238 <__lshift>
 8006a3e:	4621      	mov	r1, r4
 8006a40:	4681      	mov	r9, r0
 8006a42:	f000 fc65 	bl	8007310 <__mcmp>
 8006a46:	2800      	cmp	r0, #0
 8006a48:	dc03      	bgt.n	8006a52 <_dtoa_r+0xa52>
 8006a4a:	d1e1      	bne.n	8006a10 <_dtoa_r+0xa10>
 8006a4c:	f018 0f01 	tst.w	r8, #1
 8006a50:	d0de      	beq.n	8006a10 <_dtoa_r+0xa10>
 8006a52:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a56:	d1d8      	bne.n	8006a0a <_dtoa_r+0xa0a>
 8006a58:	9a00      	ldr	r2, [sp, #0]
 8006a5a:	2339      	movs	r3, #57	@ 0x39
 8006a5c:	7013      	strb	r3, [r2, #0]
 8006a5e:	4633      	mov	r3, r6
 8006a60:	461e      	mov	r6, r3
 8006a62:	3b01      	subs	r3, #1
 8006a64:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006a68:	2a39      	cmp	r2, #57	@ 0x39
 8006a6a:	d052      	beq.n	8006b12 <_dtoa_r+0xb12>
 8006a6c:	3201      	adds	r2, #1
 8006a6e:	701a      	strb	r2, [r3, #0]
 8006a70:	e612      	b.n	8006698 <_dtoa_r+0x698>
 8006a72:	2a00      	cmp	r2, #0
 8006a74:	dd07      	ble.n	8006a86 <_dtoa_r+0xa86>
 8006a76:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a7a:	d0ed      	beq.n	8006a58 <_dtoa_r+0xa58>
 8006a7c:	9a00      	ldr	r2, [sp, #0]
 8006a7e:	f108 0301 	add.w	r3, r8, #1
 8006a82:	7013      	strb	r3, [r2, #0]
 8006a84:	e608      	b.n	8006698 <_dtoa_r+0x698>
 8006a86:	9b07      	ldr	r3, [sp, #28]
 8006a88:	9a07      	ldr	r2, [sp, #28]
 8006a8a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006a8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d028      	beq.n	8006ae6 <_dtoa_r+0xae6>
 8006a94:	4649      	mov	r1, r9
 8006a96:	2300      	movs	r3, #0
 8006a98:	220a      	movs	r2, #10
 8006a9a:	4658      	mov	r0, fp
 8006a9c:	f000 f9d6 	bl	8006e4c <__multadd>
 8006aa0:	42af      	cmp	r7, r5
 8006aa2:	4681      	mov	r9, r0
 8006aa4:	f04f 0300 	mov.w	r3, #0
 8006aa8:	f04f 020a 	mov.w	r2, #10
 8006aac:	4639      	mov	r1, r7
 8006aae:	4658      	mov	r0, fp
 8006ab0:	d107      	bne.n	8006ac2 <_dtoa_r+0xac2>
 8006ab2:	f000 f9cb 	bl	8006e4c <__multadd>
 8006ab6:	4607      	mov	r7, r0
 8006ab8:	4605      	mov	r5, r0
 8006aba:	9b07      	ldr	r3, [sp, #28]
 8006abc:	3301      	adds	r3, #1
 8006abe:	9307      	str	r3, [sp, #28]
 8006ac0:	e774      	b.n	80069ac <_dtoa_r+0x9ac>
 8006ac2:	f000 f9c3 	bl	8006e4c <__multadd>
 8006ac6:	4629      	mov	r1, r5
 8006ac8:	4607      	mov	r7, r0
 8006aca:	2300      	movs	r3, #0
 8006acc:	220a      	movs	r2, #10
 8006ace:	4658      	mov	r0, fp
 8006ad0:	f000 f9bc 	bl	8006e4c <__multadd>
 8006ad4:	4605      	mov	r5, r0
 8006ad6:	e7f0      	b.n	8006aba <_dtoa_r+0xaba>
 8006ad8:	9b00      	ldr	r3, [sp, #0]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	bfcc      	ite	gt
 8006ade:	461e      	movgt	r6, r3
 8006ae0:	2601      	movle	r6, #1
 8006ae2:	4456      	add	r6, sl
 8006ae4:	2700      	movs	r7, #0
 8006ae6:	4649      	mov	r1, r9
 8006ae8:	2201      	movs	r2, #1
 8006aea:	4658      	mov	r0, fp
 8006aec:	f000 fba4 	bl	8007238 <__lshift>
 8006af0:	4621      	mov	r1, r4
 8006af2:	4681      	mov	r9, r0
 8006af4:	f000 fc0c 	bl	8007310 <__mcmp>
 8006af8:	2800      	cmp	r0, #0
 8006afa:	dcb0      	bgt.n	8006a5e <_dtoa_r+0xa5e>
 8006afc:	d102      	bne.n	8006b04 <_dtoa_r+0xb04>
 8006afe:	f018 0f01 	tst.w	r8, #1
 8006b02:	d1ac      	bne.n	8006a5e <_dtoa_r+0xa5e>
 8006b04:	4633      	mov	r3, r6
 8006b06:	461e      	mov	r6, r3
 8006b08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b0c:	2a30      	cmp	r2, #48	@ 0x30
 8006b0e:	d0fa      	beq.n	8006b06 <_dtoa_r+0xb06>
 8006b10:	e5c2      	b.n	8006698 <_dtoa_r+0x698>
 8006b12:	459a      	cmp	sl, r3
 8006b14:	d1a4      	bne.n	8006a60 <_dtoa_r+0xa60>
 8006b16:	9b04      	ldr	r3, [sp, #16]
 8006b18:	3301      	adds	r3, #1
 8006b1a:	9304      	str	r3, [sp, #16]
 8006b1c:	2331      	movs	r3, #49	@ 0x31
 8006b1e:	f88a 3000 	strb.w	r3, [sl]
 8006b22:	e5b9      	b.n	8006698 <_dtoa_r+0x698>
 8006b24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b26:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006b84 <_dtoa_r+0xb84>
 8006b2a:	b11b      	cbz	r3, 8006b34 <_dtoa_r+0xb34>
 8006b2c:	f10a 0308 	add.w	r3, sl, #8
 8006b30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006b32:	6013      	str	r3, [r2, #0]
 8006b34:	4650      	mov	r0, sl
 8006b36:	b019      	add	sp, #100	@ 0x64
 8006b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	f77f ae37 	ble.w	80067b2 <_dtoa_r+0x7b2>
 8006b44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b46:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b48:	2001      	movs	r0, #1
 8006b4a:	e655      	b.n	80067f8 <_dtoa_r+0x7f8>
 8006b4c:	9b00      	ldr	r3, [sp, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	f77f aed6 	ble.w	8006900 <_dtoa_r+0x900>
 8006b54:	4656      	mov	r6, sl
 8006b56:	4621      	mov	r1, r4
 8006b58:	4648      	mov	r0, r9
 8006b5a:	f7ff f9c7 	bl	8005eec <quorem>
 8006b5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006b62:	f806 8b01 	strb.w	r8, [r6], #1
 8006b66:	9b00      	ldr	r3, [sp, #0]
 8006b68:	eba6 020a 	sub.w	r2, r6, sl
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	ddb3      	ble.n	8006ad8 <_dtoa_r+0xad8>
 8006b70:	4649      	mov	r1, r9
 8006b72:	2300      	movs	r3, #0
 8006b74:	220a      	movs	r2, #10
 8006b76:	4658      	mov	r0, fp
 8006b78:	f000 f968 	bl	8006e4c <__multadd>
 8006b7c:	4681      	mov	r9, r0
 8006b7e:	e7ea      	b.n	8006b56 <_dtoa_r+0xb56>
 8006b80:	0800a00d 	.word	0x0800a00d
 8006b84:	08009f91 	.word	0x08009f91

08006b88 <_free_r>:
 8006b88:	b538      	push	{r3, r4, r5, lr}
 8006b8a:	4605      	mov	r5, r0
 8006b8c:	2900      	cmp	r1, #0
 8006b8e:	d041      	beq.n	8006c14 <_free_r+0x8c>
 8006b90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b94:	1f0c      	subs	r4, r1, #4
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	bfb8      	it	lt
 8006b9a:	18e4      	addlt	r4, r4, r3
 8006b9c:	f000 f8e8 	bl	8006d70 <__malloc_lock>
 8006ba0:	4a1d      	ldr	r2, [pc, #116]	@ (8006c18 <_free_r+0x90>)
 8006ba2:	6813      	ldr	r3, [r2, #0]
 8006ba4:	b933      	cbnz	r3, 8006bb4 <_free_r+0x2c>
 8006ba6:	6063      	str	r3, [r4, #4]
 8006ba8:	6014      	str	r4, [r2, #0]
 8006baa:	4628      	mov	r0, r5
 8006bac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bb0:	f000 b8e4 	b.w	8006d7c <__malloc_unlock>
 8006bb4:	42a3      	cmp	r3, r4
 8006bb6:	d908      	bls.n	8006bca <_free_r+0x42>
 8006bb8:	6820      	ldr	r0, [r4, #0]
 8006bba:	1821      	adds	r1, r4, r0
 8006bbc:	428b      	cmp	r3, r1
 8006bbe:	bf01      	itttt	eq
 8006bc0:	6819      	ldreq	r1, [r3, #0]
 8006bc2:	685b      	ldreq	r3, [r3, #4]
 8006bc4:	1809      	addeq	r1, r1, r0
 8006bc6:	6021      	streq	r1, [r4, #0]
 8006bc8:	e7ed      	b.n	8006ba6 <_free_r+0x1e>
 8006bca:	461a      	mov	r2, r3
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	b10b      	cbz	r3, 8006bd4 <_free_r+0x4c>
 8006bd0:	42a3      	cmp	r3, r4
 8006bd2:	d9fa      	bls.n	8006bca <_free_r+0x42>
 8006bd4:	6811      	ldr	r1, [r2, #0]
 8006bd6:	1850      	adds	r0, r2, r1
 8006bd8:	42a0      	cmp	r0, r4
 8006bda:	d10b      	bne.n	8006bf4 <_free_r+0x6c>
 8006bdc:	6820      	ldr	r0, [r4, #0]
 8006bde:	4401      	add	r1, r0
 8006be0:	1850      	adds	r0, r2, r1
 8006be2:	4283      	cmp	r3, r0
 8006be4:	6011      	str	r1, [r2, #0]
 8006be6:	d1e0      	bne.n	8006baa <_free_r+0x22>
 8006be8:	6818      	ldr	r0, [r3, #0]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	6053      	str	r3, [r2, #4]
 8006bee:	4408      	add	r0, r1
 8006bf0:	6010      	str	r0, [r2, #0]
 8006bf2:	e7da      	b.n	8006baa <_free_r+0x22>
 8006bf4:	d902      	bls.n	8006bfc <_free_r+0x74>
 8006bf6:	230c      	movs	r3, #12
 8006bf8:	602b      	str	r3, [r5, #0]
 8006bfa:	e7d6      	b.n	8006baa <_free_r+0x22>
 8006bfc:	6820      	ldr	r0, [r4, #0]
 8006bfe:	1821      	adds	r1, r4, r0
 8006c00:	428b      	cmp	r3, r1
 8006c02:	bf04      	itt	eq
 8006c04:	6819      	ldreq	r1, [r3, #0]
 8006c06:	685b      	ldreq	r3, [r3, #4]
 8006c08:	6063      	str	r3, [r4, #4]
 8006c0a:	bf04      	itt	eq
 8006c0c:	1809      	addeq	r1, r1, r0
 8006c0e:	6021      	streq	r1, [r4, #0]
 8006c10:	6054      	str	r4, [r2, #4]
 8006c12:	e7ca      	b.n	8006baa <_free_r+0x22>
 8006c14:	bd38      	pop	{r3, r4, r5, pc}
 8006c16:	bf00      	nop
 8006c18:	20000ab8 	.word	0x20000ab8

08006c1c <malloc>:
 8006c1c:	4b02      	ldr	r3, [pc, #8]	@ (8006c28 <malloc+0xc>)
 8006c1e:	4601      	mov	r1, r0
 8006c20:	6818      	ldr	r0, [r3, #0]
 8006c22:	f000 b825 	b.w	8006c70 <_malloc_r>
 8006c26:	bf00      	nop
 8006c28:	20000018 	.word	0x20000018

08006c2c <sbrk_aligned>:
 8006c2c:	b570      	push	{r4, r5, r6, lr}
 8006c2e:	4e0f      	ldr	r6, [pc, #60]	@ (8006c6c <sbrk_aligned+0x40>)
 8006c30:	460c      	mov	r4, r1
 8006c32:	6831      	ldr	r1, [r6, #0]
 8006c34:	4605      	mov	r5, r0
 8006c36:	b911      	cbnz	r1, 8006c3e <sbrk_aligned+0x12>
 8006c38:	f001 fdf2 	bl	8008820 <_sbrk_r>
 8006c3c:	6030      	str	r0, [r6, #0]
 8006c3e:	4621      	mov	r1, r4
 8006c40:	4628      	mov	r0, r5
 8006c42:	f001 fded 	bl	8008820 <_sbrk_r>
 8006c46:	1c43      	adds	r3, r0, #1
 8006c48:	d103      	bne.n	8006c52 <sbrk_aligned+0x26>
 8006c4a:	f04f 34ff 	mov.w	r4, #4294967295
 8006c4e:	4620      	mov	r0, r4
 8006c50:	bd70      	pop	{r4, r5, r6, pc}
 8006c52:	1cc4      	adds	r4, r0, #3
 8006c54:	f024 0403 	bic.w	r4, r4, #3
 8006c58:	42a0      	cmp	r0, r4
 8006c5a:	d0f8      	beq.n	8006c4e <sbrk_aligned+0x22>
 8006c5c:	1a21      	subs	r1, r4, r0
 8006c5e:	4628      	mov	r0, r5
 8006c60:	f001 fdde 	bl	8008820 <_sbrk_r>
 8006c64:	3001      	adds	r0, #1
 8006c66:	d1f2      	bne.n	8006c4e <sbrk_aligned+0x22>
 8006c68:	e7ef      	b.n	8006c4a <sbrk_aligned+0x1e>
 8006c6a:	bf00      	nop
 8006c6c:	20000ab4 	.word	0x20000ab4

08006c70 <_malloc_r>:
 8006c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c74:	1ccd      	adds	r5, r1, #3
 8006c76:	f025 0503 	bic.w	r5, r5, #3
 8006c7a:	3508      	adds	r5, #8
 8006c7c:	2d0c      	cmp	r5, #12
 8006c7e:	bf38      	it	cc
 8006c80:	250c      	movcc	r5, #12
 8006c82:	2d00      	cmp	r5, #0
 8006c84:	4606      	mov	r6, r0
 8006c86:	db01      	blt.n	8006c8c <_malloc_r+0x1c>
 8006c88:	42a9      	cmp	r1, r5
 8006c8a:	d904      	bls.n	8006c96 <_malloc_r+0x26>
 8006c8c:	230c      	movs	r3, #12
 8006c8e:	6033      	str	r3, [r6, #0]
 8006c90:	2000      	movs	r0, #0
 8006c92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006d6c <_malloc_r+0xfc>
 8006c9a:	f000 f869 	bl	8006d70 <__malloc_lock>
 8006c9e:	f8d8 3000 	ldr.w	r3, [r8]
 8006ca2:	461c      	mov	r4, r3
 8006ca4:	bb44      	cbnz	r4, 8006cf8 <_malloc_r+0x88>
 8006ca6:	4629      	mov	r1, r5
 8006ca8:	4630      	mov	r0, r6
 8006caa:	f7ff ffbf 	bl	8006c2c <sbrk_aligned>
 8006cae:	1c43      	adds	r3, r0, #1
 8006cb0:	4604      	mov	r4, r0
 8006cb2:	d158      	bne.n	8006d66 <_malloc_r+0xf6>
 8006cb4:	f8d8 4000 	ldr.w	r4, [r8]
 8006cb8:	4627      	mov	r7, r4
 8006cba:	2f00      	cmp	r7, #0
 8006cbc:	d143      	bne.n	8006d46 <_malloc_r+0xd6>
 8006cbe:	2c00      	cmp	r4, #0
 8006cc0:	d04b      	beq.n	8006d5a <_malloc_r+0xea>
 8006cc2:	6823      	ldr	r3, [r4, #0]
 8006cc4:	4639      	mov	r1, r7
 8006cc6:	4630      	mov	r0, r6
 8006cc8:	eb04 0903 	add.w	r9, r4, r3
 8006ccc:	f001 fda8 	bl	8008820 <_sbrk_r>
 8006cd0:	4581      	cmp	r9, r0
 8006cd2:	d142      	bne.n	8006d5a <_malloc_r+0xea>
 8006cd4:	6821      	ldr	r1, [r4, #0]
 8006cd6:	1a6d      	subs	r5, r5, r1
 8006cd8:	4629      	mov	r1, r5
 8006cda:	4630      	mov	r0, r6
 8006cdc:	f7ff ffa6 	bl	8006c2c <sbrk_aligned>
 8006ce0:	3001      	adds	r0, #1
 8006ce2:	d03a      	beq.n	8006d5a <_malloc_r+0xea>
 8006ce4:	6823      	ldr	r3, [r4, #0]
 8006ce6:	442b      	add	r3, r5
 8006ce8:	6023      	str	r3, [r4, #0]
 8006cea:	f8d8 3000 	ldr.w	r3, [r8]
 8006cee:	685a      	ldr	r2, [r3, #4]
 8006cf0:	bb62      	cbnz	r2, 8006d4c <_malloc_r+0xdc>
 8006cf2:	f8c8 7000 	str.w	r7, [r8]
 8006cf6:	e00f      	b.n	8006d18 <_malloc_r+0xa8>
 8006cf8:	6822      	ldr	r2, [r4, #0]
 8006cfa:	1b52      	subs	r2, r2, r5
 8006cfc:	d420      	bmi.n	8006d40 <_malloc_r+0xd0>
 8006cfe:	2a0b      	cmp	r2, #11
 8006d00:	d917      	bls.n	8006d32 <_malloc_r+0xc2>
 8006d02:	1961      	adds	r1, r4, r5
 8006d04:	42a3      	cmp	r3, r4
 8006d06:	6025      	str	r5, [r4, #0]
 8006d08:	bf18      	it	ne
 8006d0a:	6059      	strne	r1, [r3, #4]
 8006d0c:	6863      	ldr	r3, [r4, #4]
 8006d0e:	bf08      	it	eq
 8006d10:	f8c8 1000 	streq.w	r1, [r8]
 8006d14:	5162      	str	r2, [r4, r5]
 8006d16:	604b      	str	r3, [r1, #4]
 8006d18:	4630      	mov	r0, r6
 8006d1a:	f000 f82f 	bl	8006d7c <__malloc_unlock>
 8006d1e:	f104 000b 	add.w	r0, r4, #11
 8006d22:	1d23      	adds	r3, r4, #4
 8006d24:	f020 0007 	bic.w	r0, r0, #7
 8006d28:	1ac2      	subs	r2, r0, r3
 8006d2a:	bf1c      	itt	ne
 8006d2c:	1a1b      	subne	r3, r3, r0
 8006d2e:	50a3      	strne	r3, [r4, r2]
 8006d30:	e7af      	b.n	8006c92 <_malloc_r+0x22>
 8006d32:	6862      	ldr	r2, [r4, #4]
 8006d34:	42a3      	cmp	r3, r4
 8006d36:	bf0c      	ite	eq
 8006d38:	f8c8 2000 	streq.w	r2, [r8]
 8006d3c:	605a      	strne	r2, [r3, #4]
 8006d3e:	e7eb      	b.n	8006d18 <_malloc_r+0xa8>
 8006d40:	4623      	mov	r3, r4
 8006d42:	6864      	ldr	r4, [r4, #4]
 8006d44:	e7ae      	b.n	8006ca4 <_malloc_r+0x34>
 8006d46:	463c      	mov	r4, r7
 8006d48:	687f      	ldr	r7, [r7, #4]
 8006d4a:	e7b6      	b.n	8006cba <_malloc_r+0x4a>
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	42a3      	cmp	r3, r4
 8006d52:	d1fb      	bne.n	8006d4c <_malloc_r+0xdc>
 8006d54:	2300      	movs	r3, #0
 8006d56:	6053      	str	r3, [r2, #4]
 8006d58:	e7de      	b.n	8006d18 <_malloc_r+0xa8>
 8006d5a:	230c      	movs	r3, #12
 8006d5c:	6033      	str	r3, [r6, #0]
 8006d5e:	4630      	mov	r0, r6
 8006d60:	f000 f80c 	bl	8006d7c <__malloc_unlock>
 8006d64:	e794      	b.n	8006c90 <_malloc_r+0x20>
 8006d66:	6005      	str	r5, [r0, #0]
 8006d68:	e7d6      	b.n	8006d18 <_malloc_r+0xa8>
 8006d6a:	bf00      	nop
 8006d6c:	20000ab8 	.word	0x20000ab8

08006d70 <__malloc_lock>:
 8006d70:	4801      	ldr	r0, [pc, #4]	@ (8006d78 <__malloc_lock+0x8>)
 8006d72:	f7ff b8a4 	b.w	8005ebe <__retarget_lock_acquire_recursive>
 8006d76:	bf00      	nop
 8006d78:	20000ab0 	.word	0x20000ab0

08006d7c <__malloc_unlock>:
 8006d7c:	4801      	ldr	r0, [pc, #4]	@ (8006d84 <__malloc_unlock+0x8>)
 8006d7e:	f7ff b89f 	b.w	8005ec0 <__retarget_lock_release_recursive>
 8006d82:	bf00      	nop
 8006d84:	20000ab0 	.word	0x20000ab0

08006d88 <_Balloc>:
 8006d88:	b570      	push	{r4, r5, r6, lr}
 8006d8a:	69c6      	ldr	r6, [r0, #28]
 8006d8c:	4604      	mov	r4, r0
 8006d8e:	460d      	mov	r5, r1
 8006d90:	b976      	cbnz	r6, 8006db0 <_Balloc+0x28>
 8006d92:	2010      	movs	r0, #16
 8006d94:	f7ff ff42 	bl	8006c1c <malloc>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	61e0      	str	r0, [r4, #28]
 8006d9c:	b920      	cbnz	r0, 8006da8 <_Balloc+0x20>
 8006d9e:	4b18      	ldr	r3, [pc, #96]	@ (8006e00 <_Balloc+0x78>)
 8006da0:	4818      	ldr	r0, [pc, #96]	@ (8006e04 <_Balloc+0x7c>)
 8006da2:	216b      	movs	r1, #107	@ 0x6b
 8006da4:	f001 fd54 	bl	8008850 <__assert_func>
 8006da8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006dac:	6006      	str	r6, [r0, #0]
 8006dae:	60c6      	str	r6, [r0, #12]
 8006db0:	69e6      	ldr	r6, [r4, #28]
 8006db2:	68f3      	ldr	r3, [r6, #12]
 8006db4:	b183      	cbz	r3, 8006dd8 <_Balloc+0x50>
 8006db6:	69e3      	ldr	r3, [r4, #28]
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006dbe:	b9b8      	cbnz	r0, 8006df0 <_Balloc+0x68>
 8006dc0:	2101      	movs	r1, #1
 8006dc2:	fa01 f605 	lsl.w	r6, r1, r5
 8006dc6:	1d72      	adds	r2, r6, #5
 8006dc8:	0092      	lsls	r2, r2, #2
 8006dca:	4620      	mov	r0, r4
 8006dcc:	f001 fd5e 	bl	800888c <_calloc_r>
 8006dd0:	b160      	cbz	r0, 8006dec <_Balloc+0x64>
 8006dd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006dd6:	e00e      	b.n	8006df6 <_Balloc+0x6e>
 8006dd8:	2221      	movs	r2, #33	@ 0x21
 8006dda:	2104      	movs	r1, #4
 8006ddc:	4620      	mov	r0, r4
 8006dde:	f001 fd55 	bl	800888c <_calloc_r>
 8006de2:	69e3      	ldr	r3, [r4, #28]
 8006de4:	60f0      	str	r0, [r6, #12]
 8006de6:	68db      	ldr	r3, [r3, #12]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d1e4      	bne.n	8006db6 <_Balloc+0x2e>
 8006dec:	2000      	movs	r0, #0
 8006dee:	bd70      	pop	{r4, r5, r6, pc}
 8006df0:	6802      	ldr	r2, [r0, #0]
 8006df2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006df6:	2300      	movs	r3, #0
 8006df8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006dfc:	e7f7      	b.n	8006dee <_Balloc+0x66>
 8006dfe:	bf00      	nop
 8006e00:	08009f9e 	.word	0x08009f9e
 8006e04:	0800a01e 	.word	0x0800a01e

08006e08 <_Bfree>:
 8006e08:	b570      	push	{r4, r5, r6, lr}
 8006e0a:	69c6      	ldr	r6, [r0, #28]
 8006e0c:	4605      	mov	r5, r0
 8006e0e:	460c      	mov	r4, r1
 8006e10:	b976      	cbnz	r6, 8006e30 <_Bfree+0x28>
 8006e12:	2010      	movs	r0, #16
 8006e14:	f7ff ff02 	bl	8006c1c <malloc>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	61e8      	str	r0, [r5, #28]
 8006e1c:	b920      	cbnz	r0, 8006e28 <_Bfree+0x20>
 8006e1e:	4b09      	ldr	r3, [pc, #36]	@ (8006e44 <_Bfree+0x3c>)
 8006e20:	4809      	ldr	r0, [pc, #36]	@ (8006e48 <_Bfree+0x40>)
 8006e22:	218f      	movs	r1, #143	@ 0x8f
 8006e24:	f001 fd14 	bl	8008850 <__assert_func>
 8006e28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e2c:	6006      	str	r6, [r0, #0]
 8006e2e:	60c6      	str	r6, [r0, #12]
 8006e30:	b13c      	cbz	r4, 8006e42 <_Bfree+0x3a>
 8006e32:	69eb      	ldr	r3, [r5, #28]
 8006e34:	6862      	ldr	r2, [r4, #4]
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e3c:	6021      	str	r1, [r4, #0]
 8006e3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e42:	bd70      	pop	{r4, r5, r6, pc}
 8006e44:	08009f9e 	.word	0x08009f9e
 8006e48:	0800a01e 	.word	0x0800a01e

08006e4c <__multadd>:
 8006e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e50:	690d      	ldr	r5, [r1, #16]
 8006e52:	4607      	mov	r7, r0
 8006e54:	460c      	mov	r4, r1
 8006e56:	461e      	mov	r6, r3
 8006e58:	f101 0c14 	add.w	ip, r1, #20
 8006e5c:	2000      	movs	r0, #0
 8006e5e:	f8dc 3000 	ldr.w	r3, [ip]
 8006e62:	b299      	uxth	r1, r3
 8006e64:	fb02 6101 	mla	r1, r2, r1, r6
 8006e68:	0c1e      	lsrs	r6, r3, #16
 8006e6a:	0c0b      	lsrs	r3, r1, #16
 8006e6c:	fb02 3306 	mla	r3, r2, r6, r3
 8006e70:	b289      	uxth	r1, r1
 8006e72:	3001      	adds	r0, #1
 8006e74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e78:	4285      	cmp	r5, r0
 8006e7a:	f84c 1b04 	str.w	r1, [ip], #4
 8006e7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e82:	dcec      	bgt.n	8006e5e <__multadd+0x12>
 8006e84:	b30e      	cbz	r6, 8006eca <__multadd+0x7e>
 8006e86:	68a3      	ldr	r3, [r4, #8]
 8006e88:	42ab      	cmp	r3, r5
 8006e8a:	dc19      	bgt.n	8006ec0 <__multadd+0x74>
 8006e8c:	6861      	ldr	r1, [r4, #4]
 8006e8e:	4638      	mov	r0, r7
 8006e90:	3101      	adds	r1, #1
 8006e92:	f7ff ff79 	bl	8006d88 <_Balloc>
 8006e96:	4680      	mov	r8, r0
 8006e98:	b928      	cbnz	r0, 8006ea6 <__multadd+0x5a>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8006ed0 <__multadd+0x84>)
 8006e9e:	480d      	ldr	r0, [pc, #52]	@ (8006ed4 <__multadd+0x88>)
 8006ea0:	21ba      	movs	r1, #186	@ 0xba
 8006ea2:	f001 fcd5 	bl	8008850 <__assert_func>
 8006ea6:	6922      	ldr	r2, [r4, #16]
 8006ea8:	3202      	adds	r2, #2
 8006eaa:	f104 010c 	add.w	r1, r4, #12
 8006eae:	0092      	lsls	r2, r2, #2
 8006eb0:	300c      	adds	r0, #12
 8006eb2:	f7ff f806 	bl	8005ec2 <memcpy>
 8006eb6:	4621      	mov	r1, r4
 8006eb8:	4638      	mov	r0, r7
 8006eba:	f7ff ffa5 	bl	8006e08 <_Bfree>
 8006ebe:	4644      	mov	r4, r8
 8006ec0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ec4:	3501      	adds	r5, #1
 8006ec6:	615e      	str	r6, [r3, #20]
 8006ec8:	6125      	str	r5, [r4, #16]
 8006eca:	4620      	mov	r0, r4
 8006ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ed0:	0800a00d 	.word	0x0800a00d
 8006ed4:	0800a01e 	.word	0x0800a01e

08006ed8 <__s2b>:
 8006ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006edc:	460c      	mov	r4, r1
 8006ede:	4615      	mov	r5, r2
 8006ee0:	461f      	mov	r7, r3
 8006ee2:	2209      	movs	r2, #9
 8006ee4:	3308      	adds	r3, #8
 8006ee6:	4606      	mov	r6, r0
 8006ee8:	fb93 f3f2 	sdiv	r3, r3, r2
 8006eec:	2100      	movs	r1, #0
 8006eee:	2201      	movs	r2, #1
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	db09      	blt.n	8006f08 <__s2b+0x30>
 8006ef4:	4630      	mov	r0, r6
 8006ef6:	f7ff ff47 	bl	8006d88 <_Balloc>
 8006efa:	b940      	cbnz	r0, 8006f0e <__s2b+0x36>
 8006efc:	4602      	mov	r2, r0
 8006efe:	4b19      	ldr	r3, [pc, #100]	@ (8006f64 <__s2b+0x8c>)
 8006f00:	4819      	ldr	r0, [pc, #100]	@ (8006f68 <__s2b+0x90>)
 8006f02:	21d3      	movs	r1, #211	@ 0xd3
 8006f04:	f001 fca4 	bl	8008850 <__assert_func>
 8006f08:	0052      	lsls	r2, r2, #1
 8006f0a:	3101      	adds	r1, #1
 8006f0c:	e7f0      	b.n	8006ef0 <__s2b+0x18>
 8006f0e:	9b08      	ldr	r3, [sp, #32]
 8006f10:	6143      	str	r3, [r0, #20]
 8006f12:	2d09      	cmp	r5, #9
 8006f14:	f04f 0301 	mov.w	r3, #1
 8006f18:	6103      	str	r3, [r0, #16]
 8006f1a:	dd16      	ble.n	8006f4a <__s2b+0x72>
 8006f1c:	f104 0909 	add.w	r9, r4, #9
 8006f20:	46c8      	mov	r8, r9
 8006f22:	442c      	add	r4, r5
 8006f24:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006f28:	4601      	mov	r1, r0
 8006f2a:	3b30      	subs	r3, #48	@ 0x30
 8006f2c:	220a      	movs	r2, #10
 8006f2e:	4630      	mov	r0, r6
 8006f30:	f7ff ff8c 	bl	8006e4c <__multadd>
 8006f34:	45a0      	cmp	r8, r4
 8006f36:	d1f5      	bne.n	8006f24 <__s2b+0x4c>
 8006f38:	f1a5 0408 	sub.w	r4, r5, #8
 8006f3c:	444c      	add	r4, r9
 8006f3e:	1b2d      	subs	r5, r5, r4
 8006f40:	1963      	adds	r3, r4, r5
 8006f42:	42bb      	cmp	r3, r7
 8006f44:	db04      	blt.n	8006f50 <__s2b+0x78>
 8006f46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f4a:	340a      	adds	r4, #10
 8006f4c:	2509      	movs	r5, #9
 8006f4e:	e7f6      	b.n	8006f3e <__s2b+0x66>
 8006f50:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006f54:	4601      	mov	r1, r0
 8006f56:	3b30      	subs	r3, #48	@ 0x30
 8006f58:	220a      	movs	r2, #10
 8006f5a:	4630      	mov	r0, r6
 8006f5c:	f7ff ff76 	bl	8006e4c <__multadd>
 8006f60:	e7ee      	b.n	8006f40 <__s2b+0x68>
 8006f62:	bf00      	nop
 8006f64:	0800a00d 	.word	0x0800a00d
 8006f68:	0800a01e 	.word	0x0800a01e

08006f6c <__hi0bits>:
 8006f6c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006f70:	4603      	mov	r3, r0
 8006f72:	bf36      	itet	cc
 8006f74:	0403      	lslcc	r3, r0, #16
 8006f76:	2000      	movcs	r0, #0
 8006f78:	2010      	movcc	r0, #16
 8006f7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f7e:	bf3c      	itt	cc
 8006f80:	021b      	lslcc	r3, r3, #8
 8006f82:	3008      	addcc	r0, #8
 8006f84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f88:	bf3c      	itt	cc
 8006f8a:	011b      	lslcc	r3, r3, #4
 8006f8c:	3004      	addcc	r0, #4
 8006f8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f92:	bf3c      	itt	cc
 8006f94:	009b      	lslcc	r3, r3, #2
 8006f96:	3002      	addcc	r0, #2
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	db05      	blt.n	8006fa8 <__hi0bits+0x3c>
 8006f9c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006fa0:	f100 0001 	add.w	r0, r0, #1
 8006fa4:	bf08      	it	eq
 8006fa6:	2020      	moveq	r0, #32
 8006fa8:	4770      	bx	lr

08006faa <__lo0bits>:
 8006faa:	6803      	ldr	r3, [r0, #0]
 8006fac:	4602      	mov	r2, r0
 8006fae:	f013 0007 	ands.w	r0, r3, #7
 8006fb2:	d00b      	beq.n	8006fcc <__lo0bits+0x22>
 8006fb4:	07d9      	lsls	r1, r3, #31
 8006fb6:	d421      	bmi.n	8006ffc <__lo0bits+0x52>
 8006fb8:	0798      	lsls	r0, r3, #30
 8006fba:	bf49      	itett	mi
 8006fbc:	085b      	lsrmi	r3, r3, #1
 8006fbe:	089b      	lsrpl	r3, r3, #2
 8006fc0:	2001      	movmi	r0, #1
 8006fc2:	6013      	strmi	r3, [r2, #0]
 8006fc4:	bf5c      	itt	pl
 8006fc6:	6013      	strpl	r3, [r2, #0]
 8006fc8:	2002      	movpl	r0, #2
 8006fca:	4770      	bx	lr
 8006fcc:	b299      	uxth	r1, r3
 8006fce:	b909      	cbnz	r1, 8006fd4 <__lo0bits+0x2a>
 8006fd0:	0c1b      	lsrs	r3, r3, #16
 8006fd2:	2010      	movs	r0, #16
 8006fd4:	b2d9      	uxtb	r1, r3
 8006fd6:	b909      	cbnz	r1, 8006fdc <__lo0bits+0x32>
 8006fd8:	3008      	adds	r0, #8
 8006fda:	0a1b      	lsrs	r3, r3, #8
 8006fdc:	0719      	lsls	r1, r3, #28
 8006fde:	bf04      	itt	eq
 8006fe0:	091b      	lsreq	r3, r3, #4
 8006fe2:	3004      	addeq	r0, #4
 8006fe4:	0799      	lsls	r1, r3, #30
 8006fe6:	bf04      	itt	eq
 8006fe8:	089b      	lsreq	r3, r3, #2
 8006fea:	3002      	addeq	r0, #2
 8006fec:	07d9      	lsls	r1, r3, #31
 8006fee:	d403      	bmi.n	8006ff8 <__lo0bits+0x4e>
 8006ff0:	085b      	lsrs	r3, r3, #1
 8006ff2:	f100 0001 	add.w	r0, r0, #1
 8006ff6:	d003      	beq.n	8007000 <__lo0bits+0x56>
 8006ff8:	6013      	str	r3, [r2, #0]
 8006ffa:	4770      	bx	lr
 8006ffc:	2000      	movs	r0, #0
 8006ffe:	4770      	bx	lr
 8007000:	2020      	movs	r0, #32
 8007002:	4770      	bx	lr

08007004 <__i2b>:
 8007004:	b510      	push	{r4, lr}
 8007006:	460c      	mov	r4, r1
 8007008:	2101      	movs	r1, #1
 800700a:	f7ff febd 	bl	8006d88 <_Balloc>
 800700e:	4602      	mov	r2, r0
 8007010:	b928      	cbnz	r0, 800701e <__i2b+0x1a>
 8007012:	4b05      	ldr	r3, [pc, #20]	@ (8007028 <__i2b+0x24>)
 8007014:	4805      	ldr	r0, [pc, #20]	@ (800702c <__i2b+0x28>)
 8007016:	f240 1145 	movw	r1, #325	@ 0x145
 800701a:	f001 fc19 	bl	8008850 <__assert_func>
 800701e:	2301      	movs	r3, #1
 8007020:	6144      	str	r4, [r0, #20]
 8007022:	6103      	str	r3, [r0, #16]
 8007024:	bd10      	pop	{r4, pc}
 8007026:	bf00      	nop
 8007028:	0800a00d 	.word	0x0800a00d
 800702c:	0800a01e 	.word	0x0800a01e

08007030 <__multiply>:
 8007030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007034:	4614      	mov	r4, r2
 8007036:	690a      	ldr	r2, [r1, #16]
 8007038:	6923      	ldr	r3, [r4, #16]
 800703a:	429a      	cmp	r2, r3
 800703c:	bfa8      	it	ge
 800703e:	4623      	movge	r3, r4
 8007040:	460f      	mov	r7, r1
 8007042:	bfa4      	itt	ge
 8007044:	460c      	movge	r4, r1
 8007046:	461f      	movge	r7, r3
 8007048:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800704c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007050:	68a3      	ldr	r3, [r4, #8]
 8007052:	6861      	ldr	r1, [r4, #4]
 8007054:	eb0a 0609 	add.w	r6, sl, r9
 8007058:	42b3      	cmp	r3, r6
 800705a:	b085      	sub	sp, #20
 800705c:	bfb8      	it	lt
 800705e:	3101      	addlt	r1, #1
 8007060:	f7ff fe92 	bl	8006d88 <_Balloc>
 8007064:	b930      	cbnz	r0, 8007074 <__multiply+0x44>
 8007066:	4602      	mov	r2, r0
 8007068:	4b44      	ldr	r3, [pc, #272]	@ (800717c <__multiply+0x14c>)
 800706a:	4845      	ldr	r0, [pc, #276]	@ (8007180 <__multiply+0x150>)
 800706c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007070:	f001 fbee 	bl	8008850 <__assert_func>
 8007074:	f100 0514 	add.w	r5, r0, #20
 8007078:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800707c:	462b      	mov	r3, r5
 800707e:	2200      	movs	r2, #0
 8007080:	4543      	cmp	r3, r8
 8007082:	d321      	bcc.n	80070c8 <__multiply+0x98>
 8007084:	f107 0114 	add.w	r1, r7, #20
 8007088:	f104 0214 	add.w	r2, r4, #20
 800708c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007090:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007094:	9302      	str	r3, [sp, #8]
 8007096:	1b13      	subs	r3, r2, r4
 8007098:	3b15      	subs	r3, #21
 800709a:	f023 0303 	bic.w	r3, r3, #3
 800709e:	3304      	adds	r3, #4
 80070a0:	f104 0715 	add.w	r7, r4, #21
 80070a4:	42ba      	cmp	r2, r7
 80070a6:	bf38      	it	cc
 80070a8:	2304      	movcc	r3, #4
 80070aa:	9301      	str	r3, [sp, #4]
 80070ac:	9b02      	ldr	r3, [sp, #8]
 80070ae:	9103      	str	r1, [sp, #12]
 80070b0:	428b      	cmp	r3, r1
 80070b2:	d80c      	bhi.n	80070ce <__multiply+0x9e>
 80070b4:	2e00      	cmp	r6, #0
 80070b6:	dd03      	ble.n	80070c0 <__multiply+0x90>
 80070b8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d05b      	beq.n	8007178 <__multiply+0x148>
 80070c0:	6106      	str	r6, [r0, #16]
 80070c2:	b005      	add	sp, #20
 80070c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070c8:	f843 2b04 	str.w	r2, [r3], #4
 80070cc:	e7d8      	b.n	8007080 <__multiply+0x50>
 80070ce:	f8b1 a000 	ldrh.w	sl, [r1]
 80070d2:	f1ba 0f00 	cmp.w	sl, #0
 80070d6:	d024      	beq.n	8007122 <__multiply+0xf2>
 80070d8:	f104 0e14 	add.w	lr, r4, #20
 80070dc:	46a9      	mov	r9, r5
 80070de:	f04f 0c00 	mov.w	ip, #0
 80070e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80070e6:	f8d9 3000 	ldr.w	r3, [r9]
 80070ea:	fa1f fb87 	uxth.w	fp, r7
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	fb0a 330b 	mla	r3, sl, fp, r3
 80070f4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80070f8:	f8d9 7000 	ldr.w	r7, [r9]
 80070fc:	4463      	add	r3, ip
 80070fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007102:	fb0a c70b 	mla	r7, sl, fp, ip
 8007106:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800710a:	b29b      	uxth	r3, r3
 800710c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007110:	4572      	cmp	r2, lr
 8007112:	f849 3b04 	str.w	r3, [r9], #4
 8007116:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800711a:	d8e2      	bhi.n	80070e2 <__multiply+0xb2>
 800711c:	9b01      	ldr	r3, [sp, #4]
 800711e:	f845 c003 	str.w	ip, [r5, r3]
 8007122:	9b03      	ldr	r3, [sp, #12]
 8007124:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007128:	3104      	adds	r1, #4
 800712a:	f1b9 0f00 	cmp.w	r9, #0
 800712e:	d021      	beq.n	8007174 <__multiply+0x144>
 8007130:	682b      	ldr	r3, [r5, #0]
 8007132:	f104 0c14 	add.w	ip, r4, #20
 8007136:	46ae      	mov	lr, r5
 8007138:	f04f 0a00 	mov.w	sl, #0
 800713c:	f8bc b000 	ldrh.w	fp, [ip]
 8007140:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007144:	fb09 770b 	mla	r7, r9, fp, r7
 8007148:	4457      	add	r7, sl
 800714a:	b29b      	uxth	r3, r3
 800714c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007150:	f84e 3b04 	str.w	r3, [lr], #4
 8007154:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007158:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800715c:	f8be 3000 	ldrh.w	r3, [lr]
 8007160:	fb09 330a 	mla	r3, r9, sl, r3
 8007164:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007168:	4562      	cmp	r2, ip
 800716a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800716e:	d8e5      	bhi.n	800713c <__multiply+0x10c>
 8007170:	9f01      	ldr	r7, [sp, #4]
 8007172:	51eb      	str	r3, [r5, r7]
 8007174:	3504      	adds	r5, #4
 8007176:	e799      	b.n	80070ac <__multiply+0x7c>
 8007178:	3e01      	subs	r6, #1
 800717a:	e79b      	b.n	80070b4 <__multiply+0x84>
 800717c:	0800a00d 	.word	0x0800a00d
 8007180:	0800a01e 	.word	0x0800a01e

08007184 <__pow5mult>:
 8007184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007188:	4615      	mov	r5, r2
 800718a:	f012 0203 	ands.w	r2, r2, #3
 800718e:	4607      	mov	r7, r0
 8007190:	460e      	mov	r6, r1
 8007192:	d007      	beq.n	80071a4 <__pow5mult+0x20>
 8007194:	4c25      	ldr	r4, [pc, #148]	@ (800722c <__pow5mult+0xa8>)
 8007196:	3a01      	subs	r2, #1
 8007198:	2300      	movs	r3, #0
 800719a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800719e:	f7ff fe55 	bl	8006e4c <__multadd>
 80071a2:	4606      	mov	r6, r0
 80071a4:	10ad      	asrs	r5, r5, #2
 80071a6:	d03d      	beq.n	8007224 <__pow5mult+0xa0>
 80071a8:	69fc      	ldr	r4, [r7, #28]
 80071aa:	b97c      	cbnz	r4, 80071cc <__pow5mult+0x48>
 80071ac:	2010      	movs	r0, #16
 80071ae:	f7ff fd35 	bl	8006c1c <malloc>
 80071b2:	4602      	mov	r2, r0
 80071b4:	61f8      	str	r0, [r7, #28]
 80071b6:	b928      	cbnz	r0, 80071c4 <__pow5mult+0x40>
 80071b8:	4b1d      	ldr	r3, [pc, #116]	@ (8007230 <__pow5mult+0xac>)
 80071ba:	481e      	ldr	r0, [pc, #120]	@ (8007234 <__pow5mult+0xb0>)
 80071bc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80071c0:	f001 fb46 	bl	8008850 <__assert_func>
 80071c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80071c8:	6004      	str	r4, [r0, #0]
 80071ca:	60c4      	str	r4, [r0, #12]
 80071cc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80071d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80071d4:	b94c      	cbnz	r4, 80071ea <__pow5mult+0x66>
 80071d6:	f240 2171 	movw	r1, #625	@ 0x271
 80071da:	4638      	mov	r0, r7
 80071dc:	f7ff ff12 	bl	8007004 <__i2b>
 80071e0:	2300      	movs	r3, #0
 80071e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80071e6:	4604      	mov	r4, r0
 80071e8:	6003      	str	r3, [r0, #0]
 80071ea:	f04f 0900 	mov.w	r9, #0
 80071ee:	07eb      	lsls	r3, r5, #31
 80071f0:	d50a      	bpl.n	8007208 <__pow5mult+0x84>
 80071f2:	4631      	mov	r1, r6
 80071f4:	4622      	mov	r2, r4
 80071f6:	4638      	mov	r0, r7
 80071f8:	f7ff ff1a 	bl	8007030 <__multiply>
 80071fc:	4631      	mov	r1, r6
 80071fe:	4680      	mov	r8, r0
 8007200:	4638      	mov	r0, r7
 8007202:	f7ff fe01 	bl	8006e08 <_Bfree>
 8007206:	4646      	mov	r6, r8
 8007208:	106d      	asrs	r5, r5, #1
 800720a:	d00b      	beq.n	8007224 <__pow5mult+0xa0>
 800720c:	6820      	ldr	r0, [r4, #0]
 800720e:	b938      	cbnz	r0, 8007220 <__pow5mult+0x9c>
 8007210:	4622      	mov	r2, r4
 8007212:	4621      	mov	r1, r4
 8007214:	4638      	mov	r0, r7
 8007216:	f7ff ff0b 	bl	8007030 <__multiply>
 800721a:	6020      	str	r0, [r4, #0]
 800721c:	f8c0 9000 	str.w	r9, [r0]
 8007220:	4604      	mov	r4, r0
 8007222:	e7e4      	b.n	80071ee <__pow5mult+0x6a>
 8007224:	4630      	mov	r0, r6
 8007226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800722a:	bf00      	nop
 800722c:	0800a078 	.word	0x0800a078
 8007230:	08009f9e 	.word	0x08009f9e
 8007234:	0800a01e 	.word	0x0800a01e

08007238 <__lshift>:
 8007238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800723c:	460c      	mov	r4, r1
 800723e:	6849      	ldr	r1, [r1, #4]
 8007240:	6923      	ldr	r3, [r4, #16]
 8007242:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007246:	68a3      	ldr	r3, [r4, #8]
 8007248:	4607      	mov	r7, r0
 800724a:	4691      	mov	r9, r2
 800724c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007250:	f108 0601 	add.w	r6, r8, #1
 8007254:	42b3      	cmp	r3, r6
 8007256:	db0b      	blt.n	8007270 <__lshift+0x38>
 8007258:	4638      	mov	r0, r7
 800725a:	f7ff fd95 	bl	8006d88 <_Balloc>
 800725e:	4605      	mov	r5, r0
 8007260:	b948      	cbnz	r0, 8007276 <__lshift+0x3e>
 8007262:	4602      	mov	r2, r0
 8007264:	4b28      	ldr	r3, [pc, #160]	@ (8007308 <__lshift+0xd0>)
 8007266:	4829      	ldr	r0, [pc, #164]	@ (800730c <__lshift+0xd4>)
 8007268:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800726c:	f001 faf0 	bl	8008850 <__assert_func>
 8007270:	3101      	adds	r1, #1
 8007272:	005b      	lsls	r3, r3, #1
 8007274:	e7ee      	b.n	8007254 <__lshift+0x1c>
 8007276:	2300      	movs	r3, #0
 8007278:	f100 0114 	add.w	r1, r0, #20
 800727c:	f100 0210 	add.w	r2, r0, #16
 8007280:	4618      	mov	r0, r3
 8007282:	4553      	cmp	r3, sl
 8007284:	db33      	blt.n	80072ee <__lshift+0xb6>
 8007286:	6920      	ldr	r0, [r4, #16]
 8007288:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800728c:	f104 0314 	add.w	r3, r4, #20
 8007290:	f019 091f 	ands.w	r9, r9, #31
 8007294:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007298:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800729c:	d02b      	beq.n	80072f6 <__lshift+0xbe>
 800729e:	f1c9 0e20 	rsb	lr, r9, #32
 80072a2:	468a      	mov	sl, r1
 80072a4:	2200      	movs	r2, #0
 80072a6:	6818      	ldr	r0, [r3, #0]
 80072a8:	fa00 f009 	lsl.w	r0, r0, r9
 80072ac:	4310      	orrs	r0, r2
 80072ae:	f84a 0b04 	str.w	r0, [sl], #4
 80072b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80072b6:	459c      	cmp	ip, r3
 80072b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80072bc:	d8f3      	bhi.n	80072a6 <__lshift+0x6e>
 80072be:	ebac 0304 	sub.w	r3, ip, r4
 80072c2:	3b15      	subs	r3, #21
 80072c4:	f023 0303 	bic.w	r3, r3, #3
 80072c8:	3304      	adds	r3, #4
 80072ca:	f104 0015 	add.w	r0, r4, #21
 80072ce:	4584      	cmp	ip, r0
 80072d0:	bf38      	it	cc
 80072d2:	2304      	movcc	r3, #4
 80072d4:	50ca      	str	r2, [r1, r3]
 80072d6:	b10a      	cbz	r2, 80072dc <__lshift+0xa4>
 80072d8:	f108 0602 	add.w	r6, r8, #2
 80072dc:	3e01      	subs	r6, #1
 80072de:	4638      	mov	r0, r7
 80072e0:	612e      	str	r6, [r5, #16]
 80072e2:	4621      	mov	r1, r4
 80072e4:	f7ff fd90 	bl	8006e08 <_Bfree>
 80072e8:	4628      	mov	r0, r5
 80072ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80072f2:	3301      	adds	r3, #1
 80072f4:	e7c5      	b.n	8007282 <__lshift+0x4a>
 80072f6:	3904      	subs	r1, #4
 80072f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80072fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8007300:	459c      	cmp	ip, r3
 8007302:	d8f9      	bhi.n	80072f8 <__lshift+0xc0>
 8007304:	e7ea      	b.n	80072dc <__lshift+0xa4>
 8007306:	bf00      	nop
 8007308:	0800a00d 	.word	0x0800a00d
 800730c:	0800a01e 	.word	0x0800a01e

08007310 <__mcmp>:
 8007310:	690a      	ldr	r2, [r1, #16]
 8007312:	4603      	mov	r3, r0
 8007314:	6900      	ldr	r0, [r0, #16]
 8007316:	1a80      	subs	r0, r0, r2
 8007318:	b530      	push	{r4, r5, lr}
 800731a:	d10e      	bne.n	800733a <__mcmp+0x2a>
 800731c:	3314      	adds	r3, #20
 800731e:	3114      	adds	r1, #20
 8007320:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007324:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007328:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800732c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007330:	4295      	cmp	r5, r2
 8007332:	d003      	beq.n	800733c <__mcmp+0x2c>
 8007334:	d205      	bcs.n	8007342 <__mcmp+0x32>
 8007336:	f04f 30ff 	mov.w	r0, #4294967295
 800733a:	bd30      	pop	{r4, r5, pc}
 800733c:	42a3      	cmp	r3, r4
 800733e:	d3f3      	bcc.n	8007328 <__mcmp+0x18>
 8007340:	e7fb      	b.n	800733a <__mcmp+0x2a>
 8007342:	2001      	movs	r0, #1
 8007344:	e7f9      	b.n	800733a <__mcmp+0x2a>
	...

08007348 <__mdiff>:
 8007348:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800734c:	4689      	mov	r9, r1
 800734e:	4606      	mov	r6, r0
 8007350:	4611      	mov	r1, r2
 8007352:	4648      	mov	r0, r9
 8007354:	4614      	mov	r4, r2
 8007356:	f7ff ffdb 	bl	8007310 <__mcmp>
 800735a:	1e05      	subs	r5, r0, #0
 800735c:	d112      	bne.n	8007384 <__mdiff+0x3c>
 800735e:	4629      	mov	r1, r5
 8007360:	4630      	mov	r0, r6
 8007362:	f7ff fd11 	bl	8006d88 <_Balloc>
 8007366:	4602      	mov	r2, r0
 8007368:	b928      	cbnz	r0, 8007376 <__mdiff+0x2e>
 800736a:	4b3f      	ldr	r3, [pc, #252]	@ (8007468 <__mdiff+0x120>)
 800736c:	f240 2137 	movw	r1, #567	@ 0x237
 8007370:	483e      	ldr	r0, [pc, #248]	@ (800746c <__mdiff+0x124>)
 8007372:	f001 fa6d 	bl	8008850 <__assert_func>
 8007376:	2301      	movs	r3, #1
 8007378:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800737c:	4610      	mov	r0, r2
 800737e:	b003      	add	sp, #12
 8007380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007384:	bfbc      	itt	lt
 8007386:	464b      	movlt	r3, r9
 8007388:	46a1      	movlt	r9, r4
 800738a:	4630      	mov	r0, r6
 800738c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007390:	bfba      	itte	lt
 8007392:	461c      	movlt	r4, r3
 8007394:	2501      	movlt	r5, #1
 8007396:	2500      	movge	r5, #0
 8007398:	f7ff fcf6 	bl	8006d88 <_Balloc>
 800739c:	4602      	mov	r2, r0
 800739e:	b918      	cbnz	r0, 80073a8 <__mdiff+0x60>
 80073a0:	4b31      	ldr	r3, [pc, #196]	@ (8007468 <__mdiff+0x120>)
 80073a2:	f240 2145 	movw	r1, #581	@ 0x245
 80073a6:	e7e3      	b.n	8007370 <__mdiff+0x28>
 80073a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80073ac:	6926      	ldr	r6, [r4, #16]
 80073ae:	60c5      	str	r5, [r0, #12]
 80073b0:	f109 0310 	add.w	r3, r9, #16
 80073b4:	f109 0514 	add.w	r5, r9, #20
 80073b8:	f104 0e14 	add.w	lr, r4, #20
 80073bc:	f100 0b14 	add.w	fp, r0, #20
 80073c0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80073c4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80073c8:	9301      	str	r3, [sp, #4]
 80073ca:	46d9      	mov	r9, fp
 80073cc:	f04f 0c00 	mov.w	ip, #0
 80073d0:	9b01      	ldr	r3, [sp, #4]
 80073d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80073d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80073da:	9301      	str	r3, [sp, #4]
 80073dc:	fa1f f38a 	uxth.w	r3, sl
 80073e0:	4619      	mov	r1, r3
 80073e2:	b283      	uxth	r3, r0
 80073e4:	1acb      	subs	r3, r1, r3
 80073e6:	0c00      	lsrs	r0, r0, #16
 80073e8:	4463      	add	r3, ip
 80073ea:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80073ee:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80073f8:	4576      	cmp	r6, lr
 80073fa:	f849 3b04 	str.w	r3, [r9], #4
 80073fe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007402:	d8e5      	bhi.n	80073d0 <__mdiff+0x88>
 8007404:	1b33      	subs	r3, r6, r4
 8007406:	3b15      	subs	r3, #21
 8007408:	f023 0303 	bic.w	r3, r3, #3
 800740c:	3415      	adds	r4, #21
 800740e:	3304      	adds	r3, #4
 8007410:	42a6      	cmp	r6, r4
 8007412:	bf38      	it	cc
 8007414:	2304      	movcc	r3, #4
 8007416:	441d      	add	r5, r3
 8007418:	445b      	add	r3, fp
 800741a:	461e      	mov	r6, r3
 800741c:	462c      	mov	r4, r5
 800741e:	4544      	cmp	r4, r8
 8007420:	d30e      	bcc.n	8007440 <__mdiff+0xf8>
 8007422:	f108 0103 	add.w	r1, r8, #3
 8007426:	1b49      	subs	r1, r1, r5
 8007428:	f021 0103 	bic.w	r1, r1, #3
 800742c:	3d03      	subs	r5, #3
 800742e:	45a8      	cmp	r8, r5
 8007430:	bf38      	it	cc
 8007432:	2100      	movcc	r1, #0
 8007434:	440b      	add	r3, r1
 8007436:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800743a:	b191      	cbz	r1, 8007462 <__mdiff+0x11a>
 800743c:	6117      	str	r7, [r2, #16]
 800743e:	e79d      	b.n	800737c <__mdiff+0x34>
 8007440:	f854 1b04 	ldr.w	r1, [r4], #4
 8007444:	46e6      	mov	lr, ip
 8007446:	0c08      	lsrs	r0, r1, #16
 8007448:	fa1c fc81 	uxtah	ip, ip, r1
 800744c:	4471      	add	r1, lr
 800744e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007452:	b289      	uxth	r1, r1
 8007454:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007458:	f846 1b04 	str.w	r1, [r6], #4
 800745c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007460:	e7dd      	b.n	800741e <__mdiff+0xd6>
 8007462:	3f01      	subs	r7, #1
 8007464:	e7e7      	b.n	8007436 <__mdiff+0xee>
 8007466:	bf00      	nop
 8007468:	0800a00d 	.word	0x0800a00d
 800746c:	0800a01e 	.word	0x0800a01e

08007470 <__ulp>:
 8007470:	b082      	sub	sp, #8
 8007472:	ed8d 0b00 	vstr	d0, [sp]
 8007476:	9a01      	ldr	r2, [sp, #4]
 8007478:	4b0f      	ldr	r3, [pc, #60]	@ (80074b8 <__ulp+0x48>)
 800747a:	4013      	ands	r3, r2
 800747c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007480:	2b00      	cmp	r3, #0
 8007482:	dc08      	bgt.n	8007496 <__ulp+0x26>
 8007484:	425b      	negs	r3, r3
 8007486:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800748a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800748e:	da04      	bge.n	800749a <__ulp+0x2a>
 8007490:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007494:	4113      	asrs	r3, r2
 8007496:	2200      	movs	r2, #0
 8007498:	e008      	b.n	80074ac <__ulp+0x3c>
 800749a:	f1a2 0314 	sub.w	r3, r2, #20
 800749e:	2b1e      	cmp	r3, #30
 80074a0:	bfda      	itte	le
 80074a2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80074a6:	40da      	lsrle	r2, r3
 80074a8:	2201      	movgt	r2, #1
 80074aa:	2300      	movs	r3, #0
 80074ac:	4619      	mov	r1, r3
 80074ae:	4610      	mov	r0, r2
 80074b0:	ec41 0b10 	vmov	d0, r0, r1
 80074b4:	b002      	add	sp, #8
 80074b6:	4770      	bx	lr
 80074b8:	7ff00000 	.word	0x7ff00000

080074bc <__b2d>:
 80074bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074c0:	6906      	ldr	r6, [r0, #16]
 80074c2:	f100 0814 	add.w	r8, r0, #20
 80074c6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80074ca:	1f37      	subs	r7, r6, #4
 80074cc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80074d0:	4610      	mov	r0, r2
 80074d2:	f7ff fd4b 	bl	8006f6c <__hi0bits>
 80074d6:	f1c0 0320 	rsb	r3, r0, #32
 80074da:	280a      	cmp	r0, #10
 80074dc:	600b      	str	r3, [r1, #0]
 80074de:	491b      	ldr	r1, [pc, #108]	@ (800754c <__b2d+0x90>)
 80074e0:	dc15      	bgt.n	800750e <__b2d+0x52>
 80074e2:	f1c0 0c0b 	rsb	ip, r0, #11
 80074e6:	fa22 f30c 	lsr.w	r3, r2, ip
 80074ea:	45b8      	cmp	r8, r7
 80074ec:	ea43 0501 	orr.w	r5, r3, r1
 80074f0:	bf34      	ite	cc
 80074f2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80074f6:	2300      	movcs	r3, #0
 80074f8:	3015      	adds	r0, #21
 80074fa:	fa02 f000 	lsl.w	r0, r2, r0
 80074fe:	fa23 f30c 	lsr.w	r3, r3, ip
 8007502:	4303      	orrs	r3, r0
 8007504:	461c      	mov	r4, r3
 8007506:	ec45 4b10 	vmov	d0, r4, r5
 800750a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800750e:	45b8      	cmp	r8, r7
 8007510:	bf3a      	itte	cc
 8007512:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007516:	f1a6 0708 	subcc.w	r7, r6, #8
 800751a:	2300      	movcs	r3, #0
 800751c:	380b      	subs	r0, #11
 800751e:	d012      	beq.n	8007546 <__b2d+0x8a>
 8007520:	f1c0 0120 	rsb	r1, r0, #32
 8007524:	fa23 f401 	lsr.w	r4, r3, r1
 8007528:	4082      	lsls	r2, r0
 800752a:	4322      	orrs	r2, r4
 800752c:	4547      	cmp	r7, r8
 800752e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007532:	bf8c      	ite	hi
 8007534:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007538:	2200      	movls	r2, #0
 800753a:	4083      	lsls	r3, r0
 800753c:	40ca      	lsrs	r2, r1
 800753e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007542:	4313      	orrs	r3, r2
 8007544:	e7de      	b.n	8007504 <__b2d+0x48>
 8007546:	ea42 0501 	orr.w	r5, r2, r1
 800754a:	e7db      	b.n	8007504 <__b2d+0x48>
 800754c:	3ff00000 	.word	0x3ff00000

08007550 <__d2b>:
 8007550:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007554:	460f      	mov	r7, r1
 8007556:	2101      	movs	r1, #1
 8007558:	ec59 8b10 	vmov	r8, r9, d0
 800755c:	4616      	mov	r6, r2
 800755e:	f7ff fc13 	bl	8006d88 <_Balloc>
 8007562:	4604      	mov	r4, r0
 8007564:	b930      	cbnz	r0, 8007574 <__d2b+0x24>
 8007566:	4602      	mov	r2, r0
 8007568:	4b23      	ldr	r3, [pc, #140]	@ (80075f8 <__d2b+0xa8>)
 800756a:	4824      	ldr	r0, [pc, #144]	@ (80075fc <__d2b+0xac>)
 800756c:	f240 310f 	movw	r1, #783	@ 0x30f
 8007570:	f001 f96e 	bl	8008850 <__assert_func>
 8007574:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007578:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800757c:	b10d      	cbz	r5, 8007582 <__d2b+0x32>
 800757e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007582:	9301      	str	r3, [sp, #4]
 8007584:	f1b8 0300 	subs.w	r3, r8, #0
 8007588:	d023      	beq.n	80075d2 <__d2b+0x82>
 800758a:	4668      	mov	r0, sp
 800758c:	9300      	str	r3, [sp, #0]
 800758e:	f7ff fd0c 	bl	8006faa <__lo0bits>
 8007592:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007596:	b1d0      	cbz	r0, 80075ce <__d2b+0x7e>
 8007598:	f1c0 0320 	rsb	r3, r0, #32
 800759c:	fa02 f303 	lsl.w	r3, r2, r3
 80075a0:	430b      	orrs	r3, r1
 80075a2:	40c2      	lsrs	r2, r0
 80075a4:	6163      	str	r3, [r4, #20]
 80075a6:	9201      	str	r2, [sp, #4]
 80075a8:	9b01      	ldr	r3, [sp, #4]
 80075aa:	61a3      	str	r3, [r4, #24]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	bf0c      	ite	eq
 80075b0:	2201      	moveq	r2, #1
 80075b2:	2202      	movne	r2, #2
 80075b4:	6122      	str	r2, [r4, #16]
 80075b6:	b1a5      	cbz	r5, 80075e2 <__d2b+0x92>
 80075b8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80075bc:	4405      	add	r5, r0
 80075be:	603d      	str	r5, [r7, #0]
 80075c0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80075c4:	6030      	str	r0, [r6, #0]
 80075c6:	4620      	mov	r0, r4
 80075c8:	b003      	add	sp, #12
 80075ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075ce:	6161      	str	r1, [r4, #20]
 80075d0:	e7ea      	b.n	80075a8 <__d2b+0x58>
 80075d2:	a801      	add	r0, sp, #4
 80075d4:	f7ff fce9 	bl	8006faa <__lo0bits>
 80075d8:	9b01      	ldr	r3, [sp, #4]
 80075da:	6163      	str	r3, [r4, #20]
 80075dc:	3020      	adds	r0, #32
 80075de:	2201      	movs	r2, #1
 80075e0:	e7e8      	b.n	80075b4 <__d2b+0x64>
 80075e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80075e6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80075ea:	6038      	str	r0, [r7, #0]
 80075ec:	6918      	ldr	r0, [r3, #16]
 80075ee:	f7ff fcbd 	bl	8006f6c <__hi0bits>
 80075f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80075f6:	e7e5      	b.n	80075c4 <__d2b+0x74>
 80075f8:	0800a00d 	.word	0x0800a00d
 80075fc:	0800a01e 	.word	0x0800a01e

08007600 <__ratio>:
 8007600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007604:	b085      	sub	sp, #20
 8007606:	e9cd 1000 	strd	r1, r0, [sp]
 800760a:	a902      	add	r1, sp, #8
 800760c:	f7ff ff56 	bl	80074bc <__b2d>
 8007610:	9800      	ldr	r0, [sp, #0]
 8007612:	a903      	add	r1, sp, #12
 8007614:	ec55 4b10 	vmov	r4, r5, d0
 8007618:	f7ff ff50 	bl	80074bc <__b2d>
 800761c:	9b01      	ldr	r3, [sp, #4]
 800761e:	6919      	ldr	r1, [r3, #16]
 8007620:	9b00      	ldr	r3, [sp, #0]
 8007622:	691b      	ldr	r3, [r3, #16]
 8007624:	1ac9      	subs	r1, r1, r3
 8007626:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800762a:	1a9b      	subs	r3, r3, r2
 800762c:	ec5b ab10 	vmov	sl, fp, d0
 8007630:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007634:	2b00      	cmp	r3, #0
 8007636:	bfce      	itee	gt
 8007638:	462a      	movgt	r2, r5
 800763a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800763e:	465a      	movle	r2, fp
 8007640:	462f      	mov	r7, r5
 8007642:	46d9      	mov	r9, fp
 8007644:	bfcc      	ite	gt
 8007646:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800764a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800764e:	464b      	mov	r3, r9
 8007650:	4652      	mov	r2, sl
 8007652:	4620      	mov	r0, r4
 8007654:	4639      	mov	r1, r7
 8007656:	f7f9 f901 	bl	800085c <__aeabi_ddiv>
 800765a:	ec41 0b10 	vmov	d0, r0, r1
 800765e:	b005      	add	sp, #20
 8007660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007664 <__copybits>:
 8007664:	3901      	subs	r1, #1
 8007666:	b570      	push	{r4, r5, r6, lr}
 8007668:	1149      	asrs	r1, r1, #5
 800766a:	6914      	ldr	r4, [r2, #16]
 800766c:	3101      	adds	r1, #1
 800766e:	f102 0314 	add.w	r3, r2, #20
 8007672:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007676:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800767a:	1f05      	subs	r5, r0, #4
 800767c:	42a3      	cmp	r3, r4
 800767e:	d30c      	bcc.n	800769a <__copybits+0x36>
 8007680:	1aa3      	subs	r3, r4, r2
 8007682:	3b11      	subs	r3, #17
 8007684:	f023 0303 	bic.w	r3, r3, #3
 8007688:	3211      	adds	r2, #17
 800768a:	42a2      	cmp	r2, r4
 800768c:	bf88      	it	hi
 800768e:	2300      	movhi	r3, #0
 8007690:	4418      	add	r0, r3
 8007692:	2300      	movs	r3, #0
 8007694:	4288      	cmp	r0, r1
 8007696:	d305      	bcc.n	80076a4 <__copybits+0x40>
 8007698:	bd70      	pop	{r4, r5, r6, pc}
 800769a:	f853 6b04 	ldr.w	r6, [r3], #4
 800769e:	f845 6f04 	str.w	r6, [r5, #4]!
 80076a2:	e7eb      	b.n	800767c <__copybits+0x18>
 80076a4:	f840 3b04 	str.w	r3, [r0], #4
 80076a8:	e7f4      	b.n	8007694 <__copybits+0x30>

080076aa <__any_on>:
 80076aa:	f100 0214 	add.w	r2, r0, #20
 80076ae:	6900      	ldr	r0, [r0, #16]
 80076b0:	114b      	asrs	r3, r1, #5
 80076b2:	4298      	cmp	r0, r3
 80076b4:	b510      	push	{r4, lr}
 80076b6:	db11      	blt.n	80076dc <__any_on+0x32>
 80076b8:	dd0a      	ble.n	80076d0 <__any_on+0x26>
 80076ba:	f011 011f 	ands.w	r1, r1, #31
 80076be:	d007      	beq.n	80076d0 <__any_on+0x26>
 80076c0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80076c4:	fa24 f001 	lsr.w	r0, r4, r1
 80076c8:	fa00 f101 	lsl.w	r1, r0, r1
 80076cc:	428c      	cmp	r4, r1
 80076ce:	d10b      	bne.n	80076e8 <__any_on+0x3e>
 80076d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d803      	bhi.n	80076e0 <__any_on+0x36>
 80076d8:	2000      	movs	r0, #0
 80076da:	bd10      	pop	{r4, pc}
 80076dc:	4603      	mov	r3, r0
 80076de:	e7f7      	b.n	80076d0 <__any_on+0x26>
 80076e0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80076e4:	2900      	cmp	r1, #0
 80076e6:	d0f5      	beq.n	80076d4 <__any_on+0x2a>
 80076e8:	2001      	movs	r0, #1
 80076ea:	e7f6      	b.n	80076da <__any_on+0x30>

080076ec <sulp>:
 80076ec:	b570      	push	{r4, r5, r6, lr}
 80076ee:	4604      	mov	r4, r0
 80076f0:	460d      	mov	r5, r1
 80076f2:	ec45 4b10 	vmov	d0, r4, r5
 80076f6:	4616      	mov	r6, r2
 80076f8:	f7ff feba 	bl	8007470 <__ulp>
 80076fc:	ec51 0b10 	vmov	r0, r1, d0
 8007700:	b17e      	cbz	r6, 8007722 <sulp+0x36>
 8007702:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007706:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800770a:	2b00      	cmp	r3, #0
 800770c:	dd09      	ble.n	8007722 <sulp+0x36>
 800770e:	051b      	lsls	r3, r3, #20
 8007710:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007714:	2400      	movs	r4, #0
 8007716:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800771a:	4622      	mov	r2, r4
 800771c:	462b      	mov	r3, r5
 800771e:	f7f8 ff73 	bl	8000608 <__aeabi_dmul>
 8007722:	ec41 0b10 	vmov	d0, r0, r1
 8007726:	bd70      	pop	{r4, r5, r6, pc}

08007728 <_strtod_l>:
 8007728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800772c:	b09f      	sub	sp, #124	@ 0x7c
 800772e:	460c      	mov	r4, r1
 8007730:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007732:	2200      	movs	r2, #0
 8007734:	921a      	str	r2, [sp, #104]	@ 0x68
 8007736:	9005      	str	r0, [sp, #20]
 8007738:	f04f 0a00 	mov.w	sl, #0
 800773c:	f04f 0b00 	mov.w	fp, #0
 8007740:	460a      	mov	r2, r1
 8007742:	9219      	str	r2, [sp, #100]	@ 0x64
 8007744:	7811      	ldrb	r1, [r2, #0]
 8007746:	292b      	cmp	r1, #43	@ 0x2b
 8007748:	d04a      	beq.n	80077e0 <_strtod_l+0xb8>
 800774a:	d838      	bhi.n	80077be <_strtod_l+0x96>
 800774c:	290d      	cmp	r1, #13
 800774e:	d832      	bhi.n	80077b6 <_strtod_l+0x8e>
 8007750:	2908      	cmp	r1, #8
 8007752:	d832      	bhi.n	80077ba <_strtod_l+0x92>
 8007754:	2900      	cmp	r1, #0
 8007756:	d03b      	beq.n	80077d0 <_strtod_l+0xa8>
 8007758:	2200      	movs	r2, #0
 800775a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800775c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800775e:	782a      	ldrb	r2, [r5, #0]
 8007760:	2a30      	cmp	r2, #48	@ 0x30
 8007762:	f040 80b3 	bne.w	80078cc <_strtod_l+0x1a4>
 8007766:	786a      	ldrb	r2, [r5, #1]
 8007768:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800776c:	2a58      	cmp	r2, #88	@ 0x58
 800776e:	d16e      	bne.n	800784e <_strtod_l+0x126>
 8007770:	9302      	str	r3, [sp, #8]
 8007772:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007774:	9301      	str	r3, [sp, #4]
 8007776:	ab1a      	add	r3, sp, #104	@ 0x68
 8007778:	9300      	str	r3, [sp, #0]
 800777a:	4a8e      	ldr	r2, [pc, #568]	@ (80079b4 <_strtod_l+0x28c>)
 800777c:	9805      	ldr	r0, [sp, #20]
 800777e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007780:	a919      	add	r1, sp, #100	@ 0x64
 8007782:	f001 f8ff 	bl	8008984 <__gethex>
 8007786:	f010 060f 	ands.w	r6, r0, #15
 800778a:	4604      	mov	r4, r0
 800778c:	d005      	beq.n	800779a <_strtod_l+0x72>
 800778e:	2e06      	cmp	r6, #6
 8007790:	d128      	bne.n	80077e4 <_strtod_l+0xbc>
 8007792:	3501      	adds	r5, #1
 8007794:	2300      	movs	r3, #0
 8007796:	9519      	str	r5, [sp, #100]	@ 0x64
 8007798:	930b      	str	r3, [sp, #44]	@ 0x2c
 800779a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800779c:	2b00      	cmp	r3, #0
 800779e:	f040 858e 	bne.w	80082be <_strtod_l+0xb96>
 80077a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077a4:	b1cb      	cbz	r3, 80077da <_strtod_l+0xb2>
 80077a6:	4652      	mov	r2, sl
 80077a8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80077ac:	ec43 2b10 	vmov	d0, r2, r3
 80077b0:	b01f      	add	sp, #124	@ 0x7c
 80077b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077b6:	2920      	cmp	r1, #32
 80077b8:	d1ce      	bne.n	8007758 <_strtod_l+0x30>
 80077ba:	3201      	adds	r2, #1
 80077bc:	e7c1      	b.n	8007742 <_strtod_l+0x1a>
 80077be:	292d      	cmp	r1, #45	@ 0x2d
 80077c0:	d1ca      	bne.n	8007758 <_strtod_l+0x30>
 80077c2:	2101      	movs	r1, #1
 80077c4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80077c6:	1c51      	adds	r1, r2, #1
 80077c8:	9119      	str	r1, [sp, #100]	@ 0x64
 80077ca:	7852      	ldrb	r2, [r2, #1]
 80077cc:	2a00      	cmp	r2, #0
 80077ce:	d1c5      	bne.n	800775c <_strtod_l+0x34>
 80077d0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80077d2:	9419      	str	r4, [sp, #100]	@ 0x64
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	f040 8570 	bne.w	80082ba <_strtod_l+0xb92>
 80077da:	4652      	mov	r2, sl
 80077dc:	465b      	mov	r3, fp
 80077de:	e7e5      	b.n	80077ac <_strtod_l+0x84>
 80077e0:	2100      	movs	r1, #0
 80077e2:	e7ef      	b.n	80077c4 <_strtod_l+0x9c>
 80077e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80077e6:	b13a      	cbz	r2, 80077f8 <_strtod_l+0xd0>
 80077e8:	2135      	movs	r1, #53	@ 0x35
 80077ea:	a81c      	add	r0, sp, #112	@ 0x70
 80077ec:	f7ff ff3a 	bl	8007664 <__copybits>
 80077f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80077f2:	9805      	ldr	r0, [sp, #20]
 80077f4:	f7ff fb08 	bl	8006e08 <_Bfree>
 80077f8:	3e01      	subs	r6, #1
 80077fa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80077fc:	2e04      	cmp	r6, #4
 80077fe:	d806      	bhi.n	800780e <_strtod_l+0xe6>
 8007800:	e8df f006 	tbb	[pc, r6]
 8007804:	201d0314 	.word	0x201d0314
 8007808:	14          	.byte	0x14
 8007809:	00          	.byte	0x00
 800780a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800780e:	05e1      	lsls	r1, r4, #23
 8007810:	bf48      	it	mi
 8007812:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007816:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800781a:	0d1b      	lsrs	r3, r3, #20
 800781c:	051b      	lsls	r3, r3, #20
 800781e:	2b00      	cmp	r3, #0
 8007820:	d1bb      	bne.n	800779a <_strtod_l+0x72>
 8007822:	f7fe fb21 	bl	8005e68 <__errno>
 8007826:	2322      	movs	r3, #34	@ 0x22
 8007828:	6003      	str	r3, [r0, #0]
 800782a:	e7b6      	b.n	800779a <_strtod_l+0x72>
 800782c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007830:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007834:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007838:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800783c:	e7e7      	b.n	800780e <_strtod_l+0xe6>
 800783e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80079bc <_strtod_l+0x294>
 8007842:	e7e4      	b.n	800780e <_strtod_l+0xe6>
 8007844:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007848:	f04f 3aff 	mov.w	sl, #4294967295
 800784c:	e7df      	b.n	800780e <_strtod_l+0xe6>
 800784e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007850:	1c5a      	adds	r2, r3, #1
 8007852:	9219      	str	r2, [sp, #100]	@ 0x64
 8007854:	785b      	ldrb	r3, [r3, #1]
 8007856:	2b30      	cmp	r3, #48	@ 0x30
 8007858:	d0f9      	beq.n	800784e <_strtod_l+0x126>
 800785a:	2b00      	cmp	r3, #0
 800785c:	d09d      	beq.n	800779a <_strtod_l+0x72>
 800785e:	2301      	movs	r3, #1
 8007860:	9309      	str	r3, [sp, #36]	@ 0x24
 8007862:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007864:	930c      	str	r3, [sp, #48]	@ 0x30
 8007866:	2300      	movs	r3, #0
 8007868:	9308      	str	r3, [sp, #32]
 800786a:	930a      	str	r3, [sp, #40]	@ 0x28
 800786c:	461f      	mov	r7, r3
 800786e:	220a      	movs	r2, #10
 8007870:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007872:	7805      	ldrb	r5, [r0, #0]
 8007874:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007878:	b2d9      	uxtb	r1, r3
 800787a:	2909      	cmp	r1, #9
 800787c:	d928      	bls.n	80078d0 <_strtod_l+0x1a8>
 800787e:	494e      	ldr	r1, [pc, #312]	@ (80079b8 <_strtod_l+0x290>)
 8007880:	2201      	movs	r2, #1
 8007882:	f000 ffbb 	bl	80087fc <strncmp>
 8007886:	2800      	cmp	r0, #0
 8007888:	d032      	beq.n	80078f0 <_strtod_l+0x1c8>
 800788a:	2000      	movs	r0, #0
 800788c:	462a      	mov	r2, r5
 800788e:	4681      	mov	r9, r0
 8007890:	463d      	mov	r5, r7
 8007892:	4603      	mov	r3, r0
 8007894:	2a65      	cmp	r2, #101	@ 0x65
 8007896:	d001      	beq.n	800789c <_strtod_l+0x174>
 8007898:	2a45      	cmp	r2, #69	@ 0x45
 800789a:	d114      	bne.n	80078c6 <_strtod_l+0x19e>
 800789c:	b91d      	cbnz	r5, 80078a6 <_strtod_l+0x17e>
 800789e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078a0:	4302      	orrs	r2, r0
 80078a2:	d095      	beq.n	80077d0 <_strtod_l+0xa8>
 80078a4:	2500      	movs	r5, #0
 80078a6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80078a8:	1c62      	adds	r2, r4, #1
 80078aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80078ac:	7862      	ldrb	r2, [r4, #1]
 80078ae:	2a2b      	cmp	r2, #43	@ 0x2b
 80078b0:	d077      	beq.n	80079a2 <_strtod_l+0x27a>
 80078b2:	2a2d      	cmp	r2, #45	@ 0x2d
 80078b4:	d07b      	beq.n	80079ae <_strtod_l+0x286>
 80078b6:	f04f 0c00 	mov.w	ip, #0
 80078ba:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80078be:	2909      	cmp	r1, #9
 80078c0:	f240 8082 	bls.w	80079c8 <_strtod_l+0x2a0>
 80078c4:	9419      	str	r4, [sp, #100]	@ 0x64
 80078c6:	f04f 0800 	mov.w	r8, #0
 80078ca:	e0a2      	b.n	8007a12 <_strtod_l+0x2ea>
 80078cc:	2300      	movs	r3, #0
 80078ce:	e7c7      	b.n	8007860 <_strtod_l+0x138>
 80078d0:	2f08      	cmp	r7, #8
 80078d2:	bfd5      	itete	le
 80078d4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80078d6:	9908      	ldrgt	r1, [sp, #32]
 80078d8:	fb02 3301 	mlale	r3, r2, r1, r3
 80078dc:	fb02 3301 	mlagt	r3, r2, r1, r3
 80078e0:	f100 0001 	add.w	r0, r0, #1
 80078e4:	bfd4      	ite	le
 80078e6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80078e8:	9308      	strgt	r3, [sp, #32]
 80078ea:	3701      	adds	r7, #1
 80078ec:	9019      	str	r0, [sp, #100]	@ 0x64
 80078ee:	e7bf      	b.n	8007870 <_strtod_l+0x148>
 80078f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078f2:	1c5a      	adds	r2, r3, #1
 80078f4:	9219      	str	r2, [sp, #100]	@ 0x64
 80078f6:	785a      	ldrb	r2, [r3, #1]
 80078f8:	b37f      	cbz	r7, 800795a <_strtod_l+0x232>
 80078fa:	4681      	mov	r9, r0
 80078fc:	463d      	mov	r5, r7
 80078fe:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007902:	2b09      	cmp	r3, #9
 8007904:	d912      	bls.n	800792c <_strtod_l+0x204>
 8007906:	2301      	movs	r3, #1
 8007908:	e7c4      	b.n	8007894 <_strtod_l+0x16c>
 800790a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800790c:	1c5a      	adds	r2, r3, #1
 800790e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007910:	785a      	ldrb	r2, [r3, #1]
 8007912:	3001      	adds	r0, #1
 8007914:	2a30      	cmp	r2, #48	@ 0x30
 8007916:	d0f8      	beq.n	800790a <_strtod_l+0x1e2>
 8007918:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800791c:	2b08      	cmp	r3, #8
 800791e:	f200 84d3 	bhi.w	80082c8 <_strtod_l+0xba0>
 8007922:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007924:	930c      	str	r3, [sp, #48]	@ 0x30
 8007926:	4681      	mov	r9, r0
 8007928:	2000      	movs	r0, #0
 800792a:	4605      	mov	r5, r0
 800792c:	3a30      	subs	r2, #48	@ 0x30
 800792e:	f100 0301 	add.w	r3, r0, #1
 8007932:	d02a      	beq.n	800798a <_strtod_l+0x262>
 8007934:	4499      	add	r9, r3
 8007936:	eb00 0c05 	add.w	ip, r0, r5
 800793a:	462b      	mov	r3, r5
 800793c:	210a      	movs	r1, #10
 800793e:	4563      	cmp	r3, ip
 8007940:	d10d      	bne.n	800795e <_strtod_l+0x236>
 8007942:	1c69      	adds	r1, r5, #1
 8007944:	4401      	add	r1, r0
 8007946:	4428      	add	r0, r5
 8007948:	2808      	cmp	r0, #8
 800794a:	dc16      	bgt.n	800797a <_strtod_l+0x252>
 800794c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800794e:	230a      	movs	r3, #10
 8007950:	fb03 2300 	mla	r3, r3, r0, r2
 8007954:	930a      	str	r3, [sp, #40]	@ 0x28
 8007956:	2300      	movs	r3, #0
 8007958:	e018      	b.n	800798c <_strtod_l+0x264>
 800795a:	4638      	mov	r0, r7
 800795c:	e7da      	b.n	8007914 <_strtod_l+0x1ec>
 800795e:	2b08      	cmp	r3, #8
 8007960:	f103 0301 	add.w	r3, r3, #1
 8007964:	dc03      	bgt.n	800796e <_strtod_l+0x246>
 8007966:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007968:	434e      	muls	r6, r1
 800796a:	960a      	str	r6, [sp, #40]	@ 0x28
 800796c:	e7e7      	b.n	800793e <_strtod_l+0x216>
 800796e:	2b10      	cmp	r3, #16
 8007970:	bfde      	ittt	le
 8007972:	9e08      	ldrle	r6, [sp, #32]
 8007974:	434e      	mulle	r6, r1
 8007976:	9608      	strle	r6, [sp, #32]
 8007978:	e7e1      	b.n	800793e <_strtod_l+0x216>
 800797a:	280f      	cmp	r0, #15
 800797c:	dceb      	bgt.n	8007956 <_strtod_l+0x22e>
 800797e:	9808      	ldr	r0, [sp, #32]
 8007980:	230a      	movs	r3, #10
 8007982:	fb03 2300 	mla	r3, r3, r0, r2
 8007986:	9308      	str	r3, [sp, #32]
 8007988:	e7e5      	b.n	8007956 <_strtod_l+0x22e>
 800798a:	4629      	mov	r1, r5
 800798c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800798e:	1c50      	adds	r0, r2, #1
 8007990:	9019      	str	r0, [sp, #100]	@ 0x64
 8007992:	7852      	ldrb	r2, [r2, #1]
 8007994:	4618      	mov	r0, r3
 8007996:	460d      	mov	r5, r1
 8007998:	e7b1      	b.n	80078fe <_strtod_l+0x1d6>
 800799a:	f04f 0900 	mov.w	r9, #0
 800799e:	2301      	movs	r3, #1
 80079a0:	e77d      	b.n	800789e <_strtod_l+0x176>
 80079a2:	f04f 0c00 	mov.w	ip, #0
 80079a6:	1ca2      	adds	r2, r4, #2
 80079a8:	9219      	str	r2, [sp, #100]	@ 0x64
 80079aa:	78a2      	ldrb	r2, [r4, #2]
 80079ac:	e785      	b.n	80078ba <_strtod_l+0x192>
 80079ae:	f04f 0c01 	mov.w	ip, #1
 80079b2:	e7f8      	b.n	80079a6 <_strtod_l+0x27e>
 80079b4:	0800a190 	.word	0x0800a190
 80079b8:	0800a178 	.word	0x0800a178
 80079bc:	7ff00000 	.word	0x7ff00000
 80079c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80079c2:	1c51      	adds	r1, r2, #1
 80079c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80079c6:	7852      	ldrb	r2, [r2, #1]
 80079c8:	2a30      	cmp	r2, #48	@ 0x30
 80079ca:	d0f9      	beq.n	80079c0 <_strtod_l+0x298>
 80079cc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80079d0:	2908      	cmp	r1, #8
 80079d2:	f63f af78 	bhi.w	80078c6 <_strtod_l+0x19e>
 80079d6:	3a30      	subs	r2, #48	@ 0x30
 80079d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80079da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80079dc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80079de:	f04f 080a 	mov.w	r8, #10
 80079e2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80079e4:	1c56      	adds	r6, r2, #1
 80079e6:	9619      	str	r6, [sp, #100]	@ 0x64
 80079e8:	7852      	ldrb	r2, [r2, #1]
 80079ea:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80079ee:	f1be 0f09 	cmp.w	lr, #9
 80079f2:	d939      	bls.n	8007a68 <_strtod_l+0x340>
 80079f4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80079f6:	1a76      	subs	r6, r6, r1
 80079f8:	2e08      	cmp	r6, #8
 80079fa:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80079fe:	dc03      	bgt.n	8007a08 <_strtod_l+0x2e0>
 8007a00:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007a02:	4588      	cmp	r8, r1
 8007a04:	bfa8      	it	ge
 8007a06:	4688      	movge	r8, r1
 8007a08:	f1bc 0f00 	cmp.w	ip, #0
 8007a0c:	d001      	beq.n	8007a12 <_strtod_l+0x2ea>
 8007a0e:	f1c8 0800 	rsb	r8, r8, #0
 8007a12:	2d00      	cmp	r5, #0
 8007a14:	d14e      	bne.n	8007ab4 <_strtod_l+0x38c>
 8007a16:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a18:	4308      	orrs	r0, r1
 8007a1a:	f47f aebe 	bne.w	800779a <_strtod_l+0x72>
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	f47f aed6 	bne.w	80077d0 <_strtod_l+0xa8>
 8007a24:	2a69      	cmp	r2, #105	@ 0x69
 8007a26:	d028      	beq.n	8007a7a <_strtod_l+0x352>
 8007a28:	dc25      	bgt.n	8007a76 <_strtod_l+0x34e>
 8007a2a:	2a49      	cmp	r2, #73	@ 0x49
 8007a2c:	d025      	beq.n	8007a7a <_strtod_l+0x352>
 8007a2e:	2a4e      	cmp	r2, #78	@ 0x4e
 8007a30:	f47f aece 	bne.w	80077d0 <_strtod_l+0xa8>
 8007a34:	499b      	ldr	r1, [pc, #620]	@ (8007ca4 <_strtod_l+0x57c>)
 8007a36:	a819      	add	r0, sp, #100	@ 0x64
 8007a38:	f001 f9c6 	bl	8008dc8 <__match>
 8007a3c:	2800      	cmp	r0, #0
 8007a3e:	f43f aec7 	beq.w	80077d0 <_strtod_l+0xa8>
 8007a42:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a44:	781b      	ldrb	r3, [r3, #0]
 8007a46:	2b28      	cmp	r3, #40	@ 0x28
 8007a48:	d12e      	bne.n	8007aa8 <_strtod_l+0x380>
 8007a4a:	4997      	ldr	r1, [pc, #604]	@ (8007ca8 <_strtod_l+0x580>)
 8007a4c:	aa1c      	add	r2, sp, #112	@ 0x70
 8007a4e:	a819      	add	r0, sp, #100	@ 0x64
 8007a50:	f001 f9ce 	bl	8008df0 <__hexnan>
 8007a54:	2805      	cmp	r0, #5
 8007a56:	d127      	bne.n	8007aa8 <_strtod_l+0x380>
 8007a58:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007a5a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007a5e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007a62:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007a66:	e698      	b.n	800779a <_strtod_l+0x72>
 8007a68:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007a6a:	fb08 2101 	mla	r1, r8, r1, r2
 8007a6e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007a72:	920e      	str	r2, [sp, #56]	@ 0x38
 8007a74:	e7b5      	b.n	80079e2 <_strtod_l+0x2ba>
 8007a76:	2a6e      	cmp	r2, #110	@ 0x6e
 8007a78:	e7da      	b.n	8007a30 <_strtod_l+0x308>
 8007a7a:	498c      	ldr	r1, [pc, #560]	@ (8007cac <_strtod_l+0x584>)
 8007a7c:	a819      	add	r0, sp, #100	@ 0x64
 8007a7e:	f001 f9a3 	bl	8008dc8 <__match>
 8007a82:	2800      	cmp	r0, #0
 8007a84:	f43f aea4 	beq.w	80077d0 <_strtod_l+0xa8>
 8007a88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a8a:	4989      	ldr	r1, [pc, #548]	@ (8007cb0 <_strtod_l+0x588>)
 8007a8c:	3b01      	subs	r3, #1
 8007a8e:	a819      	add	r0, sp, #100	@ 0x64
 8007a90:	9319      	str	r3, [sp, #100]	@ 0x64
 8007a92:	f001 f999 	bl	8008dc8 <__match>
 8007a96:	b910      	cbnz	r0, 8007a9e <_strtod_l+0x376>
 8007a98:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a9a:	3301      	adds	r3, #1
 8007a9c:	9319      	str	r3, [sp, #100]	@ 0x64
 8007a9e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8007cc0 <_strtod_l+0x598>
 8007aa2:	f04f 0a00 	mov.w	sl, #0
 8007aa6:	e678      	b.n	800779a <_strtod_l+0x72>
 8007aa8:	4882      	ldr	r0, [pc, #520]	@ (8007cb4 <_strtod_l+0x58c>)
 8007aaa:	f000 fec9 	bl	8008840 <nan>
 8007aae:	ec5b ab10 	vmov	sl, fp, d0
 8007ab2:	e672      	b.n	800779a <_strtod_l+0x72>
 8007ab4:	eba8 0309 	sub.w	r3, r8, r9
 8007ab8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007aba:	9309      	str	r3, [sp, #36]	@ 0x24
 8007abc:	2f00      	cmp	r7, #0
 8007abe:	bf08      	it	eq
 8007ac0:	462f      	moveq	r7, r5
 8007ac2:	2d10      	cmp	r5, #16
 8007ac4:	462c      	mov	r4, r5
 8007ac6:	bfa8      	it	ge
 8007ac8:	2410      	movge	r4, #16
 8007aca:	f7f8 fd23 	bl	8000514 <__aeabi_ui2d>
 8007ace:	2d09      	cmp	r5, #9
 8007ad0:	4682      	mov	sl, r0
 8007ad2:	468b      	mov	fp, r1
 8007ad4:	dc13      	bgt.n	8007afe <_strtod_l+0x3d6>
 8007ad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	f43f ae5e 	beq.w	800779a <_strtod_l+0x72>
 8007ade:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ae0:	dd78      	ble.n	8007bd4 <_strtod_l+0x4ac>
 8007ae2:	2b16      	cmp	r3, #22
 8007ae4:	dc5f      	bgt.n	8007ba6 <_strtod_l+0x47e>
 8007ae6:	4974      	ldr	r1, [pc, #464]	@ (8007cb8 <_strtod_l+0x590>)
 8007ae8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007aec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007af0:	4652      	mov	r2, sl
 8007af2:	465b      	mov	r3, fp
 8007af4:	f7f8 fd88 	bl	8000608 <__aeabi_dmul>
 8007af8:	4682      	mov	sl, r0
 8007afa:	468b      	mov	fp, r1
 8007afc:	e64d      	b.n	800779a <_strtod_l+0x72>
 8007afe:	4b6e      	ldr	r3, [pc, #440]	@ (8007cb8 <_strtod_l+0x590>)
 8007b00:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007b04:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007b08:	f7f8 fd7e 	bl	8000608 <__aeabi_dmul>
 8007b0c:	4682      	mov	sl, r0
 8007b0e:	9808      	ldr	r0, [sp, #32]
 8007b10:	468b      	mov	fp, r1
 8007b12:	f7f8 fcff 	bl	8000514 <__aeabi_ui2d>
 8007b16:	4602      	mov	r2, r0
 8007b18:	460b      	mov	r3, r1
 8007b1a:	4650      	mov	r0, sl
 8007b1c:	4659      	mov	r1, fp
 8007b1e:	f7f8 fbbd 	bl	800029c <__adddf3>
 8007b22:	2d0f      	cmp	r5, #15
 8007b24:	4682      	mov	sl, r0
 8007b26:	468b      	mov	fp, r1
 8007b28:	ddd5      	ble.n	8007ad6 <_strtod_l+0x3ae>
 8007b2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b2c:	1b2c      	subs	r4, r5, r4
 8007b2e:	441c      	add	r4, r3
 8007b30:	2c00      	cmp	r4, #0
 8007b32:	f340 8096 	ble.w	8007c62 <_strtod_l+0x53a>
 8007b36:	f014 030f 	ands.w	r3, r4, #15
 8007b3a:	d00a      	beq.n	8007b52 <_strtod_l+0x42a>
 8007b3c:	495e      	ldr	r1, [pc, #376]	@ (8007cb8 <_strtod_l+0x590>)
 8007b3e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007b42:	4652      	mov	r2, sl
 8007b44:	465b      	mov	r3, fp
 8007b46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b4a:	f7f8 fd5d 	bl	8000608 <__aeabi_dmul>
 8007b4e:	4682      	mov	sl, r0
 8007b50:	468b      	mov	fp, r1
 8007b52:	f034 040f 	bics.w	r4, r4, #15
 8007b56:	d073      	beq.n	8007c40 <_strtod_l+0x518>
 8007b58:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007b5c:	dd48      	ble.n	8007bf0 <_strtod_l+0x4c8>
 8007b5e:	2400      	movs	r4, #0
 8007b60:	46a0      	mov	r8, r4
 8007b62:	940a      	str	r4, [sp, #40]	@ 0x28
 8007b64:	46a1      	mov	r9, r4
 8007b66:	9a05      	ldr	r2, [sp, #20]
 8007b68:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007cc0 <_strtod_l+0x598>
 8007b6c:	2322      	movs	r3, #34	@ 0x22
 8007b6e:	6013      	str	r3, [r2, #0]
 8007b70:	f04f 0a00 	mov.w	sl, #0
 8007b74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	f43f ae0f 	beq.w	800779a <_strtod_l+0x72>
 8007b7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b7e:	9805      	ldr	r0, [sp, #20]
 8007b80:	f7ff f942 	bl	8006e08 <_Bfree>
 8007b84:	9805      	ldr	r0, [sp, #20]
 8007b86:	4649      	mov	r1, r9
 8007b88:	f7ff f93e 	bl	8006e08 <_Bfree>
 8007b8c:	9805      	ldr	r0, [sp, #20]
 8007b8e:	4641      	mov	r1, r8
 8007b90:	f7ff f93a 	bl	8006e08 <_Bfree>
 8007b94:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b96:	9805      	ldr	r0, [sp, #20]
 8007b98:	f7ff f936 	bl	8006e08 <_Bfree>
 8007b9c:	9805      	ldr	r0, [sp, #20]
 8007b9e:	4621      	mov	r1, r4
 8007ba0:	f7ff f932 	bl	8006e08 <_Bfree>
 8007ba4:	e5f9      	b.n	800779a <_strtod_l+0x72>
 8007ba6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ba8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007bac:	4293      	cmp	r3, r2
 8007bae:	dbbc      	blt.n	8007b2a <_strtod_l+0x402>
 8007bb0:	4c41      	ldr	r4, [pc, #260]	@ (8007cb8 <_strtod_l+0x590>)
 8007bb2:	f1c5 050f 	rsb	r5, r5, #15
 8007bb6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007bba:	4652      	mov	r2, sl
 8007bbc:	465b      	mov	r3, fp
 8007bbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007bc2:	f7f8 fd21 	bl	8000608 <__aeabi_dmul>
 8007bc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bc8:	1b5d      	subs	r5, r3, r5
 8007bca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007bce:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007bd2:	e78f      	b.n	8007af4 <_strtod_l+0x3cc>
 8007bd4:	3316      	adds	r3, #22
 8007bd6:	dba8      	blt.n	8007b2a <_strtod_l+0x402>
 8007bd8:	4b37      	ldr	r3, [pc, #220]	@ (8007cb8 <_strtod_l+0x590>)
 8007bda:	eba9 0808 	sub.w	r8, r9, r8
 8007bde:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007be2:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007be6:	4650      	mov	r0, sl
 8007be8:	4659      	mov	r1, fp
 8007bea:	f7f8 fe37 	bl	800085c <__aeabi_ddiv>
 8007bee:	e783      	b.n	8007af8 <_strtod_l+0x3d0>
 8007bf0:	4b32      	ldr	r3, [pc, #200]	@ (8007cbc <_strtod_l+0x594>)
 8007bf2:	9308      	str	r3, [sp, #32]
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	1124      	asrs	r4, r4, #4
 8007bf8:	4650      	mov	r0, sl
 8007bfa:	4659      	mov	r1, fp
 8007bfc:	461e      	mov	r6, r3
 8007bfe:	2c01      	cmp	r4, #1
 8007c00:	dc21      	bgt.n	8007c46 <_strtod_l+0x51e>
 8007c02:	b10b      	cbz	r3, 8007c08 <_strtod_l+0x4e0>
 8007c04:	4682      	mov	sl, r0
 8007c06:	468b      	mov	fp, r1
 8007c08:	492c      	ldr	r1, [pc, #176]	@ (8007cbc <_strtod_l+0x594>)
 8007c0a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007c0e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007c12:	4652      	mov	r2, sl
 8007c14:	465b      	mov	r3, fp
 8007c16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c1a:	f7f8 fcf5 	bl	8000608 <__aeabi_dmul>
 8007c1e:	4b28      	ldr	r3, [pc, #160]	@ (8007cc0 <_strtod_l+0x598>)
 8007c20:	460a      	mov	r2, r1
 8007c22:	400b      	ands	r3, r1
 8007c24:	4927      	ldr	r1, [pc, #156]	@ (8007cc4 <_strtod_l+0x59c>)
 8007c26:	428b      	cmp	r3, r1
 8007c28:	4682      	mov	sl, r0
 8007c2a:	d898      	bhi.n	8007b5e <_strtod_l+0x436>
 8007c2c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007c30:	428b      	cmp	r3, r1
 8007c32:	bf86      	itte	hi
 8007c34:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007cc8 <_strtod_l+0x5a0>
 8007c38:	f04f 3aff 	movhi.w	sl, #4294967295
 8007c3c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007c40:	2300      	movs	r3, #0
 8007c42:	9308      	str	r3, [sp, #32]
 8007c44:	e07a      	b.n	8007d3c <_strtod_l+0x614>
 8007c46:	07e2      	lsls	r2, r4, #31
 8007c48:	d505      	bpl.n	8007c56 <_strtod_l+0x52e>
 8007c4a:	9b08      	ldr	r3, [sp, #32]
 8007c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c50:	f7f8 fcda 	bl	8000608 <__aeabi_dmul>
 8007c54:	2301      	movs	r3, #1
 8007c56:	9a08      	ldr	r2, [sp, #32]
 8007c58:	3208      	adds	r2, #8
 8007c5a:	3601      	adds	r6, #1
 8007c5c:	1064      	asrs	r4, r4, #1
 8007c5e:	9208      	str	r2, [sp, #32]
 8007c60:	e7cd      	b.n	8007bfe <_strtod_l+0x4d6>
 8007c62:	d0ed      	beq.n	8007c40 <_strtod_l+0x518>
 8007c64:	4264      	negs	r4, r4
 8007c66:	f014 020f 	ands.w	r2, r4, #15
 8007c6a:	d00a      	beq.n	8007c82 <_strtod_l+0x55a>
 8007c6c:	4b12      	ldr	r3, [pc, #72]	@ (8007cb8 <_strtod_l+0x590>)
 8007c6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c72:	4650      	mov	r0, sl
 8007c74:	4659      	mov	r1, fp
 8007c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c7a:	f7f8 fdef 	bl	800085c <__aeabi_ddiv>
 8007c7e:	4682      	mov	sl, r0
 8007c80:	468b      	mov	fp, r1
 8007c82:	1124      	asrs	r4, r4, #4
 8007c84:	d0dc      	beq.n	8007c40 <_strtod_l+0x518>
 8007c86:	2c1f      	cmp	r4, #31
 8007c88:	dd20      	ble.n	8007ccc <_strtod_l+0x5a4>
 8007c8a:	2400      	movs	r4, #0
 8007c8c:	46a0      	mov	r8, r4
 8007c8e:	940a      	str	r4, [sp, #40]	@ 0x28
 8007c90:	46a1      	mov	r9, r4
 8007c92:	9a05      	ldr	r2, [sp, #20]
 8007c94:	2322      	movs	r3, #34	@ 0x22
 8007c96:	f04f 0a00 	mov.w	sl, #0
 8007c9a:	f04f 0b00 	mov.w	fp, #0
 8007c9e:	6013      	str	r3, [r2, #0]
 8007ca0:	e768      	b.n	8007b74 <_strtod_l+0x44c>
 8007ca2:	bf00      	nop
 8007ca4:	08009f65 	.word	0x08009f65
 8007ca8:	0800a17c 	.word	0x0800a17c
 8007cac:	08009f5d 	.word	0x08009f5d
 8007cb0:	08009f94 	.word	0x08009f94
 8007cb4:	0800a325 	.word	0x0800a325
 8007cb8:	0800a0b0 	.word	0x0800a0b0
 8007cbc:	0800a088 	.word	0x0800a088
 8007cc0:	7ff00000 	.word	0x7ff00000
 8007cc4:	7ca00000 	.word	0x7ca00000
 8007cc8:	7fefffff 	.word	0x7fefffff
 8007ccc:	f014 0310 	ands.w	r3, r4, #16
 8007cd0:	bf18      	it	ne
 8007cd2:	236a      	movne	r3, #106	@ 0x6a
 8007cd4:	4ea9      	ldr	r6, [pc, #676]	@ (8007f7c <_strtod_l+0x854>)
 8007cd6:	9308      	str	r3, [sp, #32]
 8007cd8:	4650      	mov	r0, sl
 8007cda:	4659      	mov	r1, fp
 8007cdc:	2300      	movs	r3, #0
 8007cde:	07e2      	lsls	r2, r4, #31
 8007ce0:	d504      	bpl.n	8007cec <_strtod_l+0x5c4>
 8007ce2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007ce6:	f7f8 fc8f 	bl	8000608 <__aeabi_dmul>
 8007cea:	2301      	movs	r3, #1
 8007cec:	1064      	asrs	r4, r4, #1
 8007cee:	f106 0608 	add.w	r6, r6, #8
 8007cf2:	d1f4      	bne.n	8007cde <_strtod_l+0x5b6>
 8007cf4:	b10b      	cbz	r3, 8007cfa <_strtod_l+0x5d2>
 8007cf6:	4682      	mov	sl, r0
 8007cf8:	468b      	mov	fp, r1
 8007cfa:	9b08      	ldr	r3, [sp, #32]
 8007cfc:	b1b3      	cbz	r3, 8007d2c <_strtod_l+0x604>
 8007cfe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007d02:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	4659      	mov	r1, fp
 8007d0a:	dd0f      	ble.n	8007d2c <_strtod_l+0x604>
 8007d0c:	2b1f      	cmp	r3, #31
 8007d0e:	dd55      	ble.n	8007dbc <_strtod_l+0x694>
 8007d10:	2b34      	cmp	r3, #52	@ 0x34
 8007d12:	bfde      	ittt	le
 8007d14:	f04f 33ff 	movle.w	r3, #4294967295
 8007d18:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007d1c:	4093      	lslle	r3, r2
 8007d1e:	f04f 0a00 	mov.w	sl, #0
 8007d22:	bfcc      	ite	gt
 8007d24:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007d28:	ea03 0b01 	andle.w	fp, r3, r1
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	2300      	movs	r3, #0
 8007d30:	4650      	mov	r0, sl
 8007d32:	4659      	mov	r1, fp
 8007d34:	f7f8 fed0 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d38:	2800      	cmp	r0, #0
 8007d3a:	d1a6      	bne.n	8007c8a <_strtod_l+0x562>
 8007d3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d3e:	9300      	str	r3, [sp, #0]
 8007d40:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007d42:	9805      	ldr	r0, [sp, #20]
 8007d44:	462b      	mov	r3, r5
 8007d46:	463a      	mov	r2, r7
 8007d48:	f7ff f8c6 	bl	8006ed8 <__s2b>
 8007d4c:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d4e:	2800      	cmp	r0, #0
 8007d50:	f43f af05 	beq.w	8007b5e <_strtod_l+0x436>
 8007d54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d56:	2a00      	cmp	r2, #0
 8007d58:	eba9 0308 	sub.w	r3, r9, r8
 8007d5c:	bfa8      	it	ge
 8007d5e:	2300      	movge	r3, #0
 8007d60:	9312      	str	r3, [sp, #72]	@ 0x48
 8007d62:	2400      	movs	r4, #0
 8007d64:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007d68:	9316      	str	r3, [sp, #88]	@ 0x58
 8007d6a:	46a0      	mov	r8, r4
 8007d6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d6e:	9805      	ldr	r0, [sp, #20]
 8007d70:	6859      	ldr	r1, [r3, #4]
 8007d72:	f7ff f809 	bl	8006d88 <_Balloc>
 8007d76:	4681      	mov	r9, r0
 8007d78:	2800      	cmp	r0, #0
 8007d7a:	f43f aef4 	beq.w	8007b66 <_strtod_l+0x43e>
 8007d7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d80:	691a      	ldr	r2, [r3, #16]
 8007d82:	3202      	adds	r2, #2
 8007d84:	f103 010c 	add.w	r1, r3, #12
 8007d88:	0092      	lsls	r2, r2, #2
 8007d8a:	300c      	adds	r0, #12
 8007d8c:	f7fe f899 	bl	8005ec2 <memcpy>
 8007d90:	ec4b ab10 	vmov	d0, sl, fp
 8007d94:	9805      	ldr	r0, [sp, #20]
 8007d96:	aa1c      	add	r2, sp, #112	@ 0x70
 8007d98:	a91b      	add	r1, sp, #108	@ 0x6c
 8007d9a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007d9e:	f7ff fbd7 	bl	8007550 <__d2b>
 8007da2:	901a      	str	r0, [sp, #104]	@ 0x68
 8007da4:	2800      	cmp	r0, #0
 8007da6:	f43f aede 	beq.w	8007b66 <_strtod_l+0x43e>
 8007daa:	9805      	ldr	r0, [sp, #20]
 8007dac:	2101      	movs	r1, #1
 8007dae:	f7ff f929 	bl	8007004 <__i2b>
 8007db2:	4680      	mov	r8, r0
 8007db4:	b948      	cbnz	r0, 8007dca <_strtod_l+0x6a2>
 8007db6:	f04f 0800 	mov.w	r8, #0
 8007dba:	e6d4      	b.n	8007b66 <_strtod_l+0x43e>
 8007dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8007dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8007dc4:	ea03 0a0a 	and.w	sl, r3, sl
 8007dc8:	e7b0      	b.n	8007d2c <_strtod_l+0x604>
 8007dca:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007dcc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007dce:	2d00      	cmp	r5, #0
 8007dd0:	bfab      	itete	ge
 8007dd2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007dd4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007dd6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007dd8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007dda:	bfac      	ite	ge
 8007ddc:	18ef      	addge	r7, r5, r3
 8007dde:	1b5e      	sublt	r6, r3, r5
 8007de0:	9b08      	ldr	r3, [sp, #32]
 8007de2:	1aed      	subs	r5, r5, r3
 8007de4:	4415      	add	r5, r2
 8007de6:	4b66      	ldr	r3, [pc, #408]	@ (8007f80 <_strtod_l+0x858>)
 8007de8:	3d01      	subs	r5, #1
 8007dea:	429d      	cmp	r5, r3
 8007dec:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007df0:	da50      	bge.n	8007e94 <_strtod_l+0x76c>
 8007df2:	1b5b      	subs	r3, r3, r5
 8007df4:	2b1f      	cmp	r3, #31
 8007df6:	eba2 0203 	sub.w	r2, r2, r3
 8007dfa:	f04f 0101 	mov.w	r1, #1
 8007dfe:	dc3d      	bgt.n	8007e7c <_strtod_l+0x754>
 8007e00:	fa01 f303 	lsl.w	r3, r1, r3
 8007e04:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e06:	2300      	movs	r3, #0
 8007e08:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e0a:	18bd      	adds	r5, r7, r2
 8007e0c:	9b08      	ldr	r3, [sp, #32]
 8007e0e:	42af      	cmp	r7, r5
 8007e10:	4416      	add	r6, r2
 8007e12:	441e      	add	r6, r3
 8007e14:	463b      	mov	r3, r7
 8007e16:	bfa8      	it	ge
 8007e18:	462b      	movge	r3, r5
 8007e1a:	42b3      	cmp	r3, r6
 8007e1c:	bfa8      	it	ge
 8007e1e:	4633      	movge	r3, r6
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	bfc2      	ittt	gt
 8007e24:	1aed      	subgt	r5, r5, r3
 8007e26:	1af6      	subgt	r6, r6, r3
 8007e28:	1aff      	subgt	r7, r7, r3
 8007e2a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	dd16      	ble.n	8007e5e <_strtod_l+0x736>
 8007e30:	4641      	mov	r1, r8
 8007e32:	9805      	ldr	r0, [sp, #20]
 8007e34:	461a      	mov	r2, r3
 8007e36:	f7ff f9a5 	bl	8007184 <__pow5mult>
 8007e3a:	4680      	mov	r8, r0
 8007e3c:	2800      	cmp	r0, #0
 8007e3e:	d0ba      	beq.n	8007db6 <_strtod_l+0x68e>
 8007e40:	4601      	mov	r1, r0
 8007e42:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007e44:	9805      	ldr	r0, [sp, #20]
 8007e46:	f7ff f8f3 	bl	8007030 <__multiply>
 8007e4a:	900e      	str	r0, [sp, #56]	@ 0x38
 8007e4c:	2800      	cmp	r0, #0
 8007e4e:	f43f ae8a 	beq.w	8007b66 <_strtod_l+0x43e>
 8007e52:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007e54:	9805      	ldr	r0, [sp, #20]
 8007e56:	f7fe ffd7 	bl	8006e08 <_Bfree>
 8007e5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e5c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e5e:	2d00      	cmp	r5, #0
 8007e60:	dc1d      	bgt.n	8007e9e <_strtod_l+0x776>
 8007e62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	dd23      	ble.n	8007eb0 <_strtod_l+0x788>
 8007e68:	4649      	mov	r1, r9
 8007e6a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007e6c:	9805      	ldr	r0, [sp, #20]
 8007e6e:	f7ff f989 	bl	8007184 <__pow5mult>
 8007e72:	4681      	mov	r9, r0
 8007e74:	b9e0      	cbnz	r0, 8007eb0 <_strtod_l+0x788>
 8007e76:	f04f 0900 	mov.w	r9, #0
 8007e7a:	e674      	b.n	8007b66 <_strtod_l+0x43e>
 8007e7c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007e80:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007e84:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007e88:	35e2      	adds	r5, #226	@ 0xe2
 8007e8a:	fa01 f305 	lsl.w	r3, r1, r5
 8007e8e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e90:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007e92:	e7ba      	b.n	8007e0a <_strtod_l+0x6e2>
 8007e94:	2300      	movs	r3, #0
 8007e96:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e98:	2301      	movs	r3, #1
 8007e9a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e9c:	e7b5      	b.n	8007e0a <_strtod_l+0x6e2>
 8007e9e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ea0:	9805      	ldr	r0, [sp, #20]
 8007ea2:	462a      	mov	r2, r5
 8007ea4:	f7ff f9c8 	bl	8007238 <__lshift>
 8007ea8:	901a      	str	r0, [sp, #104]	@ 0x68
 8007eaa:	2800      	cmp	r0, #0
 8007eac:	d1d9      	bne.n	8007e62 <_strtod_l+0x73a>
 8007eae:	e65a      	b.n	8007b66 <_strtod_l+0x43e>
 8007eb0:	2e00      	cmp	r6, #0
 8007eb2:	dd07      	ble.n	8007ec4 <_strtod_l+0x79c>
 8007eb4:	4649      	mov	r1, r9
 8007eb6:	9805      	ldr	r0, [sp, #20]
 8007eb8:	4632      	mov	r2, r6
 8007eba:	f7ff f9bd 	bl	8007238 <__lshift>
 8007ebe:	4681      	mov	r9, r0
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	d0d8      	beq.n	8007e76 <_strtod_l+0x74e>
 8007ec4:	2f00      	cmp	r7, #0
 8007ec6:	dd08      	ble.n	8007eda <_strtod_l+0x7b2>
 8007ec8:	4641      	mov	r1, r8
 8007eca:	9805      	ldr	r0, [sp, #20]
 8007ecc:	463a      	mov	r2, r7
 8007ece:	f7ff f9b3 	bl	8007238 <__lshift>
 8007ed2:	4680      	mov	r8, r0
 8007ed4:	2800      	cmp	r0, #0
 8007ed6:	f43f ae46 	beq.w	8007b66 <_strtod_l+0x43e>
 8007eda:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007edc:	9805      	ldr	r0, [sp, #20]
 8007ede:	464a      	mov	r2, r9
 8007ee0:	f7ff fa32 	bl	8007348 <__mdiff>
 8007ee4:	4604      	mov	r4, r0
 8007ee6:	2800      	cmp	r0, #0
 8007ee8:	f43f ae3d 	beq.w	8007b66 <_strtod_l+0x43e>
 8007eec:	68c3      	ldr	r3, [r0, #12]
 8007eee:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	60c3      	str	r3, [r0, #12]
 8007ef4:	4641      	mov	r1, r8
 8007ef6:	f7ff fa0b 	bl	8007310 <__mcmp>
 8007efa:	2800      	cmp	r0, #0
 8007efc:	da46      	bge.n	8007f8c <_strtod_l+0x864>
 8007efe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f00:	ea53 030a 	orrs.w	r3, r3, sl
 8007f04:	d16c      	bne.n	8007fe0 <_strtod_l+0x8b8>
 8007f06:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d168      	bne.n	8007fe0 <_strtod_l+0x8b8>
 8007f0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007f12:	0d1b      	lsrs	r3, r3, #20
 8007f14:	051b      	lsls	r3, r3, #20
 8007f16:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007f1a:	d961      	bls.n	8007fe0 <_strtod_l+0x8b8>
 8007f1c:	6963      	ldr	r3, [r4, #20]
 8007f1e:	b913      	cbnz	r3, 8007f26 <_strtod_l+0x7fe>
 8007f20:	6923      	ldr	r3, [r4, #16]
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	dd5c      	ble.n	8007fe0 <_strtod_l+0x8b8>
 8007f26:	4621      	mov	r1, r4
 8007f28:	2201      	movs	r2, #1
 8007f2a:	9805      	ldr	r0, [sp, #20]
 8007f2c:	f7ff f984 	bl	8007238 <__lshift>
 8007f30:	4641      	mov	r1, r8
 8007f32:	4604      	mov	r4, r0
 8007f34:	f7ff f9ec 	bl	8007310 <__mcmp>
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	dd51      	ble.n	8007fe0 <_strtod_l+0x8b8>
 8007f3c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007f40:	9a08      	ldr	r2, [sp, #32]
 8007f42:	0d1b      	lsrs	r3, r3, #20
 8007f44:	051b      	lsls	r3, r3, #20
 8007f46:	2a00      	cmp	r2, #0
 8007f48:	d06b      	beq.n	8008022 <_strtod_l+0x8fa>
 8007f4a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007f4e:	d868      	bhi.n	8008022 <_strtod_l+0x8fa>
 8007f50:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007f54:	f67f ae9d 	bls.w	8007c92 <_strtod_l+0x56a>
 8007f58:	4b0a      	ldr	r3, [pc, #40]	@ (8007f84 <_strtod_l+0x85c>)
 8007f5a:	4650      	mov	r0, sl
 8007f5c:	4659      	mov	r1, fp
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f7f8 fb52 	bl	8000608 <__aeabi_dmul>
 8007f64:	4b08      	ldr	r3, [pc, #32]	@ (8007f88 <_strtod_l+0x860>)
 8007f66:	400b      	ands	r3, r1
 8007f68:	4682      	mov	sl, r0
 8007f6a:	468b      	mov	fp, r1
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	f47f ae05 	bne.w	8007b7c <_strtod_l+0x454>
 8007f72:	9a05      	ldr	r2, [sp, #20]
 8007f74:	2322      	movs	r3, #34	@ 0x22
 8007f76:	6013      	str	r3, [r2, #0]
 8007f78:	e600      	b.n	8007b7c <_strtod_l+0x454>
 8007f7a:	bf00      	nop
 8007f7c:	0800a1a8 	.word	0x0800a1a8
 8007f80:	fffffc02 	.word	0xfffffc02
 8007f84:	39500000 	.word	0x39500000
 8007f88:	7ff00000 	.word	0x7ff00000
 8007f8c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007f90:	d165      	bne.n	800805e <_strtod_l+0x936>
 8007f92:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007f94:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f98:	b35a      	cbz	r2, 8007ff2 <_strtod_l+0x8ca>
 8007f9a:	4a9f      	ldr	r2, [pc, #636]	@ (8008218 <_strtod_l+0xaf0>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d12b      	bne.n	8007ff8 <_strtod_l+0x8d0>
 8007fa0:	9b08      	ldr	r3, [sp, #32]
 8007fa2:	4651      	mov	r1, sl
 8007fa4:	b303      	cbz	r3, 8007fe8 <_strtod_l+0x8c0>
 8007fa6:	4b9d      	ldr	r3, [pc, #628]	@ (800821c <_strtod_l+0xaf4>)
 8007fa8:	465a      	mov	r2, fp
 8007faa:	4013      	ands	r3, r2
 8007fac:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8007fb4:	d81b      	bhi.n	8007fee <_strtod_l+0x8c6>
 8007fb6:	0d1b      	lsrs	r3, r3, #20
 8007fb8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc0:	4299      	cmp	r1, r3
 8007fc2:	d119      	bne.n	8007ff8 <_strtod_l+0x8d0>
 8007fc4:	4b96      	ldr	r3, [pc, #600]	@ (8008220 <_strtod_l+0xaf8>)
 8007fc6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d102      	bne.n	8007fd2 <_strtod_l+0x8aa>
 8007fcc:	3101      	adds	r1, #1
 8007fce:	f43f adca 	beq.w	8007b66 <_strtod_l+0x43e>
 8007fd2:	4b92      	ldr	r3, [pc, #584]	@ (800821c <_strtod_l+0xaf4>)
 8007fd4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007fd6:	401a      	ands	r2, r3
 8007fd8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007fdc:	f04f 0a00 	mov.w	sl, #0
 8007fe0:	9b08      	ldr	r3, [sp, #32]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1b8      	bne.n	8007f58 <_strtod_l+0x830>
 8007fe6:	e5c9      	b.n	8007b7c <_strtod_l+0x454>
 8007fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8007fec:	e7e8      	b.n	8007fc0 <_strtod_l+0x898>
 8007fee:	4613      	mov	r3, r2
 8007ff0:	e7e6      	b.n	8007fc0 <_strtod_l+0x898>
 8007ff2:	ea53 030a 	orrs.w	r3, r3, sl
 8007ff6:	d0a1      	beq.n	8007f3c <_strtod_l+0x814>
 8007ff8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007ffa:	b1db      	cbz	r3, 8008034 <_strtod_l+0x90c>
 8007ffc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ffe:	4213      	tst	r3, r2
 8008000:	d0ee      	beq.n	8007fe0 <_strtod_l+0x8b8>
 8008002:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008004:	9a08      	ldr	r2, [sp, #32]
 8008006:	4650      	mov	r0, sl
 8008008:	4659      	mov	r1, fp
 800800a:	b1bb      	cbz	r3, 800803c <_strtod_l+0x914>
 800800c:	f7ff fb6e 	bl	80076ec <sulp>
 8008010:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008014:	ec53 2b10 	vmov	r2, r3, d0
 8008018:	f7f8 f940 	bl	800029c <__adddf3>
 800801c:	4682      	mov	sl, r0
 800801e:	468b      	mov	fp, r1
 8008020:	e7de      	b.n	8007fe0 <_strtod_l+0x8b8>
 8008022:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008026:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800802a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800802e:	f04f 3aff 	mov.w	sl, #4294967295
 8008032:	e7d5      	b.n	8007fe0 <_strtod_l+0x8b8>
 8008034:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008036:	ea13 0f0a 	tst.w	r3, sl
 800803a:	e7e1      	b.n	8008000 <_strtod_l+0x8d8>
 800803c:	f7ff fb56 	bl	80076ec <sulp>
 8008040:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008044:	ec53 2b10 	vmov	r2, r3, d0
 8008048:	f7f8 f926 	bl	8000298 <__aeabi_dsub>
 800804c:	2200      	movs	r2, #0
 800804e:	2300      	movs	r3, #0
 8008050:	4682      	mov	sl, r0
 8008052:	468b      	mov	fp, r1
 8008054:	f7f8 fd40 	bl	8000ad8 <__aeabi_dcmpeq>
 8008058:	2800      	cmp	r0, #0
 800805a:	d0c1      	beq.n	8007fe0 <_strtod_l+0x8b8>
 800805c:	e619      	b.n	8007c92 <_strtod_l+0x56a>
 800805e:	4641      	mov	r1, r8
 8008060:	4620      	mov	r0, r4
 8008062:	f7ff facd 	bl	8007600 <__ratio>
 8008066:	ec57 6b10 	vmov	r6, r7, d0
 800806a:	2200      	movs	r2, #0
 800806c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008070:	4630      	mov	r0, r6
 8008072:	4639      	mov	r1, r7
 8008074:	f7f8 fd44 	bl	8000b00 <__aeabi_dcmple>
 8008078:	2800      	cmp	r0, #0
 800807a:	d06f      	beq.n	800815c <_strtod_l+0xa34>
 800807c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800807e:	2b00      	cmp	r3, #0
 8008080:	d17a      	bne.n	8008178 <_strtod_l+0xa50>
 8008082:	f1ba 0f00 	cmp.w	sl, #0
 8008086:	d158      	bne.n	800813a <_strtod_l+0xa12>
 8008088:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800808a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800808e:	2b00      	cmp	r3, #0
 8008090:	d15a      	bne.n	8008148 <_strtod_l+0xa20>
 8008092:	4b64      	ldr	r3, [pc, #400]	@ (8008224 <_strtod_l+0xafc>)
 8008094:	2200      	movs	r2, #0
 8008096:	4630      	mov	r0, r6
 8008098:	4639      	mov	r1, r7
 800809a:	f7f8 fd27 	bl	8000aec <__aeabi_dcmplt>
 800809e:	2800      	cmp	r0, #0
 80080a0:	d159      	bne.n	8008156 <_strtod_l+0xa2e>
 80080a2:	4630      	mov	r0, r6
 80080a4:	4639      	mov	r1, r7
 80080a6:	4b60      	ldr	r3, [pc, #384]	@ (8008228 <_strtod_l+0xb00>)
 80080a8:	2200      	movs	r2, #0
 80080aa:	f7f8 faad 	bl	8000608 <__aeabi_dmul>
 80080ae:	4606      	mov	r6, r0
 80080b0:	460f      	mov	r7, r1
 80080b2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80080b6:	9606      	str	r6, [sp, #24]
 80080b8:	9307      	str	r3, [sp, #28]
 80080ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080be:	4d57      	ldr	r5, [pc, #348]	@ (800821c <_strtod_l+0xaf4>)
 80080c0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80080c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080c6:	401d      	ands	r5, r3
 80080c8:	4b58      	ldr	r3, [pc, #352]	@ (800822c <_strtod_l+0xb04>)
 80080ca:	429d      	cmp	r5, r3
 80080cc:	f040 80b2 	bne.w	8008234 <_strtod_l+0xb0c>
 80080d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080d2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80080d6:	ec4b ab10 	vmov	d0, sl, fp
 80080da:	f7ff f9c9 	bl	8007470 <__ulp>
 80080de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080e2:	ec51 0b10 	vmov	r0, r1, d0
 80080e6:	f7f8 fa8f 	bl	8000608 <__aeabi_dmul>
 80080ea:	4652      	mov	r2, sl
 80080ec:	465b      	mov	r3, fp
 80080ee:	f7f8 f8d5 	bl	800029c <__adddf3>
 80080f2:	460b      	mov	r3, r1
 80080f4:	4949      	ldr	r1, [pc, #292]	@ (800821c <_strtod_l+0xaf4>)
 80080f6:	4a4e      	ldr	r2, [pc, #312]	@ (8008230 <_strtod_l+0xb08>)
 80080f8:	4019      	ands	r1, r3
 80080fa:	4291      	cmp	r1, r2
 80080fc:	4682      	mov	sl, r0
 80080fe:	d942      	bls.n	8008186 <_strtod_l+0xa5e>
 8008100:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008102:	4b47      	ldr	r3, [pc, #284]	@ (8008220 <_strtod_l+0xaf8>)
 8008104:	429a      	cmp	r2, r3
 8008106:	d103      	bne.n	8008110 <_strtod_l+0x9e8>
 8008108:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800810a:	3301      	adds	r3, #1
 800810c:	f43f ad2b 	beq.w	8007b66 <_strtod_l+0x43e>
 8008110:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008220 <_strtod_l+0xaf8>
 8008114:	f04f 3aff 	mov.w	sl, #4294967295
 8008118:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800811a:	9805      	ldr	r0, [sp, #20]
 800811c:	f7fe fe74 	bl	8006e08 <_Bfree>
 8008120:	9805      	ldr	r0, [sp, #20]
 8008122:	4649      	mov	r1, r9
 8008124:	f7fe fe70 	bl	8006e08 <_Bfree>
 8008128:	9805      	ldr	r0, [sp, #20]
 800812a:	4641      	mov	r1, r8
 800812c:	f7fe fe6c 	bl	8006e08 <_Bfree>
 8008130:	9805      	ldr	r0, [sp, #20]
 8008132:	4621      	mov	r1, r4
 8008134:	f7fe fe68 	bl	8006e08 <_Bfree>
 8008138:	e618      	b.n	8007d6c <_strtod_l+0x644>
 800813a:	f1ba 0f01 	cmp.w	sl, #1
 800813e:	d103      	bne.n	8008148 <_strtod_l+0xa20>
 8008140:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008142:	2b00      	cmp	r3, #0
 8008144:	f43f ada5 	beq.w	8007c92 <_strtod_l+0x56a>
 8008148:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80081f8 <_strtod_l+0xad0>
 800814c:	4f35      	ldr	r7, [pc, #212]	@ (8008224 <_strtod_l+0xafc>)
 800814e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008152:	2600      	movs	r6, #0
 8008154:	e7b1      	b.n	80080ba <_strtod_l+0x992>
 8008156:	4f34      	ldr	r7, [pc, #208]	@ (8008228 <_strtod_l+0xb00>)
 8008158:	2600      	movs	r6, #0
 800815a:	e7aa      	b.n	80080b2 <_strtod_l+0x98a>
 800815c:	4b32      	ldr	r3, [pc, #200]	@ (8008228 <_strtod_l+0xb00>)
 800815e:	4630      	mov	r0, r6
 8008160:	4639      	mov	r1, r7
 8008162:	2200      	movs	r2, #0
 8008164:	f7f8 fa50 	bl	8000608 <__aeabi_dmul>
 8008168:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800816a:	4606      	mov	r6, r0
 800816c:	460f      	mov	r7, r1
 800816e:	2b00      	cmp	r3, #0
 8008170:	d09f      	beq.n	80080b2 <_strtod_l+0x98a>
 8008172:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008176:	e7a0      	b.n	80080ba <_strtod_l+0x992>
 8008178:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008200 <_strtod_l+0xad8>
 800817c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008180:	ec57 6b17 	vmov	r6, r7, d7
 8008184:	e799      	b.n	80080ba <_strtod_l+0x992>
 8008186:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800818a:	9b08      	ldr	r3, [sp, #32]
 800818c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008190:	2b00      	cmp	r3, #0
 8008192:	d1c1      	bne.n	8008118 <_strtod_l+0x9f0>
 8008194:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008198:	0d1b      	lsrs	r3, r3, #20
 800819a:	051b      	lsls	r3, r3, #20
 800819c:	429d      	cmp	r5, r3
 800819e:	d1bb      	bne.n	8008118 <_strtod_l+0x9f0>
 80081a0:	4630      	mov	r0, r6
 80081a2:	4639      	mov	r1, r7
 80081a4:	f7f8 fd90 	bl	8000cc8 <__aeabi_d2lz>
 80081a8:	f7f8 fa00 	bl	80005ac <__aeabi_l2d>
 80081ac:	4602      	mov	r2, r0
 80081ae:	460b      	mov	r3, r1
 80081b0:	4630      	mov	r0, r6
 80081b2:	4639      	mov	r1, r7
 80081b4:	f7f8 f870 	bl	8000298 <__aeabi_dsub>
 80081b8:	460b      	mov	r3, r1
 80081ba:	4602      	mov	r2, r0
 80081bc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80081c0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80081c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80081c6:	ea46 060a 	orr.w	r6, r6, sl
 80081ca:	431e      	orrs	r6, r3
 80081cc:	d06f      	beq.n	80082ae <_strtod_l+0xb86>
 80081ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8008208 <_strtod_l+0xae0>)
 80081d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d4:	f7f8 fc8a 	bl	8000aec <__aeabi_dcmplt>
 80081d8:	2800      	cmp	r0, #0
 80081da:	f47f accf 	bne.w	8007b7c <_strtod_l+0x454>
 80081de:	a30c      	add	r3, pc, #48	@ (adr r3, 8008210 <_strtod_l+0xae8>)
 80081e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80081e8:	f7f8 fc9e 	bl	8000b28 <__aeabi_dcmpgt>
 80081ec:	2800      	cmp	r0, #0
 80081ee:	d093      	beq.n	8008118 <_strtod_l+0x9f0>
 80081f0:	e4c4      	b.n	8007b7c <_strtod_l+0x454>
 80081f2:	bf00      	nop
 80081f4:	f3af 8000 	nop.w
 80081f8:	00000000 	.word	0x00000000
 80081fc:	bff00000 	.word	0xbff00000
 8008200:	00000000 	.word	0x00000000
 8008204:	3ff00000 	.word	0x3ff00000
 8008208:	94a03595 	.word	0x94a03595
 800820c:	3fdfffff 	.word	0x3fdfffff
 8008210:	35afe535 	.word	0x35afe535
 8008214:	3fe00000 	.word	0x3fe00000
 8008218:	000fffff 	.word	0x000fffff
 800821c:	7ff00000 	.word	0x7ff00000
 8008220:	7fefffff 	.word	0x7fefffff
 8008224:	3ff00000 	.word	0x3ff00000
 8008228:	3fe00000 	.word	0x3fe00000
 800822c:	7fe00000 	.word	0x7fe00000
 8008230:	7c9fffff 	.word	0x7c9fffff
 8008234:	9b08      	ldr	r3, [sp, #32]
 8008236:	b323      	cbz	r3, 8008282 <_strtod_l+0xb5a>
 8008238:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800823c:	d821      	bhi.n	8008282 <_strtod_l+0xb5a>
 800823e:	a328      	add	r3, pc, #160	@ (adr r3, 80082e0 <_strtod_l+0xbb8>)
 8008240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008244:	4630      	mov	r0, r6
 8008246:	4639      	mov	r1, r7
 8008248:	f7f8 fc5a 	bl	8000b00 <__aeabi_dcmple>
 800824c:	b1a0      	cbz	r0, 8008278 <_strtod_l+0xb50>
 800824e:	4639      	mov	r1, r7
 8008250:	4630      	mov	r0, r6
 8008252:	f7f8 fcb1 	bl	8000bb8 <__aeabi_d2uiz>
 8008256:	2801      	cmp	r0, #1
 8008258:	bf38      	it	cc
 800825a:	2001      	movcc	r0, #1
 800825c:	f7f8 f95a 	bl	8000514 <__aeabi_ui2d>
 8008260:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008262:	4606      	mov	r6, r0
 8008264:	460f      	mov	r7, r1
 8008266:	b9fb      	cbnz	r3, 80082a8 <_strtod_l+0xb80>
 8008268:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800826c:	9014      	str	r0, [sp, #80]	@ 0x50
 800826e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008270:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008274:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008278:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800827a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800827e:	1b5b      	subs	r3, r3, r5
 8008280:	9311      	str	r3, [sp, #68]	@ 0x44
 8008282:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008286:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800828a:	f7ff f8f1 	bl	8007470 <__ulp>
 800828e:	4650      	mov	r0, sl
 8008290:	ec53 2b10 	vmov	r2, r3, d0
 8008294:	4659      	mov	r1, fp
 8008296:	f7f8 f9b7 	bl	8000608 <__aeabi_dmul>
 800829a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800829e:	f7f7 fffd 	bl	800029c <__adddf3>
 80082a2:	4682      	mov	sl, r0
 80082a4:	468b      	mov	fp, r1
 80082a6:	e770      	b.n	800818a <_strtod_l+0xa62>
 80082a8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80082ac:	e7e0      	b.n	8008270 <_strtod_l+0xb48>
 80082ae:	a30e      	add	r3, pc, #56	@ (adr r3, 80082e8 <_strtod_l+0xbc0>)
 80082b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b4:	f7f8 fc1a 	bl	8000aec <__aeabi_dcmplt>
 80082b8:	e798      	b.n	80081ec <_strtod_l+0xac4>
 80082ba:	2300      	movs	r3, #0
 80082bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80082be:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80082c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082c2:	6013      	str	r3, [r2, #0]
 80082c4:	f7ff ba6d 	b.w	80077a2 <_strtod_l+0x7a>
 80082c8:	2a65      	cmp	r2, #101	@ 0x65
 80082ca:	f43f ab66 	beq.w	800799a <_strtod_l+0x272>
 80082ce:	2a45      	cmp	r2, #69	@ 0x45
 80082d0:	f43f ab63 	beq.w	800799a <_strtod_l+0x272>
 80082d4:	2301      	movs	r3, #1
 80082d6:	f7ff bb9e 	b.w	8007a16 <_strtod_l+0x2ee>
 80082da:	bf00      	nop
 80082dc:	f3af 8000 	nop.w
 80082e0:	ffc00000 	.word	0xffc00000
 80082e4:	41dfffff 	.word	0x41dfffff
 80082e8:	94a03595 	.word	0x94a03595
 80082ec:	3fcfffff 	.word	0x3fcfffff

080082f0 <_strtod_r>:
 80082f0:	4b01      	ldr	r3, [pc, #4]	@ (80082f8 <_strtod_r+0x8>)
 80082f2:	f7ff ba19 	b.w	8007728 <_strtod_l>
 80082f6:	bf00      	nop
 80082f8:	20000068 	.word	0x20000068

080082fc <_strtol_l.constprop.0>:
 80082fc:	2b24      	cmp	r3, #36	@ 0x24
 80082fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008302:	4686      	mov	lr, r0
 8008304:	4690      	mov	r8, r2
 8008306:	d801      	bhi.n	800830c <_strtol_l.constprop.0+0x10>
 8008308:	2b01      	cmp	r3, #1
 800830a:	d106      	bne.n	800831a <_strtol_l.constprop.0+0x1e>
 800830c:	f7fd fdac 	bl	8005e68 <__errno>
 8008310:	2316      	movs	r3, #22
 8008312:	6003      	str	r3, [r0, #0]
 8008314:	2000      	movs	r0, #0
 8008316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800831a:	4834      	ldr	r0, [pc, #208]	@ (80083ec <_strtol_l.constprop.0+0xf0>)
 800831c:	460d      	mov	r5, r1
 800831e:	462a      	mov	r2, r5
 8008320:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008324:	5d06      	ldrb	r6, [r0, r4]
 8008326:	f016 0608 	ands.w	r6, r6, #8
 800832a:	d1f8      	bne.n	800831e <_strtol_l.constprop.0+0x22>
 800832c:	2c2d      	cmp	r4, #45	@ 0x2d
 800832e:	d12d      	bne.n	800838c <_strtol_l.constprop.0+0x90>
 8008330:	782c      	ldrb	r4, [r5, #0]
 8008332:	2601      	movs	r6, #1
 8008334:	1c95      	adds	r5, r2, #2
 8008336:	f033 0210 	bics.w	r2, r3, #16
 800833a:	d109      	bne.n	8008350 <_strtol_l.constprop.0+0x54>
 800833c:	2c30      	cmp	r4, #48	@ 0x30
 800833e:	d12a      	bne.n	8008396 <_strtol_l.constprop.0+0x9a>
 8008340:	782a      	ldrb	r2, [r5, #0]
 8008342:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008346:	2a58      	cmp	r2, #88	@ 0x58
 8008348:	d125      	bne.n	8008396 <_strtol_l.constprop.0+0x9a>
 800834a:	786c      	ldrb	r4, [r5, #1]
 800834c:	2310      	movs	r3, #16
 800834e:	3502      	adds	r5, #2
 8008350:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008354:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008358:	2200      	movs	r2, #0
 800835a:	fbbc f9f3 	udiv	r9, ip, r3
 800835e:	4610      	mov	r0, r2
 8008360:	fb03 ca19 	mls	sl, r3, r9, ip
 8008364:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008368:	2f09      	cmp	r7, #9
 800836a:	d81b      	bhi.n	80083a4 <_strtol_l.constprop.0+0xa8>
 800836c:	463c      	mov	r4, r7
 800836e:	42a3      	cmp	r3, r4
 8008370:	dd27      	ble.n	80083c2 <_strtol_l.constprop.0+0xc6>
 8008372:	1c57      	adds	r7, r2, #1
 8008374:	d007      	beq.n	8008386 <_strtol_l.constprop.0+0x8a>
 8008376:	4581      	cmp	r9, r0
 8008378:	d320      	bcc.n	80083bc <_strtol_l.constprop.0+0xc0>
 800837a:	d101      	bne.n	8008380 <_strtol_l.constprop.0+0x84>
 800837c:	45a2      	cmp	sl, r4
 800837e:	db1d      	blt.n	80083bc <_strtol_l.constprop.0+0xc0>
 8008380:	fb00 4003 	mla	r0, r0, r3, r4
 8008384:	2201      	movs	r2, #1
 8008386:	f815 4b01 	ldrb.w	r4, [r5], #1
 800838a:	e7eb      	b.n	8008364 <_strtol_l.constprop.0+0x68>
 800838c:	2c2b      	cmp	r4, #43	@ 0x2b
 800838e:	bf04      	itt	eq
 8008390:	782c      	ldrbeq	r4, [r5, #0]
 8008392:	1c95      	addeq	r5, r2, #2
 8008394:	e7cf      	b.n	8008336 <_strtol_l.constprop.0+0x3a>
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1da      	bne.n	8008350 <_strtol_l.constprop.0+0x54>
 800839a:	2c30      	cmp	r4, #48	@ 0x30
 800839c:	bf0c      	ite	eq
 800839e:	2308      	moveq	r3, #8
 80083a0:	230a      	movne	r3, #10
 80083a2:	e7d5      	b.n	8008350 <_strtol_l.constprop.0+0x54>
 80083a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80083a8:	2f19      	cmp	r7, #25
 80083aa:	d801      	bhi.n	80083b0 <_strtol_l.constprop.0+0xb4>
 80083ac:	3c37      	subs	r4, #55	@ 0x37
 80083ae:	e7de      	b.n	800836e <_strtol_l.constprop.0+0x72>
 80083b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80083b4:	2f19      	cmp	r7, #25
 80083b6:	d804      	bhi.n	80083c2 <_strtol_l.constprop.0+0xc6>
 80083b8:	3c57      	subs	r4, #87	@ 0x57
 80083ba:	e7d8      	b.n	800836e <_strtol_l.constprop.0+0x72>
 80083bc:	f04f 32ff 	mov.w	r2, #4294967295
 80083c0:	e7e1      	b.n	8008386 <_strtol_l.constprop.0+0x8a>
 80083c2:	1c53      	adds	r3, r2, #1
 80083c4:	d108      	bne.n	80083d8 <_strtol_l.constprop.0+0xdc>
 80083c6:	2322      	movs	r3, #34	@ 0x22
 80083c8:	f8ce 3000 	str.w	r3, [lr]
 80083cc:	4660      	mov	r0, ip
 80083ce:	f1b8 0f00 	cmp.w	r8, #0
 80083d2:	d0a0      	beq.n	8008316 <_strtol_l.constprop.0+0x1a>
 80083d4:	1e69      	subs	r1, r5, #1
 80083d6:	e006      	b.n	80083e6 <_strtol_l.constprop.0+0xea>
 80083d8:	b106      	cbz	r6, 80083dc <_strtol_l.constprop.0+0xe0>
 80083da:	4240      	negs	r0, r0
 80083dc:	f1b8 0f00 	cmp.w	r8, #0
 80083e0:	d099      	beq.n	8008316 <_strtol_l.constprop.0+0x1a>
 80083e2:	2a00      	cmp	r2, #0
 80083e4:	d1f6      	bne.n	80083d4 <_strtol_l.constprop.0+0xd8>
 80083e6:	f8c8 1000 	str.w	r1, [r8]
 80083ea:	e794      	b.n	8008316 <_strtol_l.constprop.0+0x1a>
 80083ec:	0800a1d1 	.word	0x0800a1d1

080083f0 <_strtol_r>:
 80083f0:	f7ff bf84 	b.w	80082fc <_strtol_l.constprop.0>

080083f4 <__ssputs_r>:
 80083f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083f8:	688e      	ldr	r6, [r1, #8]
 80083fa:	461f      	mov	r7, r3
 80083fc:	42be      	cmp	r6, r7
 80083fe:	680b      	ldr	r3, [r1, #0]
 8008400:	4682      	mov	sl, r0
 8008402:	460c      	mov	r4, r1
 8008404:	4690      	mov	r8, r2
 8008406:	d82d      	bhi.n	8008464 <__ssputs_r+0x70>
 8008408:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800840c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008410:	d026      	beq.n	8008460 <__ssputs_r+0x6c>
 8008412:	6965      	ldr	r5, [r4, #20]
 8008414:	6909      	ldr	r1, [r1, #16]
 8008416:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800841a:	eba3 0901 	sub.w	r9, r3, r1
 800841e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008422:	1c7b      	adds	r3, r7, #1
 8008424:	444b      	add	r3, r9
 8008426:	106d      	asrs	r5, r5, #1
 8008428:	429d      	cmp	r5, r3
 800842a:	bf38      	it	cc
 800842c:	461d      	movcc	r5, r3
 800842e:	0553      	lsls	r3, r2, #21
 8008430:	d527      	bpl.n	8008482 <__ssputs_r+0x8e>
 8008432:	4629      	mov	r1, r5
 8008434:	f7fe fc1c 	bl	8006c70 <_malloc_r>
 8008438:	4606      	mov	r6, r0
 800843a:	b360      	cbz	r0, 8008496 <__ssputs_r+0xa2>
 800843c:	6921      	ldr	r1, [r4, #16]
 800843e:	464a      	mov	r2, r9
 8008440:	f7fd fd3f 	bl	8005ec2 <memcpy>
 8008444:	89a3      	ldrh	r3, [r4, #12]
 8008446:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800844a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800844e:	81a3      	strh	r3, [r4, #12]
 8008450:	6126      	str	r6, [r4, #16]
 8008452:	6165      	str	r5, [r4, #20]
 8008454:	444e      	add	r6, r9
 8008456:	eba5 0509 	sub.w	r5, r5, r9
 800845a:	6026      	str	r6, [r4, #0]
 800845c:	60a5      	str	r5, [r4, #8]
 800845e:	463e      	mov	r6, r7
 8008460:	42be      	cmp	r6, r7
 8008462:	d900      	bls.n	8008466 <__ssputs_r+0x72>
 8008464:	463e      	mov	r6, r7
 8008466:	6820      	ldr	r0, [r4, #0]
 8008468:	4632      	mov	r2, r6
 800846a:	4641      	mov	r1, r8
 800846c:	f7fd fc79 	bl	8005d62 <memmove>
 8008470:	68a3      	ldr	r3, [r4, #8]
 8008472:	1b9b      	subs	r3, r3, r6
 8008474:	60a3      	str	r3, [r4, #8]
 8008476:	6823      	ldr	r3, [r4, #0]
 8008478:	4433      	add	r3, r6
 800847a:	6023      	str	r3, [r4, #0]
 800847c:	2000      	movs	r0, #0
 800847e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008482:	462a      	mov	r2, r5
 8008484:	f000 fd61 	bl	8008f4a <_realloc_r>
 8008488:	4606      	mov	r6, r0
 800848a:	2800      	cmp	r0, #0
 800848c:	d1e0      	bne.n	8008450 <__ssputs_r+0x5c>
 800848e:	6921      	ldr	r1, [r4, #16]
 8008490:	4650      	mov	r0, sl
 8008492:	f7fe fb79 	bl	8006b88 <_free_r>
 8008496:	230c      	movs	r3, #12
 8008498:	f8ca 3000 	str.w	r3, [sl]
 800849c:	89a3      	ldrh	r3, [r4, #12]
 800849e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084a2:	81a3      	strh	r3, [r4, #12]
 80084a4:	f04f 30ff 	mov.w	r0, #4294967295
 80084a8:	e7e9      	b.n	800847e <__ssputs_r+0x8a>
	...

080084ac <_svfiprintf_r>:
 80084ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b0:	4698      	mov	r8, r3
 80084b2:	898b      	ldrh	r3, [r1, #12]
 80084b4:	061b      	lsls	r3, r3, #24
 80084b6:	b09d      	sub	sp, #116	@ 0x74
 80084b8:	4607      	mov	r7, r0
 80084ba:	460d      	mov	r5, r1
 80084bc:	4614      	mov	r4, r2
 80084be:	d510      	bpl.n	80084e2 <_svfiprintf_r+0x36>
 80084c0:	690b      	ldr	r3, [r1, #16]
 80084c2:	b973      	cbnz	r3, 80084e2 <_svfiprintf_r+0x36>
 80084c4:	2140      	movs	r1, #64	@ 0x40
 80084c6:	f7fe fbd3 	bl	8006c70 <_malloc_r>
 80084ca:	6028      	str	r0, [r5, #0]
 80084cc:	6128      	str	r0, [r5, #16]
 80084ce:	b930      	cbnz	r0, 80084de <_svfiprintf_r+0x32>
 80084d0:	230c      	movs	r3, #12
 80084d2:	603b      	str	r3, [r7, #0]
 80084d4:	f04f 30ff 	mov.w	r0, #4294967295
 80084d8:	b01d      	add	sp, #116	@ 0x74
 80084da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084de:	2340      	movs	r3, #64	@ 0x40
 80084e0:	616b      	str	r3, [r5, #20]
 80084e2:	2300      	movs	r3, #0
 80084e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80084e6:	2320      	movs	r3, #32
 80084e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80084f0:	2330      	movs	r3, #48	@ 0x30
 80084f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008690 <_svfiprintf_r+0x1e4>
 80084f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084fa:	f04f 0901 	mov.w	r9, #1
 80084fe:	4623      	mov	r3, r4
 8008500:	469a      	mov	sl, r3
 8008502:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008506:	b10a      	cbz	r2, 800850c <_svfiprintf_r+0x60>
 8008508:	2a25      	cmp	r2, #37	@ 0x25
 800850a:	d1f9      	bne.n	8008500 <_svfiprintf_r+0x54>
 800850c:	ebba 0b04 	subs.w	fp, sl, r4
 8008510:	d00b      	beq.n	800852a <_svfiprintf_r+0x7e>
 8008512:	465b      	mov	r3, fp
 8008514:	4622      	mov	r2, r4
 8008516:	4629      	mov	r1, r5
 8008518:	4638      	mov	r0, r7
 800851a:	f7ff ff6b 	bl	80083f4 <__ssputs_r>
 800851e:	3001      	adds	r0, #1
 8008520:	f000 80a7 	beq.w	8008672 <_svfiprintf_r+0x1c6>
 8008524:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008526:	445a      	add	r2, fp
 8008528:	9209      	str	r2, [sp, #36]	@ 0x24
 800852a:	f89a 3000 	ldrb.w	r3, [sl]
 800852e:	2b00      	cmp	r3, #0
 8008530:	f000 809f 	beq.w	8008672 <_svfiprintf_r+0x1c6>
 8008534:	2300      	movs	r3, #0
 8008536:	f04f 32ff 	mov.w	r2, #4294967295
 800853a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800853e:	f10a 0a01 	add.w	sl, sl, #1
 8008542:	9304      	str	r3, [sp, #16]
 8008544:	9307      	str	r3, [sp, #28]
 8008546:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800854a:	931a      	str	r3, [sp, #104]	@ 0x68
 800854c:	4654      	mov	r4, sl
 800854e:	2205      	movs	r2, #5
 8008550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008554:	484e      	ldr	r0, [pc, #312]	@ (8008690 <_svfiprintf_r+0x1e4>)
 8008556:	f7f7 fe43 	bl	80001e0 <memchr>
 800855a:	9a04      	ldr	r2, [sp, #16]
 800855c:	b9d8      	cbnz	r0, 8008596 <_svfiprintf_r+0xea>
 800855e:	06d0      	lsls	r0, r2, #27
 8008560:	bf44      	itt	mi
 8008562:	2320      	movmi	r3, #32
 8008564:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008568:	0711      	lsls	r1, r2, #28
 800856a:	bf44      	itt	mi
 800856c:	232b      	movmi	r3, #43	@ 0x2b
 800856e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008572:	f89a 3000 	ldrb.w	r3, [sl]
 8008576:	2b2a      	cmp	r3, #42	@ 0x2a
 8008578:	d015      	beq.n	80085a6 <_svfiprintf_r+0xfa>
 800857a:	9a07      	ldr	r2, [sp, #28]
 800857c:	4654      	mov	r4, sl
 800857e:	2000      	movs	r0, #0
 8008580:	f04f 0c0a 	mov.w	ip, #10
 8008584:	4621      	mov	r1, r4
 8008586:	f811 3b01 	ldrb.w	r3, [r1], #1
 800858a:	3b30      	subs	r3, #48	@ 0x30
 800858c:	2b09      	cmp	r3, #9
 800858e:	d94b      	bls.n	8008628 <_svfiprintf_r+0x17c>
 8008590:	b1b0      	cbz	r0, 80085c0 <_svfiprintf_r+0x114>
 8008592:	9207      	str	r2, [sp, #28]
 8008594:	e014      	b.n	80085c0 <_svfiprintf_r+0x114>
 8008596:	eba0 0308 	sub.w	r3, r0, r8
 800859a:	fa09 f303 	lsl.w	r3, r9, r3
 800859e:	4313      	orrs	r3, r2
 80085a0:	9304      	str	r3, [sp, #16]
 80085a2:	46a2      	mov	sl, r4
 80085a4:	e7d2      	b.n	800854c <_svfiprintf_r+0xa0>
 80085a6:	9b03      	ldr	r3, [sp, #12]
 80085a8:	1d19      	adds	r1, r3, #4
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	9103      	str	r1, [sp, #12]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	bfbb      	ittet	lt
 80085b2:	425b      	neglt	r3, r3
 80085b4:	f042 0202 	orrlt.w	r2, r2, #2
 80085b8:	9307      	strge	r3, [sp, #28]
 80085ba:	9307      	strlt	r3, [sp, #28]
 80085bc:	bfb8      	it	lt
 80085be:	9204      	strlt	r2, [sp, #16]
 80085c0:	7823      	ldrb	r3, [r4, #0]
 80085c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80085c4:	d10a      	bne.n	80085dc <_svfiprintf_r+0x130>
 80085c6:	7863      	ldrb	r3, [r4, #1]
 80085c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80085ca:	d132      	bne.n	8008632 <_svfiprintf_r+0x186>
 80085cc:	9b03      	ldr	r3, [sp, #12]
 80085ce:	1d1a      	adds	r2, r3, #4
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	9203      	str	r2, [sp, #12]
 80085d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085d8:	3402      	adds	r4, #2
 80085da:	9305      	str	r3, [sp, #20]
 80085dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80086a0 <_svfiprintf_r+0x1f4>
 80085e0:	7821      	ldrb	r1, [r4, #0]
 80085e2:	2203      	movs	r2, #3
 80085e4:	4650      	mov	r0, sl
 80085e6:	f7f7 fdfb 	bl	80001e0 <memchr>
 80085ea:	b138      	cbz	r0, 80085fc <_svfiprintf_r+0x150>
 80085ec:	9b04      	ldr	r3, [sp, #16]
 80085ee:	eba0 000a 	sub.w	r0, r0, sl
 80085f2:	2240      	movs	r2, #64	@ 0x40
 80085f4:	4082      	lsls	r2, r0
 80085f6:	4313      	orrs	r3, r2
 80085f8:	3401      	adds	r4, #1
 80085fa:	9304      	str	r3, [sp, #16]
 80085fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008600:	4824      	ldr	r0, [pc, #144]	@ (8008694 <_svfiprintf_r+0x1e8>)
 8008602:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008606:	2206      	movs	r2, #6
 8008608:	f7f7 fdea 	bl	80001e0 <memchr>
 800860c:	2800      	cmp	r0, #0
 800860e:	d036      	beq.n	800867e <_svfiprintf_r+0x1d2>
 8008610:	4b21      	ldr	r3, [pc, #132]	@ (8008698 <_svfiprintf_r+0x1ec>)
 8008612:	bb1b      	cbnz	r3, 800865c <_svfiprintf_r+0x1b0>
 8008614:	9b03      	ldr	r3, [sp, #12]
 8008616:	3307      	adds	r3, #7
 8008618:	f023 0307 	bic.w	r3, r3, #7
 800861c:	3308      	adds	r3, #8
 800861e:	9303      	str	r3, [sp, #12]
 8008620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008622:	4433      	add	r3, r6
 8008624:	9309      	str	r3, [sp, #36]	@ 0x24
 8008626:	e76a      	b.n	80084fe <_svfiprintf_r+0x52>
 8008628:	fb0c 3202 	mla	r2, ip, r2, r3
 800862c:	460c      	mov	r4, r1
 800862e:	2001      	movs	r0, #1
 8008630:	e7a8      	b.n	8008584 <_svfiprintf_r+0xd8>
 8008632:	2300      	movs	r3, #0
 8008634:	3401      	adds	r4, #1
 8008636:	9305      	str	r3, [sp, #20]
 8008638:	4619      	mov	r1, r3
 800863a:	f04f 0c0a 	mov.w	ip, #10
 800863e:	4620      	mov	r0, r4
 8008640:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008644:	3a30      	subs	r2, #48	@ 0x30
 8008646:	2a09      	cmp	r2, #9
 8008648:	d903      	bls.n	8008652 <_svfiprintf_r+0x1a6>
 800864a:	2b00      	cmp	r3, #0
 800864c:	d0c6      	beq.n	80085dc <_svfiprintf_r+0x130>
 800864e:	9105      	str	r1, [sp, #20]
 8008650:	e7c4      	b.n	80085dc <_svfiprintf_r+0x130>
 8008652:	fb0c 2101 	mla	r1, ip, r1, r2
 8008656:	4604      	mov	r4, r0
 8008658:	2301      	movs	r3, #1
 800865a:	e7f0      	b.n	800863e <_svfiprintf_r+0x192>
 800865c:	ab03      	add	r3, sp, #12
 800865e:	9300      	str	r3, [sp, #0]
 8008660:	462a      	mov	r2, r5
 8008662:	4b0e      	ldr	r3, [pc, #56]	@ (800869c <_svfiprintf_r+0x1f0>)
 8008664:	a904      	add	r1, sp, #16
 8008666:	4638      	mov	r0, r7
 8008668:	f7fc fc56 	bl	8004f18 <_printf_float>
 800866c:	1c42      	adds	r2, r0, #1
 800866e:	4606      	mov	r6, r0
 8008670:	d1d6      	bne.n	8008620 <_svfiprintf_r+0x174>
 8008672:	89ab      	ldrh	r3, [r5, #12]
 8008674:	065b      	lsls	r3, r3, #25
 8008676:	f53f af2d 	bmi.w	80084d4 <_svfiprintf_r+0x28>
 800867a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800867c:	e72c      	b.n	80084d8 <_svfiprintf_r+0x2c>
 800867e:	ab03      	add	r3, sp, #12
 8008680:	9300      	str	r3, [sp, #0]
 8008682:	462a      	mov	r2, r5
 8008684:	4b05      	ldr	r3, [pc, #20]	@ (800869c <_svfiprintf_r+0x1f0>)
 8008686:	a904      	add	r1, sp, #16
 8008688:	4638      	mov	r0, r7
 800868a:	f7fc fedd 	bl	8005448 <_printf_i>
 800868e:	e7ed      	b.n	800866c <_svfiprintf_r+0x1c0>
 8008690:	0800a2d1 	.word	0x0800a2d1
 8008694:	0800a2db 	.word	0x0800a2db
 8008698:	08004f19 	.word	0x08004f19
 800869c:	080083f5 	.word	0x080083f5
 80086a0:	0800a2d7 	.word	0x0800a2d7

080086a4 <__sflush_r>:
 80086a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80086a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086ac:	0716      	lsls	r6, r2, #28
 80086ae:	4605      	mov	r5, r0
 80086b0:	460c      	mov	r4, r1
 80086b2:	d454      	bmi.n	800875e <__sflush_r+0xba>
 80086b4:	684b      	ldr	r3, [r1, #4]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	dc02      	bgt.n	80086c0 <__sflush_r+0x1c>
 80086ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80086bc:	2b00      	cmp	r3, #0
 80086be:	dd48      	ble.n	8008752 <__sflush_r+0xae>
 80086c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086c2:	2e00      	cmp	r6, #0
 80086c4:	d045      	beq.n	8008752 <__sflush_r+0xae>
 80086c6:	2300      	movs	r3, #0
 80086c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80086cc:	682f      	ldr	r7, [r5, #0]
 80086ce:	6a21      	ldr	r1, [r4, #32]
 80086d0:	602b      	str	r3, [r5, #0]
 80086d2:	d030      	beq.n	8008736 <__sflush_r+0x92>
 80086d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80086d6:	89a3      	ldrh	r3, [r4, #12]
 80086d8:	0759      	lsls	r1, r3, #29
 80086da:	d505      	bpl.n	80086e8 <__sflush_r+0x44>
 80086dc:	6863      	ldr	r3, [r4, #4]
 80086de:	1ad2      	subs	r2, r2, r3
 80086e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80086e2:	b10b      	cbz	r3, 80086e8 <__sflush_r+0x44>
 80086e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80086e6:	1ad2      	subs	r2, r2, r3
 80086e8:	2300      	movs	r3, #0
 80086ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086ec:	6a21      	ldr	r1, [r4, #32]
 80086ee:	4628      	mov	r0, r5
 80086f0:	47b0      	blx	r6
 80086f2:	1c43      	adds	r3, r0, #1
 80086f4:	89a3      	ldrh	r3, [r4, #12]
 80086f6:	d106      	bne.n	8008706 <__sflush_r+0x62>
 80086f8:	6829      	ldr	r1, [r5, #0]
 80086fa:	291d      	cmp	r1, #29
 80086fc:	d82b      	bhi.n	8008756 <__sflush_r+0xb2>
 80086fe:	4a2a      	ldr	r2, [pc, #168]	@ (80087a8 <__sflush_r+0x104>)
 8008700:	410a      	asrs	r2, r1
 8008702:	07d6      	lsls	r6, r2, #31
 8008704:	d427      	bmi.n	8008756 <__sflush_r+0xb2>
 8008706:	2200      	movs	r2, #0
 8008708:	6062      	str	r2, [r4, #4]
 800870a:	04d9      	lsls	r1, r3, #19
 800870c:	6922      	ldr	r2, [r4, #16]
 800870e:	6022      	str	r2, [r4, #0]
 8008710:	d504      	bpl.n	800871c <__sflush_r+0x78>
 8008712:	1c42      	adds	r2, r0, #1
 8008714:	d101      	bne.n	800871a <__sflush_r+0x76>
 8008716:	682b      	ldr	r3, [r5, #0]
 8008718:	b903      	cbnz	r3, 800871c <__sflush_r+0x78>
 800871a:	6560      	str	r0, [r4, #84]	@ 0x54
 800871c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800871e:	602f      	str	r7, [r5, #0]
 8008720:	b1b9      	cbz	r1, 8008752 <__sflush_r+0xae>
 8008722:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008726:	4299      	cmp	r1, r3
 8008728:	d002      	beq.n	8008730 <__sflush_r+0x8c>
 800872a:	4628      	mov	r0, r5
 800872c:	f7fe fa2c 	bl	8006b88 <_free_r>
 8008730:	2300      	movs	r3, #0
 8008732:	6363      	str	r3, [r4, #52]	@ 0x34
 8008734:	e00d      	b.n	8008752 <__sflush_r+0xae>
 8008736:	2301      	movs	r3, #1
 8008738:	4628      	mov	r0, r5
 800873a:	47b0      	blx	r6
 800873c:	4602      	mov	r2, r0
 800873e:	1c50      	adds	r0, r2, #1
 8008740:	d1c9      	bne.n	80086d6 <__sflush_r+0x32>
 8008742:	682b      	ldr	r3, [r5, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d0c6      	beq.n	80086d6 <__sflush_r+0x32>
 8008748:	2b1d      	cmp	r3, #29
 800874a:	d001      	beq.n	8008750 <__sflush_r+0xac>
 800874c:	2b16      	cmp	r3, #22
 800874e:	d11e      	bne.n	800878e <__sflush_r+0xea>
 8008750:	602f      	str	r7, [r5, #0]
 8008752:	2000      	movs	r0, #0
 8008754:	e022      	b.n	800879c <__sflush_r+0xf8>
 8008756:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800875a:	b21b      	sxth	r3, r3
 800875c:	e01b      	b.n	8008796 <__sflush_r+0xf2>
 800875e:	690f      	ldr	r7, [r1, #16]
 8008760:	2f00      	cmp	r7, #0
 8008762:	d0f6      	beq.n	8008752 <__sflush_r+0xae>
 8008764:	0793      	lsls	r3, r2, #30
 8008766:	680e      	ldr	r6, [r1, #0]
 8008768:	bf08      	it	eq
 800876a:	694b      	ldreq	r3, [r1, #20]
 800876c:	600f      	str	r7, [r1, #0]
 800876e:	bf18      	it	ne
 8008770:	2300      	movne	r3, #0
 8008772:	eba6 0807 	sub.w	r8, r6, r7
 8008776:	608b      	str	r3, [r1, #8]
 8008778:	f1b8 0f00 	cmp.w	r8, #0
 800877c:	dde9      	ble.n	8008752 <__sflush_r+0xae>
 800877e:	6a21      	ldr	r1, [r4, #32]
 8008780:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008782:	4643      	mov	r3, r8
 8008784:	463a      	mov	r2, r7
 8008786:	4628      	mov	r0, r5
 8008788:	47b0      	blx	r6
 800878a:	2800      	cmp	r0, #0
 800878c:	dc08      	bgt.n	80087a0 <__sflush_r+0xfc>
 800878e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008792:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008796:	81a3      	strh	r3, [r4, #12]
 8008798:	f04f 30ff 	mov.w	r0, #4294967295
 800879c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087a0:	4407      	add	r7, r0
 80087a2:	eba8 0800 	sub.w	r8, r8, r0
 80087a6:	e7e7      	b.n	8008778 <__sflush_r+0xd4>
 80087a8:	dfbffffe 	.word	0xdfbffffe

080087ac <_fflush_r>:
 80087ac:	b538      	push	{r3, r4, r5, lr}
 80087ae:	690b      	ldr	r3, [r1, #16]
 80087b0:	4605      	mov	r5, r0
 80087b2:	460c      	mov	r4, r1
 80087b4:	b913      	cbnz	r3, 80087bc <_fflush_r+0x10>
 80087b6:	2500      	movs	r5, #0
 80087b8:	4628      	mov	r0, r5
 80087ba:	bd38      	pop	{r3, r4, r5, pc}
 80087bc:	b118      	cbz	r0, 80087c6 <_fflush_r+0x1a>
 80087be:	6a03      	ldr	r3, [r0, #32]
 80087c0:	b90b      	cbnz	r3, 80087c6 <_fflush_r+0x1a>
 80087c2:	f7fd fa01 	bl	8005bc8 <__sinit>
 80087c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d0f3      	beq.n	80087b6 <_fflush_r+0xa>
 80087ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80087d0:	07d0      	lsls	r0, r2, #31
 80087d2:	d404      	bmi.n	80087de <_fflush_r+0x32>
 80087d4:	0599      	lsls	r1, r3, #22
 80087d6:	d402      	bmi.n	80087de <_fflush_r+0x32>
 80087d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087da:	f7fd fb70 	bl	8005ebe <__retarget_lock_acquire_recursive>
 80087de:	4628      	mov	r0, r5
 80087e0:	4621      	mov	r1, r4
 80087e2:	f7ff ff5f 	bl	80086a4 <__sflush_r>
 80087e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087e8:	07da      	lsls	r2, r3, #31
 80087ea:	4605      	mov	r5, r0
 80087ec:	d4e4      	bmi.n	80087b8 <_fflush_r+0xc>
 80087ee:	89a3      	ldrh	r3, [r4, #12]
 80087f0:	059b      	lsls	r3, r3, #22
 80087f2:	d4e1      	bmi.n	80087b8 <_fflush_r+0xc>
 80087f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087f6:	f7fd fb63 	bl	8005ec0 <__retarget_lock_release_recursive>
 80087fa:	e7dd      	b.n	80087b8 <_fflush_r+0xc>

080087fc <strncmp>:
 80087fc:	b510      	push	{r4, lr}
 80087fe:	b16a      	cbz	r2, 800881c <strncmp+0x20>
 8008800:	3901      	subs	r1, #1
 8008802:	1884      	adds	r4, r0, r2
 8008804:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008808:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800880c:	429a      	cmp	r2, r3
 800880e:	d103      	bne.n	8008818 <strncmp+0x1c>
 8008810:	42a0      	cmp	r0, r4
 8008812:	d001      	beq.n	8008818 <strncmp+0x1c>
 8008814:	2a00      	cmp	r2, #0
 8008816:	d1f5      	bne.n	8008804 <strncmp+0x8>
 8008818:	1ad0      	subs	r0, r2, r3
 800881a:	bd10      	pop	{r4, pc}
 800881c:	4610      	mov	r0, r2
 800881e:	e7fc      	b.n	800881a <strncmp+0x1e>

08008820 <_sbrk_r>:
 8008820:	b538      	push	{r3, r4, r5, lr}
 8008822:	4d06      	ldr	r5, [pc, #24]	@ (800883c <_sbrk_r+0x1c>)
 8008824:	2300      	movs	r3, #0
 8008826:	4604      	mov	r4, r0
 8008828:	4608      	mov	r0, r1
 800882a:	602b      	str	r3, [r5, #0]
 800882c:	f7f9 fe82 	bl	8002534 <_sbrk>
 8008830:	1c43      	adds	r3, r0, #1
 8008832:	d102      	bne.n	800883a <_sbrk_r+0x1a>
 8008834:	682b      	ldr	r3, [r5, #0]
 8008836:	b103      	cbz	r3, 800883a <_sbrk_r+0x1a>
 8008838:	6023      	str	r3, [r4, #0]
 800883a:	bd38      	pop	{r3, r4, r5, pc}
 800883c:	20000aac 	.word	0x20000aac

08008840 <nan>:
 8008840:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008848 <nan+0x8>
 8008844:	4770      	bx	lr
 8008846:	bf00      	nop
 8008848:	00000000 	.word	0x00000000
 800884c:	7ff80000 	.word	0x7ff80000

08008850 <__assert_func>:
 8008850:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008852:	4614      	mov	r4, r2
 8008854:	461a      	mov	r2, r3
 8008856:	4b09      	ldr	r3, [pc, #36]	@ (800887c <__assert_func+0x2c>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4605      	mov	r5, r0
 800885c:	68d8      	ldr	r0, [r3, #12]
 800885e:	b954      	cbnz	r4, 8008876 <__assert_func+0x26>
 8008860:	4b07      	ldr	r3, [pc, #28]	@ (8008880 <__assert_func+0x30>)
 8008862:	461c      	mov	r4, r3
 8008864:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008868:	9100      	str	r1, [sp, #0]
 800886a:	462b      	mov	r3, r5
 800886c:	4905      	ldr	r1, [pc, #20]	@ (8008884 <__assert_func+0x34>)
 800886e:	f000 fba7 	bl	8008fc0 <fiprintf>
 8008872:	f000 fbb7 	bl	8008fe4 <abort>
 8008876:	4b04      	ldr	r3, [pc, #16]	@ (8008888 <__assert_func+0x38>)
 8008878:	e7f4      	b.n	8008864 <__assert_func+0x14>
 800887a:	bf00      	nop
 800887c:	20000018 	.word	0x20000018
 8008880:	0800a325 	.word	0x0800a325
 8008884:	0800a2f7 	.word	0x0800a2f7
 8008888:	0800a2ea 	.word	0x0800a2ea

0800888c <_calloc_r>:
 800888c:	b570      	push	{r4, r5, r6, lr}
 800888e:	fba1 5402 	umull	r5, r4, r1, r2
 8008892:	b93c      	cbnz	r4, 80088a4 <_calloc_r+0x18>
 8008894:	4629      	mov	r1, r5
 8008896:	f7fe f9eb 	bl	8006c70 <_malloc_r>
 800889a:	4606      	mov	r6, r0
 800889c:	b928      	cbnz	r0, 80088aa <_calloc_r+0x1e>
 800889e:	2600      	movs	r6, #0
 80088a0:	4630      	mov	r0, r6
 80088a2:	bd70      	pop	{r4, r5, r6, pc}
 80088a4:	220c      	movs	r2, #12
 80088a6:	6002      	str	r2, [r0, #0]
 80088a8:	e7f9      	b.n	800889e <_calloc_r+0x12>
 80088aa:	462a      	mov	r2, r5
 80088ac:	4621      	mov	r1, r4
 80088ae:	f7fd fa72 	bl	8005d96 <memset>
 80088b2:	e7f5      	b.n	80088a0 <_calloc_r+0x14>

080088b4 <rshift>:
 80088b4:	6903      	ldr	r3, [r0, #16]
 80088b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80088ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80088be:	ea4f 1261 	mov.w	r2, r1, asr #5
 80088c2:	f100 0414 	add.w	r4, r0, #20
 80088c6:	dd45      	ble.n	8008954 <rshift+0xa0>
 80088c8:	f011 011f 	ands.w	r1, r1, #31
 80088cc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80088d0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80088d4:	d10c      	bne.n	80088f0 <rshift+0x3c>
 80088d6:	f100 0710 	add.w	r7, r0, #16
 80088da:	4629      	mov	r1, r5
 80088dc:	42b1      	cmp	r1, r6
 80088de:	d334      	bcc.n	800894a <rshift+0x96>
 80088e0:	1a9b      	subs	r3, r3, r2
 80088e2:	009b      	lsls	r3, r3, #2
 80088e4:	1eea      	subs	r2, r5, #3
 80088e6:	4296      	cmp	r6, r2
 80088e8:	bf38      	it	cc
 80088ea:	2300      	movcc	r3, #0
 80088ec:	4423      	add	r3, r4
 80088ee:	e015      	b.n	800891c <rshift+0x68>
 80088f0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80088f4:	f1c1 0820 	rsb	r8, r1, #32
 80088f8:	40cf      	lsrs	r7, r1
 80088fa:	f105 0e04 	add.w	lr, r5, #4
 80088fe:	46a1      	mov	r9, r4
 8008900:	4576      	cmp	r6, lr
 8008902:	46f4      	mov	ip, lr
 8008904:	d815      	bhi.n	8008932 <rshift+0x7e>
 8008906:	1a9a      	subs	r2, r3, r2
 8008908:	0092      	lsls	r2, r2, #2
 800890a:	3a04      	subs	r2, #4
 800890c:	3501      	adds	r5, #1
 800890e:	42ae      	cmp	r6, r5
 8008910:	bf38      	it	cc
 8008912:	2200      	movcc	r2, #0
 8008914:	18a3      	adds	r3, r4, r2
 8008916:	50a7      	str	r7, [r4, r2]
 8008918:	b107      	cbz	r7, 800891c <rshift+0x68>
 800891a:	3304      	adds	r3, #4
 800891c:	1b1a      	subs	r2, r3, r4
 800891e:	42a3      	cmp	r3, r4
 8008920:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008924:	bf08      	it	eq
 8008926:	2300      	moveq	r3, #0
 8008928:	6102      	str	r2, [r0, #16]
 800892a:	bf08      	it	eq
 800892c:	6143      	streq	r3, [r0, #20]
 800892e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008932:	f8dc c000 	ldr.w	ip, [ip]
 8008936:	fa0c fc08 	lsl.w	ip, ip, r8
 800893a:	ea4c 0707 	orr.w	r7, ip, r7
 800893e:	f849 7b04 	str.w	r7, [r9], #4
 8008942:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008946:	40cf      	lsrs	r7, r1
 8008948:	e7da      	b.n	8008900 <rshift+0x4c>
 800894a:	f851 cb04 	ldr.w	ip, [r1], #4
 800894e:	f847 cf04 	str.w	ip, [r7, #4]!
 8008952:	e7c3      	b.n	80088dc <rshift+0x28>
 8008954:	4623      	mov	r3, r4
 8008956:	e7e1      	b.n	800891c <rshift+0x68>

08008958 <__hexdig_fun>:
 8008958:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800895c:	2b09      	cmp	r3, #9
 800895e:	d802      	bhi.n	8008966 <__hexdig_fun+0xe>
 8008960:	3820      	subs	r0, #32
 8008962:	b2c0      	uxtb	r0, r0
 8008964:	4770      	bx	lr
 8008966:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800896a:	2b05      	cmp	r3, #5
 800896c:	d801      	bhi.n	8008972 <__hexdig_fun+0x1a>
 800896e:	3847      	subs	r0, #71	@ 0x47
 8008970:	e7f7      	b.n	8008962 <__hexdig_fun+0xa>
 8008972:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008976:	2b05      	cmp	r3, #5
 8008978:	d801      	bhi.n	800897e <__hexdig_fun+0x26>
 800897a:	3827      	subs	r0, #39	@ 0x27
 800897c:	e7f1      	b.n	8008962 <__hexdig_fun+0xa>
 800897e:	2000      	movs	r0, #0
 8008980:	4770      	bx	lr
	...

08008984 <__gethex>:
 8008984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008988:	b085      	sub	sp, #20
 800898a:	468a      	mov	sl, r1
 800898c:	9302      	str	r3, [sp, #8]
 800898e:	680b      	ldr	r3, [r1, #0]
 8008990:	9001      	str	r0, [sp, #4]
 8008992:	4690      	mov	r8, r2
 8008994:	1c9c      	adds	r4, r3, #2
 8008996:	46a1      	mov	r9, r4
 8008998:	f814 0b01 	ldrb.w	r0, [r4], #1
 800899c:	2830      	cmp	r0, #48	@ 0x30
 800899e:	d0fa      	beq.n	8008996 <__gethex+0x12>
 80089a0:	eba9 0303 	sub.w	r3, r9, r3
 80089a4:	f1a3 0b02 	sub.w	fp, r3, #2
 80089a8:	f7ff ffd6 	bl	8008958 <__hexdig_fun>
 80089ac:	4605      	mov	r5, r0
 80089ae:	2800      	cmp	r0, #0
 80089b0:	d168      	bne.n	8008a84 <__gethex+0x100>
 80089b2:	49a0      	ldr	r1, [pc, #640]	@ (8008c34 <__gethex+0x2b0>)
 80089b4:	2201      	movs	r2, #1
 80089b6:	4648      	mov	r0, r9
 80089b8:	f7ff ff20 	bl	80087fc <strncmp>
 80089bc:	4607      	mov	r7, r0
 80089be:	2800      	cmp	r0, #0
 80089c0:	d167      	bne.n	8008a92 <__gethex+0x10e>
 80089c2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80089c6:	4626      	mov	r6, r4
 80089c8:	f7ff ffc6 	bl	8008958 <__hexdig_fun>
 80089cc:	2800      	cmp	r0, #0
 80089ce:	d062      	beq.n	8008a96 <__gethex+0x112>
 80089d0:	4623      	mov	r3, r4
 80089d2:	7818      	ldrb	r0, [r3, #0]
 80089d4:	2830      	cmp	r0, #48	@ 0x30
 80089d6:	4699      	mov	r9, r3
 80089d8:	f103 0301 	add.w	r3, r3, #1
 80089dc:	d0f9      	beq.n	80089d2 <__gethex+0x4e>
 80089de:	f7ff ffbb 	bl	8008958 <__hexdig_fun>
 80089e2:	fab0 f580 	clz	r5, r0
 80089e6:	096d      	lsrs	r5, r5, #5
 80089e8:	f04f 0b01 	mov.w	fp, #1
 80089ec:	464a      	mov	r2, r9
 80089ee:	4616      	mov	r6, r2
 80089f0:	3201      	adds	r2, #1
 80089f2:	7830      	ldrb	r0, [r6, #0]
 80089f4:	f7ff ffb0 	bl	8008958 <__hexdig_fun>
 80089f8:	2800      	cmp	r0, #0
 80089fa:	d1f8      	bne.n	80089ee <__gethex+0x6a>
 80089fc:	498d      	ldr	r1, [pc, #564]	@ (8008c34 <__gethex+0x2b0>)
 80089fe:	2201      	movs	r2, #1
 8008a00:	4630      	mov	r0, r6
 8008a02:	f7ff fefb 	bl	80087fc <strncmp>
 8008a06:	2800      	cmp	r0, #0
 8008a08:	d13f      	bne.n	8008a8a <__gethex+0x106>
 8008a0a:	b944      	cbnz	r4, 8008a1e <__gethex+0x9a>
 8008a0c:	1c74      	adds	r4, r6, #1
 8008a0e:	4622      	mov	r2, r4
 8008a10:	4616      	mov	r6, r2
 8008a12:	3201      	adds	r2, #1
 8008a14:	7830      	ldrb	r0, [r6, #0]
 8008a16:	f7ff ff9f 	bl	8008958 <__hexdig_fun>
 8008a1a:	2800      	cmp	r0, #0
 8008a1c:	d1f8      	bne.n	8008a10 <__gethex+0x8c>
 8008a1e:	1ba4      	subs	r4, r4, r6
 8008a20:	00a7      	lsls	r7, r4, #2
 8008a22:	7833      	ldrb	r3, [r6, #0]
 8008a24:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008a28:	2b50      	cmp	r3, #80	@ 0x50
 8008a2a:	d13e      	bne.n	8008aaa <__gethex+0x126>
 8008a2c:	7873      	ldrb	r3, [r6, #1]
 8008a2e:	2b2b      	cmp	r3, #43	@ 0x2b
 8008a30:	d033      	beq.n	8008a9a <__gethex+0x116>
 8008a32:	2b2d      	cmp	r3, #45	@ 0x2d
 8008a34:	d034      	beq.n	8008aa0 <__gethex+0x11c>
 8008a36:	1c71      	adds	r1, r6, #1
 8008a38:	2400      	movs	r4, #0
 8008a3a:	7808      	ldrb	r0, [r1, #0]
 8008a3c:	f7ff ff8c 	bl	8008958 <__hexdig_fun>
 8008a40:	1e43      	subs	r3, r0, #1
 8008a42:	b2db      	uxtb	r3, r3
 8008a44:	2b18      	cmp	r3, #24
 8008a46:	d830      	bhi.n	8008aaa <__gethex+0x126>
 8008a48:	f1a0 0210 	sub.w	r2, r0, #16
 8008a4c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008a50:	f7ff ff82 	bl	8008958 <__hexdig_fun>
 8008a54:	f100 3cff 	add.w	ip, r0, #4294967295
 8008a58:	fa5f fc8c 	uxtb.w	ip, ip
 8008a5c:	f1bc 0f18 	cmp.w	ip, #24
 8008a60:	f04f 030a 	mov.w	r3, #10
 8008a64:	d91e      	bls.n	8008aa4 <__gethex+0x120>
 8008a66:	b104      	cbz	r4, 8008a6a <__gethex+0xe6>
 8008a68:	4252      	negs	r2, r2
 8008a6a:	4417      	add	r7, r2
 8008a6c:	f8ca 1000 	str.w	r1, [sl]
 8008a70:	b1ed      	cbz	r5, 8008aae <__gethex+0x12a>
 8008a72:	f1bb 0f00 	cmp.w	fp, #0
 8008a76:	bf0c      	ite	eq
 8008a78:	2506      	moveq	r5, #6
 8008a7a:	2500      	movne	r5, #0
 8008a7c:	4628      	mov	r0, r5
 8008a7e:	b005      	add	sp, #20
 8008a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a84:	2500      	movs	r5, #0
 8008a86:	462c      	mov	r4, r5
 8008a88:	e7b0      	b.n	80089ec <__gethex+0x68>
 8008a8a:	2c00      	cmp	r4, #0
 8008a8c:	d1c7      	bne.n	8008a1e <__gethex+0x9a>
 8008a8e:	4627      	mov	r7, r4
 8008a90:	e7c7      	b.n	8008a22 <__gethex+0x9e>
 8008a92:	464e      	mov	r6, r9
 8008a94:	462f      	mov	r7, r5
 8008a96:	2501      	movs	r5, #1
 8008a98:	e7c3      	b.n	8008a22 <__gethex+0x9e>
 8008a9a:	2400      	movs	r4, #0
 8008a9c:	1cb1      	adds	r1, r6, #2
 8008a9e:	e7cc      	b.n	8008a3a <__gethex+0xb6>
 8008aa0:	2401      	movs	r4, #1
 8008aa2:	e7fb      	b.n	8008a9c <__gethex+0x118>
 8008aa4:	fb03 0002 	mla	r0, r3, r2, r0
 8008aa8:	e7ce      	b.n	8008a48 <__gethex+0xc4>
 8008aaa:	4631      	mov	r1, r6
 8008aac:	e7de      	b.n	8008a6c <__gethex+0xe8>
 8008aae:	eba6 0309 	sub.w	r3, r6, r9
 8008ab2:	3b01      	subs	r3, #1
 8008ab4:	4629      	mov	r1, r5
 8008ab6:	2b07      	cmp	r3, #7
 8008ab8:	dc0a      	bgt.n	8008ad0 <__gethex+0x14c>
 8008aba:	9801      	ldr	r0, [sp, #4]
 8008abc:	f7fe f964 	bl	8006d88 <_Balloc>
 8008ac0:	4604      	mov	r4, r0
 8008ac2:	b940      	cbnz	r0, 8008ad6 <__gethex+0x152>
 8008ac4:	4b5c      	ldr	r3, [pc, #368]	@ (8008c38 <__gethex+0x2b4>)
 8008ac6:	4602      	mov	r2, r0
 8008ac8:	21e4      	movs	r1, #228	@ 0xe4
 8008aca:	485c      	ldr	r0, [pc, #368]	@ (8008c3c <__gethex+0x2b8>)
 8008acc:	f7ff fec0 	bl	8008850 <__assert_func>
 8008ad0:	3101      	adds	r1, #1
 8008ad2:	105b      	asrs	r3, r3, #1
 8008ad4:	e7ef      	b.n	8008ab6 <__gethex+0x132>
 8008ad6:	f100 0a14 	add.w	sl, r0, #20
 8008ada:	2300      	movs	r3, #0
 8008adc:	4655      	mov	r5, sl
 8008ade:	469b      	mov	fp, r3
 8008ae0:	45b1      	cmp	r9, r6
 8008ae2:	d337      	bcc.n	8008b54 <__gethex+0x1d0>
 8008ae4:	f845 bb04 	str.w	fp, [r5], #4
 8008ae8:	eba5 050a 	sub.w	r5, r5, sl
 8008aec:	10ad      	asrs	r5, r5, #2
 8008aee:	6125      	str	r5, [r4, #16]
 8008af0:	4658      	mov	r0, fp
 8008af2:	f7fe fa3b 	bl	8006f6c <__hi0bits>
 8008af6:	016d      	lsls	r5, r5, #5
 8008af8:	f8d8 6000 	ldr.w	r6, [r8]
 8008afc:	1a2d      	subs	r5, r5, r0
 8008afe:	42b5      	cmp	r5, r6
 8008b00:	dd54      	ble.n	8008bac <__gethex+0x228>
 8008b02:	1bad      	subs	r5, r5, r6
 8008b04:	4629      	mov	r1, r5
 8008b06:	4620      	mov	r0, r4
 8008b08:	f7fe fdcf 	bl	80076aa <__any_on>
 8008b0c:	4681      	mov	r9, r0
 8008b0e:	b178      	cbz	r0, 8008b30 <__gethex+0x1ac>
 8008b10:	1e6b      	subs	r3, r5, #1
 8008b12:	1159      	asrs	r1, r3, #5
 8008b14:	f003 021f 	and.w	r2, r3, #31
 8008b18:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008b1c:	f04f 0901 	mov.w	r9, #1
 8008b20:	fa09 f202 	lsl.w	r2, r9, r2
 8008b24:	420a      	tst	r2, r1
 8008b26:	d003      	beq.n	8008b30 <__gethex+0x1ac>
 8008b28:	454b      	cmp	r3, r9
 8008b2a:	dc36      	bgt.n	8008b9a <__gethex+0x216>
 8008b2c:	f04f 0902 	mov.w	r9, #2
 8008b30:	4629      	mov	r1, r5
 8008b32:	4620      	mov	r0, r4
 8008b34:	f7ff febe 	bl	80088b4 <rshift>
 8008b38:	442f      	add	r7, r5
 8008b3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008b3e:	42bb      	cmp	r3, r7
 8008b40:	da42      	bge.n	8008bc8 <__gethex+0x244>
 8008b42:	9801      	ldr	r0, [sp, #4]
 8008b44:	4621      	mov	r1, r4
 8008b46:	f7fe f95f 	bl	8006e08 <_Bfree>
 8008b4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	6013      	str	r3, [r2, #0]
 8008b50:	25a3      	movs	r5, #163	@ 0xa3
 8008b52:	e793      	b.n	8008a7c <__gethex+0xf8>
 8008b54:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008b58:	2a2e      	cmp	r2, #46	@ 0x2e
 8008b5a:	d012      	beq.n	8008b82 <__gethex+0x1fe>
 8008b5c:	2b20      	cmp	r3, #32
 8008b5e:	d104      	bne.n	8008b6a <__gethex+0x1e6>
 8008b60:	f845 bb04 	str.w	fp, [r5], #4
 8008b64:	f04f 0b00 	mov.w	fp, #0
 8008b68:	465b      	mov	r3, fp
 8008b6a:	7830      	ldrb	r0, [r6, #0]
 8008b6c:	9303      	str	r3, [sp, #12]
 8008b6e:	f7ff fef3 	bl	8008958 <__hexdig_fun>
 8008b72:	9b03      	ldr	r3, [sp, #12]
 8008b74:	f000 000f 	and.w	r0, r0, #15
 8008b78:	4098      	lsls	r0, r3
 8008b7a:	ea4b 0b00 	orr.w	fp, fp, r0
 8008b7e:	3304      	adds	r3, #4
 8008b80:	e7ae      	b.n	8008ae0 <__gethex+0x15c>
 8008b82:	45b1      	cmp	r9, r6
 8008b84:	d8ea      	bhi.n	8008b5c <__gethex+0x1d8>
 8008b86:	492b      	ldr	r1, [pc, #172]	@ (8008c34 <__gethex+0x2b0>)
 8008b88:	9303      	str	r3, [sp, #12]
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	4630      	mov	r0, r6
 8008b8e:	f7ff fe35 	bl	80087fc <strncmp>
 8008b92:	9b03      	ldr	r3, [sp, #12]
 8008b94:	2800      	cmp	r0, #0
 8008b96:	d1e1      	bne.n	8008b5c <__gethex+0x1d8>
 8008b98:	e7a2      	b.n	8008ae0 <__gethex+0x15c>
 8008b9a:	1ea9      	subs	r1, r5, #2
 8008b9c:	4620      	mov	r0, r4
 8008b9e:	f7fe fd84 	bl	80076aa <__any_on>
 8008ba2:	2800      	cmp	r0, #0
 8008ba4:	d0c2      	beq.n	8008b2c <__gethex+0x1a8>
 8008ba6:	f04f 0903 	mov.w	r9, #3
 8008baa:	e7c1      	b.n	8008b30 <__gethex+0x1ac>
 8008bac:	da09      	bge.n	8008bc2 <__gethex+0x23e>
 8008bae:	1b75      	subs	r5, r6, r5
 8008bb0:	4621      	mov	r1, r4
 8008bb2:	9801      	ldr	r0, [sp, #4]
 8008bb4:	462a      	mov	r2, r5
 8008bb6:	f7fe fb3f 	bl	8007238 <__lshift>
 8008bba:	1b7f      	subs	r7, r7, r5
 8008bbc:	4604      	mov	r4, r0
 8008bbe:	f100 0a14 	add.w	sl, r0, #20
 8008bc2:	f04f 0900 	mov.w	r9, #0
 8008bc6:	e7b8      	b.n	8008b3a <__gethex+0x1b6>
 8008bc8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008bcc:	42bd      	cmp	r5, r7
 8008bce:	dd6f      	ble.n	8008cb0 <__gethex+0x32c>
 8008bd0:	1bed      	subs	r5, r5, r7
 8008bd2:	42ae      	cmp	r6, r5
 8008bd4:	dc34      	bgt.n	8008c40 <__gethex+0x2bc>
 8008bd6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008bda:	2b02      	cmp	r3, #2
 8008bdc:	d022      	beq.n	8008c24 <__gethex+0x2a0>
 8008bde:	2b03      	cmp	r3, #3
 8008be0:	d024      	beq.n	8008c2c <__gethex+0x2a8>
 8008be2:	2b01      	cmp	r3, #1
 8008be4:	d115      	bne.n	8008c12 <__gethex+0x28e>
 8008be6:	42ae      	cmp	r6, r5
 8008be8:	d113      	bne.n	8008c12 <__gethex+0x28e>
 8008bea:	2e01      	cmp	r6, #1
 8008bec:	d10b      	bne.n	8008c06 <__gethex+0x282>
 8008bee:	9a02      	ldr	r2, [sp, #8]
 8008bf0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008bf4:	6013      	str	r3, [r2, #0]
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	6123      	str	r3, [r4, #16]
 8008bfa:	f8ca 3000 	str.w	r3, [sl]
 8008bfe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c00:	2562      	movs	r5, #98	@ 0x62
 8008c02:	601c      	str	r4, [r3, #0]
 8008c04:	e73a      	b.n	8008a7c <__gethex+0xf8>
 8008c06:	1e71      	subs	r1, r6, #1
 8008c08:	4620      	mov	r0, r4
 8008c0a:	f7fe fd4e 	bl	80076aa <__any_on>
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	d1ed      	bne.n	8008bee <__gethex+0x26a>
 8008c12:	9801      	ldr	r0, [sp, #4]
 8008c14:	4621      	mov	r1, r4
 8008c16:	f7fe f8f7 	bl	8006e08 <_Bfree>
 8008c1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	6013      	str	r3, [r2, #0]
 8008c20:	2550      	movs	r5, #80	@ 0x50
 8008c22:	e72b      	b.n	8008a7c <__gethex+0xf8>
 8008c24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d1f3      	bne.n	8008c12 <__gethex+0x28e>
 8008c2a:	e7e0      	b.n	8008bee <__gethex+0x26a>
 8008c2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d1dd      	bne.n	8008bee <__gethex+0x26a>
 8008c32:	e7ee      	b.n	8008c12 <__gethex+0x28e>
 8008c34:	0800a178 	.word	0x0800a178
 8008c38:	0800a00d 	.word	0x0800a00d
 8008c3c:	0800a326 	.word	0x0800a326
 8008c40:	1e6f      	subs	r7, r5, #1
 8008c42:	f1b9 0f00 	cmp.w	r9, #0
 8008c46:	d130      	bne.n	8008caa <__gethex+0x326>
 8008c48:	b127      	cbz	r7, 8008c54 <__gethex+0x2d0>
 8008c4a:	4639      	mov	r1, r7
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	f7fe fd2c 	bl	80076aa <__any_on>
 8008c52:	4681      	mov	r9, r0
 8008c54:	117a      	asrs	r2, r7, #5
 8008c56:	2301      	movs	r3, #1
 8008c58:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008c5c:	f007 071f 	and.w	r7, r7, #31
 8008c60:	40bb      	lsls	r3, r7
 8008c62:	4213      	tst	r3, r2
 8008c64:	4629      	mov	r1, r5
 8008c66:	4620      	mov	r0, r4
 8008c68:	bf18      	it	ne
 8008c6a:	f049 0902 	orrne.w	r9, r9, #2
 8008c6e:	f7ff fe21 	bl	80088b4 <rshift>
 8008c72:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008c76:	1b76      	subs	r6, r6, r5
 8008c78:	2502      	movs	r5, #2
 8008c7a:	f1b9 0f00 	cmp.w	r9, #0
 8008c7e:	d047      	beq.n	8008d10 <__gethex+0x38c>
 8008c80:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008c84:	2b02      	cmp	r3, #2
 8008c86:	d015      	beq.n	8008cb4 <__gethex+0x330>
 8008c88:	2b03      	cmp	r3, #3
 8008c8a:	d017      	beq.n	8008cbc <__gethex+0x338>
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	d109      	bne.n	8008ca4 <__gethex+0x320>
 8008c90:	f019 0f02 	tst.w	r9, #2
 8008c94:	d006      	beq.n	8008ca4 <__gethex+0x320>
 8008c96:	f8da 3000 	ldr.w	r3, [sl]
 8008c9a:	ea49 0903 	orr.w	r9, r9, r3
 8008c9e:	f019 0f01 	tst.w	r9, #1
 8008ca2:	d10e      	bne.n	8008cc2 <__gethex+0x33e>
 8008ca4:	f045 0510 	orr.w	r5, r5, #16
 8008ca8:	e032      	b.n	8008d10 <__gethex+0x38c>
 8008caa:	f04f 0901 	mov.w	r9, #1
 8008cae:	e7d1      	b.n	8008c54 <__gethex+0x2d0>
 8008cb0:	2501      	movs	r5, #1
 8008cb2:	e7e2      	b.n	8008c7a <__gethex+0x2f6>
 8008cb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cb6:	f1c3 0301 	rsb	r3, r3, #1
 8008cba:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008cbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d0f0      	beq.n	8008ca4 <__gethex+0x320>
 8008cc2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008cc6:	f104 0314 	add.w	r3, r4, #20
 8008cca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008cce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008cd2:	f04f 0c00 	mov.w	ip, #0
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cdc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008ce0:	d01b      	beq.n	8008d1a <__gethex+0x396>
 8008ce2:	3201      	adds	r2, #1
 8008ce4:	6002      	str	r2, [r0, #0]
 8008ce6:	2d02      	cmp	r5, #2
 8008ce8:	f104 0314 	add.w	r3, r4, #20
 8008cec:	d13c      	bne.n	8008d68 <__gethex+0x3e4>
 8008cee:	f8d8 2000 	ldr.w	r2, [r8]
 8008cf2:	3a01      	subs	r2, #1
 8008cf4:	42b2      	cmp	r2, r6
 8008cf6:	d109      	bne.n	8008d0c <__gethex+0x388>
 8008cf8:	1171      	asrs	r1, r6, #5
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008d00:	f006 061f 	and.w	r6, r6, #31
 8008d04:	fa02 f606 	lsl.w	r6, r2, r6
 8008d08:	421e      	tst	r6, r3
 8008d0a:	d13a      	bne.n	8008d82 <__gethex+0x3fe>
 8008d0c:	f045 0520 	orr.w	r5, r5, #32
 8008d10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d12:	601c      	str	r4, [r3, #0]
 8008d14:	9b02      	ldr	r3, [sp, #8]
 8008d16:	601f      	str	r7, [r3, #0]
 8008d18:	e6b0      	b.n	8008a7c <__gethex+0xf8>
 8008d1a:	4299      	cmp	r1, r3
 8008d1c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008d20:	d8d9      	bhi.n	8008cd6 <__gethex+0x352>
 8008d22:	68a3      	ldr	r3, [r4, #8]
 8008d24:	459b      	cmp	fp, r3
 8008d26:	db17      	blt.n	8008d58 <__gethex+0x3d4>
 8008d28:	6861      	ldr	r1, [r4, #4]
 8008d2a:	9801      	ldr	r0, [sp, #4]
 8008d2c:	3101      	adds	r1, #1
 8008d2e:	f7fe f82b 	bl	8006d88 <_Balloc>
 8008d32:	4681      	mov	r9, r0
 8008d34:	b918      	cbnz	r0, 8008d3e <__gethex+0x3ba>
 8008d36:	4b1a      	ldr	r3, [pc, #104]	@ (8008da0 <__gethex+0x41c>)
 8008d38:	4602      	mov	r2, r0
 8008d3a:	2184      	movs	r1, #132	@ 0x84
 8008d3c:	e6c5      	b.n	8008aca <__gethex+0x146>
 8008d3e:	6922      	ldr	r2, [r4, #16]
 8008d40:	3202      	adds	r2, #2
 8008d42:	f104 010c 	add.w	r1, r4, #12
 8008d46:	0092      	lsls	r2, r2, #2
 8008d48:	300c      	adds	r0, #12
 8008d4a:	f7fd f8ba 	bl	8005ec2 <memcpy>
 8008d4e:	4621      	mov	r1, r4
 8008d50:	9801      	ldr	r0, [sp, #4]
 8008d52:	f7fe f859 	bl	8006e08 <_Bfree>
 8008d56:	464c      	mov	r4, r9
 8008d58:	6923      	ldr	r3, [r4, #16]
 8008d5a:	1c5a      	adds	r2, r3, #1
 8008d5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008d60:	6122      	str	r2, [r4, #16]
 8008d62:	2201      	movs	r2, #1
 8008d64:	615a      	str	r2, [r3, #20]
 8008d66:	e7be      	b.n	8008ce6 <__gethex+0x362>
 8008d68:	6922      	ldr	r2, [r4, #16]
 8008d6a:	455a      	cmp	r2, fp
 8008d6c:	dd0b      	ble.n	8008d86 <__gethex+0x402>
 8008d6e:	2101      	movs	r1, #1
 8008d70:	4620      	mov	r0, r4
 8008d72:	f7ff fd9f 	bl	80088b4 <rshift>
 8008d76:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008d7a:	3701      	adds	r7, #1
 8008d7c:	42bb      	cmp	r3, r7
 8008d7e:	f6ff aee0 	blt.w	8008b42 <__gethex+0x1be>
 8008d82:	2501      	movs	r5, #1
 8008d84:	e7c2      	b.n	8008d0c <__gethex+0x388>
 8008d86:	f016 061f 	ands.w	r6, r6, #31
 8008d8a:	d0fa      	beq.n	8008d82 <__gethex+0x3fe>
 8008d8c:	4453      	add	r3, sl
 8008d8e:	f1c6 0620 	rsb	r6, r6, #32
 8008d92:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008d96:	f7fe f8e9 	bl	8006f6c <__hi0bits>
 8008d9a:	42b0      	cmp	r0, r6
 8008d9c:	dbe7      	blt.n	8008d6e <__gethex+0x3ea>
 8008d9e:	e7f0      	b.n	8008d82 <__gethex+0x3fe>
 8008da0:	0800a00d 	.word	0x0800a00d

08008da4 <L_shift>:
 8008da4:	f1c2 0208 	rsb	r2, r2, #8
 8008da8:	0092      	lsls	r2, r2, #2
 8008daa:	b570      	push	{r4, r5, r6, lr}
 8008dac:	f1c2 0620 	rsb	r6, r2, #32
 8008db0:	6843      	ldr	r3, [r0, #4]
 8008db2:	6804      	ldr	r4, [r0, #0]
 8008db4:	fa03 f506 	lsl.w	r5, r3, r6
 8008db8:	432c      	orrs	r4, r5
 8008dba:	40d3      	lsrs	r3, r2
 8008dbc:	6004      	str	r4, [r0, #0]
 8008dbe:	f840 3f04 	str.w	r3, [r0, #4]!
 8008dc2:	4288      	cmp	r0, r1
 8008dc4:	d3f4      	bcc.n	8008db0 <L_shift+0xc>
 8008dc6:	bd70      	pop	{r4, r5, r6, pc}

08008dc8 <__match>:
 8008dc8:	b530      	push	{r4, r5, lr}
 8008dca:	6803      	ldr	r3, [r0, #0]
 8008dcc:	3301      	adds	r3, #1
 8008dce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dd2:	b914      	cbnz	r4, 8008dda <__match+0x12>
 8008dd4:	6003      	str	r3, [r0, #0]
 8008dd6:	2001      	movs	r0, #1
 8008dd8:	bd30      	pop	{r4, r5, pc}
 8008dda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dde:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008de2:	2d19      	cmp	r5, #25
 8008de4:	bf98      	it	ls
 8008de6:	3220      	addls	r2, #32
 8008de8:	42a2      	cmp	r2, r4
 8008dea:	d0f0      	beq.n	8008dce <__match+0x6>
 8008dec:	2000      	movs	r0, #0
 8008dee:	e7f3      	b.n	8008dd8 <__match+0x10>

08008df0 <__hexnan>:
 8008df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008df4:	680b      	ldr	r3, [r1, #0]
 8008df6:	6801      	ldr	r1, [r0, #0]
 8008df8:	115e      	asrs	r6, r3, #5
 8008dfa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008dfe:	f013 031f 	ands.w	r3, r3, #31
 8008e02:	b087      	sub	sp, #28
 8008e04:	bf18      	it	ne
 8008e06:	3604      	addne	r6, #4
 8008e08:	2500      	movs	r5, #0
 8008e0a:	1f37      	subs	r7, r6, #4
 8008e0c:	4682      	mov	sl, r0
 8008e0e:	4690      	mov	r8, r2
 8008e10:	9301      	str	r3, [sp, #4]
 8008e12:	f846 5c04 	str.w	r5, [r6, #-4]
 8008e16:	46b9      	mov	r9, r7
 8008e18:	463c      	mov	r4, r7
 8008e1a:	9502      	str	r5, [sp, #8]
 8008e1c:	46ab      	mov	fp, r5
 8008e1e:	784a      	ldrb	r2, [r1, #1]
 8008e20:	1c4b      	adds	r3, r1, #1
 8008e22:	9303      	str	r3, [sp, #12]
 8008e24:	b342      	cbz	r2, 8008e78 <__hexnan+0x88>
 8008e26:	4610      	mov	r0, r2
 8008e28:	9105      	str	r1, [sp, #20]
 8008e2a:	9204      	str	r2, [sp, #16]
 8008e2c:	f7ff fd94 	bl	8008958 <__hexdig_fun>
 8008e30:	2800      	cmp	r0, #0
 8008e32:	d151      	bne.n	8008ed8 <__hexnan+0xe8>
 8008e34:	9a04      	ldr	r2, [sp, #16]
 8008e36:	9905      	ldr	r1, [sp, #20]
 8008e38:	2a20      	cmp	r2, #32
 8008e3a:	d818      	bhi.n	8008e6e <__hexnan+0x7e>
 8008e3c:	9b02      	ldr	r3, [sp, #8]
 8008e3e:	459b      	cmp	fp, r3
 8008e40:	dd13      	ble.n	8008e6a <__hexnan+0x7a>
 8008e42:	454c      	cmp	r4, r9
 8008e44:	d206      	bcs.n	8008e54 <__hexnan+0x64>
 8008e46:	2d07      	cmp	r5, #7
 8008e48:	dc04      	bgt.n	8008e54 <__hexnan+0x64>
 8008e4a:	462a      	mov	r2, r5
 8008e4c:	4649      	mov	r1, r9
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f7ff ffa8 	bl	8008da4 <L_shift>
 8008e54:	4544      	cmp	r4, r8
 8008e56:	d952      	bls.n	8008efe <__hexnan+0x10e>
 8008e58:	2300      	movs	r3, #0
 8008e5a:	f1a4 0904 	sub.w	r9, r4, #4
 8008e5e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008e62:	f8cd b008 	str.w	fp, [sp, #8]
 8008e66:	464c      	mov	r4, r9
 8008e68:	461d      	mov	r5, r3
 8008e6a:	9903      	ldr	r1, [sp, #12]
 8008e6c:	e7d7      	b.n	8008e1e <__hexnan+0x2e>
 8008e6e:	2a29      	cmp	r2, #41	@ 0x29
 8008e70:	d157      	bne.n	8008f22 <__hexnan+0x132>
 8008e72:	3102      	adds	r1, #2
 8008e74:	f8ca 1000 	str.w	r1, [sl]
 8008e78:	f1bb 0f00 	cmp.w	fp, #0
 8008e7c:	d051      	beq.n	8008f22 <__hexnan+0x132>
 8008e7e:	454c      	cmp	r4, r9
 8008e80:	d206      	bcs.n	8008e90 <__hexnan+0xa0>
 8008e82:	2d07      	cmp	r5, #7
 8008e84:	dc04      	bgt.n	8008e90 <__hexnan+0xa0>
 8008e86:	462a      	mov	r2, r5
 8008e88:	4649      	mov	r1, r9
 8008e8a:	4620      	mov	r0, r4
 8008e8c:	f7ff ff8a 	bl	8008da4 <L_shift>
 8008e90:	4544      	cmp	r4, r8
 8008e92:	d936      	bls.n	8008f02 <__hexnan+0x112>
 8008e94:	f1a8 0204 	sub.w	r2, r8, #4
 8008e98:	4623      	mov	r3, r4
 8008e9a:	f853 1b04 	ldr.w	r1, [r3], #4
 8008e9e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008ea2:	429f      	cmp	r7, r3
 8008ea4:	d2f9      	bcs.n	8008e9a <__hexnan+0xaa>
 8008ea6:	1b3b      	subs	r3, r7, r4
 8008ea8:	f023 0303 	bic.w	r3, r3, #3
 8008eac:	3304      	adds	r3, #4
 8008eae:	3401      	adds	r4, #1
 8008eb0:	3e03      	subs	r6, #3
 8008eb2:	42b4      	cmp	r4, r6
 8008eb4:	bf88      	it	hi
 8008eb6:	2304      	movhi	r3, #4
 8008eb8:	4443      	add	r3, r8
 8008eba:	2200      	movs	r2, #0
 8008ebc:	f843 2b04 	str.w	r2, [r3], #4
 8008ec0:	429f      	cmp	r7, r3
 8008ec2:	d2fb      	bcs.n	8008ebc <__hexnan+0xcc>
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	b91b      	cbnz	r3, 8008ed0 <__hexnan+0xe0>
 8008ec8:	4547      	cmp	r7, r8
 8008eca:	d128      	bne.n	8008f1e <__hexnan+0x12e>
 8008ecc:	2301      	movs	r3, #1
 8008ece:	603b      	str	r3, [r7, #0]
 8008ed0:	2005      	movs	r0, #5
 8008ed2:	b007      	add	sp, #28
 8008ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ed8:	3501      	adds	r5, #1
 8008eda:	2d08      	cmp	r5, #8
 8008edc:	f10b 0b01 	add.w	fp, fp, #1
 8008ee0:	dd06      	ble.n	8008ef0 <__hexnan+0x100>
 8008ee2:	4544      	cmp	r4, r8
 8008ee4:	d9c1      	bls.n	8008e6a <__hexnan+0x7a>
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	f844 3c04 	str.w	r3, [r4, #-4]
 8008eec:	2501      	movs	r5, #1
 8008eee:	3c04      	subs	r4, #4
 8008ef0:	6822      	ldr	r2, [r4, #0]
 8008ef2:	f000 000f 	and.w	r0, r0, #15
 8008ef6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008efa:	6020      	str	r0, [r4, #0]
 8008efc:	e7b5      	b.n	8008e6a <__hexnan+0x7a>
 8008efe:	2508      	movs	r5, #8
 8008f00:	e7b3      	b.n	8008e6a <__hexnan+0x7a>
 8008f02:	9b01      	ldr	r3, [sp, #4]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d0dd      	beq.n	8008ec4 <__hexnan+0xd4>
 8008f08:	f1c3 0320 	rsb	r3, r3, #32
 8008f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f10:	40da      	lsrs	r2, r3
 8008f12:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008f16:	4013      	ands	r3, r2
 8008f18:	f846 3c04 	str.w	r3, [r6, #-4]
 8008f1c:	e7d2      	b.n	8008ec4 <__hexnan+0xd4>
 8008f1e:	3f04      	subs	r7, #4
 8008f20:	e7d0      	b.n	8008ec4 <__hexnan+0xd4>
 8008f22:	2004      	movs	r0, #4
 8008f24:	e7d5      	b.n	8008ed2 <__hexnan+0xe2>

08008f26 <__ascii_mbtowc>:
 8008f26:	b082      	sub	sp, #8
 8008f28:	b901      	cbnz	r1, 8008f2c <__ascii_mbtowc+0x6>
 8008f2a:	a901      	add	r1, sp, #4
 8008f2c:	b142      	cbz	r2, 8008f40 <__ascii_mbtowc+0x1a>
 8008f2e:	b14b      	cbz	r3, 8008f44 <__ascii_mbtowc+0x1e>
 8008f30:	7813      	ldrb	r3, [r2, #0]
 8008f32:	600b      	str	r3, [r1, #0]
 8008f34:	7812      	ldrb	r2, [r2, #0]
 8008f36:	1e10      	subs	r0, r2, #0
 8008f38:	bf18      	it	ne
 8008f3a:	2001      	movne	r0, #1
 8008f3c:	b002      	add	sp, #8
 8008f3e:	4770      	bx	lr
 8008f40:	4610      	mov	r0, r2
 8008f42:	e7fb      	b.n	8008f3c <__ascii_mbtowc+0x16>
 8008f44:	f06f 0001 	mvn.w	r0, #1
 8008f48:	e7f8      	b.n	8008f3c <__ascii_mbtowc+0x16>

08008f4a <_realloc_r>:
 8008f4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f4e:	4680      	mov	r8, r0
 8008f50:	4615      	mov	r5, r2
 8008f52:	460c      	mov	r4, r1
 8008f54:	b921      	cbnz	r1, 8008f60 <_realloc_r+0x16>
 8008f56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f5a:	4611      	mov	r1, r2
 8008f5c:	f7fd be88 	b.w	8006c70 <_malloc_r>
 8008f60:	b92a      	cbnz	r2, 8008f6e <_realloc_r+0x24>
 8008f62:	f7fd fe11 	bl	8006b88 <_free_r>
 8008f66:	2400      	movs	r4, #0
 8008f68:	4620      	mov	r0, r4
 8008f6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f6e:	f000 f840 	bl	8008ff2 <_malloc_usable_size_r>
 8008f72:	4285      	cmp	r5, r0
 8008f74:	4606      	mov	r6, r0
 8008f76:	d802      	bhi.n	8008f7e <_realloc_r+0x34>
 8008f78:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008f7c:	d8f4      	bhi.n	8008f68 <_realloc_r+0x1e>
 8008f7e:	4629      	mov	r1, r5
 8008f80:	4640      	mov	r0, r8
 8008f82:	f7fd fe75 	bl	8006c70 <_malloc_r>
 8008f86:	4607      	mov	r7, r0
 8008f88:	2800      	cmp	r0, #0
 8008f8a:	d0ec      	beq.n	8008f66 <_realloc_r+0x1c>
 8008f8c:	42b5      	cmp	r5, r6
 8008f8e:	462a      	mov	r2, r5
 8008f90:	4621      	mov	r1, r4
 8008f92:	bf28      	it	cs
 8008f94:	4632      	movcs	r2, r6
 8008f96:	f7fc ff94 	bl	8005ec2 <memcpy>
 8008f9a:	4621      	mov	r1, r4
 8008f9c:	4640      	mov	r0, r8
 8008f9e:	f7fd fdf3 	bl	8006b88 <_free_r>
 8008fa2:	463c      	mov	r4, r7
 8008fa4:	e7e0      	b.n	8008f68 <_realloc_r+0x1e>

08008fa6 <__ascii_wctomb>:
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	4608      	mov	r0, r1
 8008faa:	b141      	cbz	r1, 8008fbe <__ascii_wctomb+0x18>
 8008fac:	2aff      	cmp	r2, #255	@ 0xff
 8008fae:	d904      	bls.n	8008fba <__ascii_wctomb+0x14>
 8008fb0:	228a      	movs	r2, #138	@ 0x8a
 8008fb2:	601a      	str	r2, [r3, #0]
 8008fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8008fb8:	4770      	bx	lr
 8008fba:	700a      	strb	r2, [r1, #0]
 8008fbc:	2001      	movs	r0, #1
 8008fbe:	4770      	bx	lr

08008fc0 <fiprintf>:
 8008fc0:	b40e      	push	{r1, r2, r3}
 8008fc2:	b503      	push	{r0, r1, lr}
 8008fc4:	4601      	mov	r1, r0
 8008fc6:	ab03      	add	r3, sp, #12
 8008fc8:	4805      	ldr	r0, [pc, #20]	@ (8008fe0 <fiprintf+0x20>)
 8008fca:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fce:	6800      	ldr	r0, [r0, #0]
 8008fd0:	9301      	str	r3, [sp, #4]
 8008fd2:	f000 f83f 	bl	8009054 <_vfiprintf_r>
 8008fd6:	b002      	add	sp, #8
 8008fd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fdc:	b003      	add	sp, #12
 8008fde:	4770      	bx	lr
 8008fe0:	20000018 	.word	0x20000018

08008fe4 <abort>:
 8008fe4:	b508      	push	{r3, lr}
 8008fe6:	2006      	movs	r0, #6
 8008fe8:	f000 fa08 	bl	80093fc <raise>
 8008fec:	2001      	movs	r0, #1
 8008fee:	f7f9 fa28 	bl	8002442 <_exit>

08008ff2 <_malloc_usable_size_r>:
 8008ff2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ff6:	1f18      	subs	r0, r3, #4
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	bfbc      	itt	lt
 8008ffc:	580b      	ldrlt	r3, [r1, r0]
 8008ffe:	18c0      	addlt	r0, r0, r3
 8009000:	4770      	bx	lr

08009002 <__sfputc_r>:
 8009002:	6893      	ldr	r3, [r2, #8]
 8009004:	3b01      	subs	r3, #1
 8009006:	2b00      	cmp	r3, #0
 8009008:	b410      	push	{r4}
 800900a:	6093      	str	r3, [r2, #8]
 800900c:	da08      	bge.n	8009020 <__sfputc_r+0x1e>
 800900e:	6994      	ldr	r4, [r2, #24]
 8009010:	42a3      	cmp	r3, r4
 8009012:	db01      	blt.n	8009018 <__sfputc_r+0x16>
 8009014:	290a      	cmp	r1, #10
 8009016:	d103      	bne.n	8009020 <__sfputc_r+0x1e>
 8009018:	f85d 4b04 	ldr.w	r4, [sp], #4
 800901c:	f000 b932 	b.w	8009284 <__swbuf_r>
 8009020:	6813      	ldr	r3, [r2, #0]
 8009022:	1c58      	adds	r0, r3, #1
 8009024:	6010      	str	r0, [r2, #0]
 8009026:	7019      	strb	r1, [r3, #0]
 8009028:	4608      	mov	r0, r1
 800902a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800902e:	4770      	bx	lr

08009030 <__sfputs_r>:
 8009030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009032:	4606      	mov	r6, r0
 8009034:	460f      	mov	r7, r1
 8009036:	4614      	mov	r4, r2
 8009038:	18d5      	adds	r5, r2, r3
 800903a:	42ac      	cmp	r4, r5
 800903c:	d101      	bne.n	8009042 <__sfputs_r+0x12>
 800903e:	2000      	movs	r0, #0
 8009040:	e007      	b.n	8009052 <__sfputs_r+0x22>
 8009042:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009046:	463a      	mov	r2, r7
 8009048:	4630      	mov	r0, r6
 800904a:	f7ff ffda 	bl	8009002 <__sfputc_r>
 800904e:	1c43      	adds	r3, r0, #1
 8009050:	d1f3      	bne.n	800903a <__sfputs_r+0xa>
 8009052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009054 <_vfiprintf_r>:
 8009054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009058:	460d      	mov	r5, r1
 800905a:	b09d      	sub	sp, #116	@ 0x74
 800905c:	4614      	mov	r4, r2
 800905e:	4698      	mov	r8, r3
 8009060:	4606      	mov	r6, r0
 8009062:	b118      	cbz	r0, 800906c <_vfiprintf_r+0x18>
 8009064:	6a03      	ldr	r3, [r0, #32]
 8009066:	b90b      	cbnz	r3, 800906c <_vfiprintf_r+0x18>
 8009068:	f7fc fdae 	bl	8005bc8 <__sinit>
 800906c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800906e:	07d9      	lsls	r1, r3, #31
 8009070:	d405      	bmi.n	800907e <_vfiprintf_r+0x2a>
 8009072:	89ab      	ldrh	r3, [r5, #12]
 8009074:	059a      	lsls	r2, r3, #22
 8009076:	d402      	bmi.n	800907e <_vfiprintf_r+0x2a>
 8009078:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800907a:	f7fc ff20 	bl	8005ebe <__retarget_lock_acquire_recursive>
 800907e:	89ab      	ldrh	r3, [r5, #12]
 8009080:	071b      	lsls	r3, r3, #28
 8009082:	d501      	bpl.n	8009088 <_vfiprintf_r+0x34>
 8009084:	692b      	ldr	r3, [r5, #16]
 8009086:	b99b      	cbnz	r3, 80090b0 <_vfiprintf_r+0x5c>
 8009088:	4629      	mov	r1, r5
 800908a:	4630      	mov	r0, r6
 800908c:	f000 f938 	bl	8009300 <__swsetup_r>
 8009090:	b170      	cbz	r0, 80090b0 <_vfiprintf_r+0x5c>
 8009092:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009094:	07dc      	lsls	r4, r3, #31
 8009096:	d504      	bpl.n	80090a2 <_vfiprintf_r+0x4e>
 8009098:	f04f 30ff 	mov.w	r0, #4294967295
 800909c:	b01d      	add	sp, #116	@ 0x74
 800909e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090a2:	89ab      	ldrh	r3, [r5, #12]
 80090a4:	0598      	lsls	r0, r3, #22
 80090a6:	d4f7      	bmi.n	8009098 <_vfiprintf_r+0x44>
 80090a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090aa:	f7fc ff09 	bl	8005ec0 <__retarget_lock_release_recursive>
 80090ae:	e7f3      	b.n	8009098 <_vfiprintf_r+0x44>
 80090b0:	2300      	movs	r3, #0
 80090b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80090b4:	2320      	movs	r3, #32
 80090b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80090ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80090be:	2330      	movs	r3, #48	@ 0x30
 80090c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009270 <_vfiprintf_r+0x21c>
 80090c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80090c8:	f04f 0901 	mov.w	r9, #1
 80090cc:	4623      	mov	r3, r4
 80090ce:	469a      	mov	sl, r3
 80090d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090d4:	b10a      	cbz	r2, 80090da <_vfiprintf_r+0x86>
 80090d6:	2a25      	cmp	r2, #37	@ 0x25
 80090d8:	d1f9      	bne.n	80090ce <_vfiprintf_r+0x7a>
 80090da:	ebba 0b04 	subs.w	fp, sl, r4
 80090de:	d00b      	beq.n	80090f8 <_vfiprintf_r+0xa4>
 80090e0:	465b      	mov	r3, fp
 80090e2:	4622      	mov	r2, r4
 80090e4:	4629      	mov	r1, r5
 80090e6:	4630      	mov	r0, r6
 80090e8:	f7ff ffa2 	bl	8009030 <__sfputs_r>
 80090ec:	3001      	adds	r0, #1
 80090ee:	f000 80a7 	beq.w	8009240 <_vfiprintf_r+0x1ec>
 80090f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090f4:	445a      	add	r2, fp
 80090f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80090f8:	f89a 3000 	ldrb.w	r3, [sl]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	f000 809f 	beq.w	8009240 <_vfiprintf_r+0x1ec>
 8009102:	2300      	movs	r3, #0
 8009104:	f04f 32ff 	mov.w	r2, #4294967295
 8009108:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800910c:	f10a 0a01 	add.w	sl, sl, #1
 8009110:	9304      	str	r3, [sp, #16]
 8009112:	9307      	str	r3, [sp, #28]
 8009114:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009118:	931a      	str	r3, [sp, #104]	@ 0x68
 800911a:	4654      	mov	r4, sl
 800911c:	2205      	movs	r2, #5
 800911e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009122:	4853      	ldr	r0, [pc, #332]	@ (8009270 <_vfiprintf_r+0x21c>)
 8009124:	f7f7 f85c 	bl	80001e0 <memchr>
 8009128:	9a04      	ldr	r2, [sp, #16]
 800912a:	b9d8      	cbnz	r0, 8009164 <_vfiprintf_r+0x110>
 800912c:	06d1      	lsls	r1, r2, #27
 800912e:	bf44      	itt	mi
 8009130:	2320      	movmi	r3, #32
 8009132:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009136:	0713      	lsls	r3, r2, #28
 8009138:	bf44      	itt	mi
 800913a:	232b      	movmi	r3, #43	@ 0x2b
 800913c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009140:	f89a 3000 	ldrb.w	r3, [sl]
 8009144:	2b2a      	cmp	r3, #42	@ 0x2a
 8009146:	d015      	beq.n	8009174 <_vfiprintf_r+0x120>
 8009148:	9a07      	ldr	r2, [sp, #28]
 800914a:	4654      	mov	r4, sl
 800914c:	2000      	movs	r0, #0
 800914e:	f04f 0c0a 	mov.w	ip, #10
 8009152:	4621      	mov	r1, r4
 8009154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009158:	3b30      	subs	r3, #48	@ 0x30
 800915a:	2b09      	cmp	r3, #9
 800915c:	d94b      	bls.n	80091f6 <_vfiprintf_r+0x1a2>
 800915e:	b1b0      	cbz	r0, 800918e <_vfiprintf_r+0x13a>
 8009160:	9207      	str	r2, [sp, #28]
 8009162:	e014      	b.n	800918e <_vfiprintf_r+0x13a>
 8009164:	eba0 0308 	sub.w	r3, r0, r8
 8009168:	fa09 f303 	lsl.w	r3, r9, r3
 800916c:	4313      	orrs	r3, r2
 800916e:	9304      	str	r3, [sp, #16]
 8009170:	46a2      	mov	sl, r4
 8009172:	e7d2      	b.n	800911a <_vfiprintf_r+0xc6>
 8009174:	9b03      	ldr	r3, [sp, #12]
 8009176:	1d19      	adds	r1, r3, #4
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	9103      	str	r1, [sp, #12]
 800917c:	2b00      	cmp	r3, #0
 800917e:	bfbb      	ittet	lt
 8009180:	425b      	neglt	r3, r3
 8009182:	f042 0202 	orrlt.w	r2, r2, #2
 8009186:	9307      	strge	r3, [sp, #28]
 8009188:	9307      	strlt	r3, [sp, #28]
 800918a:	bfb8      	it	lt
 800918c:	9204      	strlt	r2, [sp, #16]
 800918e:	7823      	ldrb	r3, [r4, #0]
 8009190:	2b2e      	cmp	r3, #46	@ 0x2e
 8009192:	d10a      	bne.n	80091aa <_vfiprintf_r+0x156>
 8009194:	7863      	ldrb	r3, [r4, #1]
 8009196:	2b2a      	cmp	r3, #42	@ 0x2a
 8009198:	d132      	bne.n	8009200 <_vfiprintf_r+0x1ac>
 800919a:	9b03      	ldr	r3, [sp, #12]
 800919c:	1d1a      	adds	r2, r3, #4
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	9203      	str	r2, [sp, #12]
 80091a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091a6:	3402      	adds	r4, #2
 80091a8:	9305      	str	r3, [sp, #20]
 80091aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009280 <_vfiprintf_r+0x22c>
 80091ae:	7821      	ldrb	r1, [r4, #0]
 80091b0:	2203      	movs	r2, #3
 80091b2:	4650      	mov	r0, sl
 80091b4:	f7f7 f814 	bl	80001e0 <memchr>
 80091b8:	b138      	cbz	r0, 80091ca <_vfiprintf_r+0x176>
 80091ba:	9b04      	ldr	r3, [sp, #16]
 80091bc:	eba0 000a 	sub.w	r0, r0, sl
 80091c0:	2240      	movs	r2, #64	@ 0x40
 80091c2:	4082      	lsls	r2, r0
 80091c4:	4313      	orrs	r3, r2
 80091c6:	3401      	adds	r4, #1
 80091c8:	9304      	str	r3, [sp, #16]
 80091ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091ce:	4829      	ldr	r0, [pc, #164]	@ (8009274 <_vfiprintf_r+0x220>)
 80091d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80091d4:	2206      	movs	r2, #6
 80091d6:	f7f7 f803 	bl	80001e0 <memchr>
 80091da:	2800      	cmp	r0, #0
 80091dc:	d03f      	beq.n	800925e <_vfiprintf_r+0x20a>
 80091de:	4b26      	ldr	r3, [pc, #152]	@ (8009278 <_vfiprintf_r+0x224>)
 80091e0:	bb1b      	cbnz	r3, 800922a <_vfiprintf_r+0x1d6>
 80091e2:	9b03      	ldr	r3, [sp, #12]
 80091e4:	3307      	adds	r3, #7
 80091e6:	f023 0307 	bic.w	r3, r3, #7
 80091ea:	3308      	adds	r3, #8
 80091ec:	9303      	str	r3, [sp, #12]
 80091ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091f0:	443b      	add	r3, r7
 80091f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80091f4:	e76a      	b.n	80090cc <_vfiprintf_r+0x78>
 80091f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80091fa:	460c      	mov	r4, r1
 80091fc:	2001      	movs	r0, #1
 80091fe:	e7a8      	b.n	8009152 <_vfiprintf_r+0xfe>
 8009200:	2300      	movs	r3, #0
 8009202:	3401      	adds	r4, #1
 8009204:	9305      	str	r3, [sp, #20]
 8009206:	4619      	mov	r1, r3
 8009208:	f04f 0c0a 	mov.w	ip, #10
 800920c:	4620      	mov	r0, r4
 800920e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009212:	3a30      	subs	r2, #48	@ 0x30
 8009214:	2a09      	cmp	r2, #9
 8009216:	d903      	bls.n	8009220 <_vfiprintf_r+0x1cc>
 8009218:	2b00      	cmp	r3, #0
 800921a:	d0c6      	beq.n	80091aa <_vfiprintf_r+0x156>
 800921c:	9105      	str	r1, [sp, #20]
 800921e:	e7c4      	b.n	80091aa <_vfiprintf_r+0x156>
 8009220:	fb0c 2101 	mla	r1, ip, r1, r2
 8009224:	4604      	mov	r4, r0
 8009226:	2301      	movs	r3, #1
 8009228:	e7f0      	b.n	800920c <_vfiprintf_r+0x1b8>
 800922a:	ab03      	add	r3, sp, #12
 800922c:	9300      	str	r3, [sp, #0]
 800922e:	462a      	mov	r2, r5
 8009230:	4b12      	ldr	r3, [pc, #72]	@ (800927c <_vfiprintf_r+0x228>)
 8009232:	a904      	add	r1, sp, #16
 8009234:	4630      	mov	r0, r6
 8009236:	f7fb fe6f 	bl	8004f18 <_printf_float>
 800923a:	4607      	mov	r7, r0
 800923c:	1c78      	adds	r0, r7, #1
 800923e:	d1d6      	bne.n	80091ee <_vfiprintf_r+0x19a>
 8009240:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009242:	07d9      	lsls	r1, r3, #31
 8009244:	d405      	bmi.n	8009252 <_vfiprintf_r+0x1fe>
 8009246:	89ab      	ldrh	r3, [r5, #12]
 8009248:	059a      	lsls	r2, r3, #22
 800924a:	d402      	bmi.n	8009252 <_vfiprintf_r+0x1fe>
 800924c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800924e:	f7fc fe37 	bl	8005ec0 <__retarget_lock_release_recursive>
 8009252:	89ab      	ldrh	r3, [r5, #12]
 8009254:	065b      	lsls	r3, r3, #25
 8009256:	f53f af1f 	bmi.w	8009098 <_vfiprintf_r+0x44>
 800925a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800925c:	e71e      	b.n	800909c <_vfiprintf_r+0x48>
 800925e:	ab03      	add	r3, sp, #12
 8009260:	9300      	str	r3, [sp, #0]
 8009262:	462a      	mov	r2, r5
 8009264:	4b05      	ldr	r3, [pc, #20]	@ (800927c <_vfiprintf_r+0x228>)
 8009266:	a904      	add	r1, sp, #16
 8009268:	4630      	mov	r0, r6
 800926a:	f7fc f8ed 	bl	8005448 <_printf_i>
 800926e:	e7e4      	b.n	800923a <_vfiprintf_r+0x1e6>
 8009270:	0800a2d1 	.word	0x0800a2d1
 8009274:	0800a2db 	.word	0x0800a2db
 8009278:	08004f19 	.word	0x08004f19
 800927c:	08009031 	.word	0x08009031
 8009280:	0800a2d7 	.word	0x0800a2d7

08009284 <__swbuf_r>:
 8009284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009286:	460e      	mov	r6, r1
 8009288:	4614      	mov	r4, r2
 800928a:	4605      	mov	r5, r0
 800928c:	b118      	cbz	r0, 8009296 <__swbuf_r+0x12>
 800928e:	6a03      	ldr	r3, [r0, #32]
 8009290:	b90b      	cbnz	r3, 8009296 <__swbuf_r+0x12>
 8009292:	f7fc fc99 	bl	8005bc8 <__sinit>
 8009296:	69a3      	ldr	r3, [r4, #24]
 8009298:	60a3      	str	r3, [r4, #8]
 800929a:	89a3      	ldrh	r3, [r4, #12]
 800929c:	071a      	lsls	r2, r3, #28
 800929e:	d501      	bpl.n	80092a4 <__swbuf_r+0x20>
 80092a0:	6923      	ldr	r3, [r4, #16]
 80092a2:	b943      	cbnz	r3, 80092b6 <__swbuf_r+0x32>
 80092a4:	4621      	mov	r1, r4
 80092a6:	4628      	mov	r0, r5
 80092a8:	f000 f82a 	bl	8009300 <__swsetup_r>
 80092ac:	b118      	cbz	r0, 80092b6 <__swbuf_r+0x32>
 80092ae:	f04f 37ff 	mov.w	r7, #4294967295
 80092b2:	4638      	mov	r0, r7
 80092b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092b6:	6823      	ldr	r3, [r4, #0]
 80092b8:	6922      	ldr	r2, [r4, #16]
 80092ba:	1a98      	subs	r0, r3, r2
 80092bc:	6963      	ldr	r3, [r4, #20]
 80092be:	b2f6      	uxtb	r6, r6
 80092c0:	4283      	cmp	r3, r0
 80092c2:	4637      	mov	r7, r6
 80092c4:	dc05      	bgt.n	80092d2 <__swbuf_r+0x4e>
 80092c6:	4621      	mov	r1, r4
 80092c8:	4628      	mov	r0, r5
 80092ca:	f7ff fa6f 	bl	80087ac <_fflush_r>
 80092ce:	2800      	cmp	r0, #0
 80092d0:	d1ed      	bne.n	80092ae <__swbuf_r+0x2a>
 80092d2:	68a3      	ldr	r3, [r4, #8]
 80092d4:	3b01      	subs	r3, #1
 80092d6:	60a3      	str	r3, [r4, #8]
 80092d8:	6823      	ldr	r3, [r4, #0]
 80092da:	1c5a      	adds	r2, r3, #1
 80092dc:	6022      	str	r2, [r4, #0]
 80092de:	701e      	strb	r6, [r3, #0]
 80092e0:	6962      	ldr	r2, [r4, #20]
 80092e2:	1c43      	adds	r3, r0, #1
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d004      	beq.n	80092f2 <__swbuf_r+0x6e>
 80092e8:	89a3      	ldrh	r3, [r4, #12]
 80092ea:	07db      	lsls	r3, r3, #31
 80092ec:	d5e1      	bpl.n	80092b2 <__swbuf_r+0x2e>
 80092ee:	2e0a      	cmp	r6, #10
 80092f0:	d1df      	bne.n	80092b2 <__swbuf_r+0x2e>
 80092f2:	4621      	mov	r1, r4
 80092f4:	4628      	mov	r0, r5
 80092f6:	f7ff fa59 	bl	80087ac <_fflush_r>
 80092fa:	2800      	cmp	r0, #0
 80092fc:	d0d9      	beq.n	80092b2 <__swbuf_r+0x2e>
 80092fe:	e7d6      	b.n	80092ae <__swbuf_r+0x2a>

08009300 <__swsetup_r>:
 8009300:	b538      	push	{r3, r4, r5, lr}
 8009302:	4b29      	ldr	r3, [pc, #164]	@ (80093a8 <__swsetup_r+0xa8>)
 8009304:	4605      	mov	r5, r0
 8009306:	6818      	ldr	r0, [r3, #0]
 8009308:	460c      	mov	r4, r1
 800930a:	b118      	cbz	r0, 8009314 <__swsetup_r+0x14>
 800930c:	6a03      	ldr	r3, [r0, #32]
 800930e:	b90b      	cbnz	r3, 8009314 <__swsetup_r+0x14>
 8009310:	f7fc fc5a 	bl	8005bc8 <__sinit>
 8009314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009318:	0719      	lsls	r1, r3, #28
 800931a:	d422      	bmi.n	8009362 <__swsetup_r+0x62>
 800931c:	06da      	lsls	r2, r3, #27
 800931e:	d407      	bmi.n	8009330 <__swsetup_r+0x30>
 8009320:	2209      	movs	r2, #9
 8009322:	602a      	str	r2, [r5, #0]
 8009324:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009328:	81a3      	strh	r3, [r4, #12]
 800932a:	f04f 30ff 	mov.w	r0, #4294967295
 800932e:	e033      	b.n	8009398 <__swsetup_r+0x98>
 8009330:	0758      	lsls	r0, r3, #29
 8009332:	d512      	bpl.n	800935a <__swsetup_r+0x5a>
 8009334:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009336:	b141      	cbz	r1, 800934a <__swsetup_r+0x4a>
 8009338:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800933c:	4299      	cmp	r1, r3
 800933e:	d002      	beq.n	8009346 <__swsetup_r+0x46>
 8009340:	4628      	mov	r0, r5
 8009342:	f7fd fc21 	bl	8006b88 <_free_r>
 8009346:	2300      	movs	r3, #0
 8009348:	6363      	str	r3, [r4, #52]	@ 0x34
 800934a:	89a3      	ldrh	r3, [r4, #12]
 800934c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009350:	81a3      	strh	r3, [r4, #12]
 8009352:	2300      	movs	r3, #0
 8009354:	6063      	str	r3, [r4, #4]
 8009356:	6923      	ldr	r3, [r4, #16]
 8009358:	6023      	str	r3, [r4, #0]
 800935a:	89a3      	ldrh	r3, [r4, #12]
 800935c:	f043 0308 	orr.w	r3, r3, #8
 8009360:	81a3      	strh	r3, [r4, #12]
 8009362:	6923      	ldr	r3, [r4, #16]
 8009364:	b94b      	cbnz	r3, 800937a <__swsetup_r+0x7a>
 8009366:	89a3      	ldrh	r3, [r4, #12]
 8009368:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800936c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009370:	d003      	beq.n	800937a <__swsetup_r+0x7a>
 8009372:	4621      	mov	r1, r4
 8009374:	4628      	mov	r0, r5
 8009376:	f000 f883 	bl	8009480 <__smakebuf_r>
 800937a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800937e:	f013 0201 	ands.w	r2, r3, #1
 8009382:	d00a      	beq.n	800939a <__swsetup_r+0x9a>
 8009384:	2200      	movs	r2, #0
 8009386:	60a2      	str	r2, [r4, #8]
 8009388:	6962      	ldr	r2, [r4, #20]
 800938a:	4252      	negs	r2, r2
 800938c:	61a2      	str	r2, [r4, #24]
 800938e:	6922      	ldr	r2, [r4, #16]
 8009390:	b942      	cbnz	r2, 80093a4 <__swsetup_r+0xa4>
 8009392:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009396:	d1c5      	bne.n	8009324 <__swsetup_r+0x24>
 8009398:	bd38      	pop	{r3, r4, r5, pc}
 800939a:	0799      	lsls	r1, r3, #30
 800939c:	bf58      	it	pl
 800939e:	6962      	ldrpl	r2, [r4, #20]
 80093a0:	60a2      	str	r2, [r4, #8]
 80093a2:	e7f4      	b.n	800938e <__swsetup_r+0x8e>
 80093a4:	2000      	movs	r0, #0
 80093a6:	e7f7      	b.n	8009398 <__swsetup_r+0x98>
 80093a8:	20000018 	.word	0x20000018

080093ac <_raise_r>:
 80093ac:	291f      	cmp	r1, #31
 80093ae:	b538      	push	{r3, r4, r5, lr}
 80093b0:	4605      	mov	r5, r0
 80093b2:	460c      	mov	r4, r1
 80093b4:	d904      	bls.n	80093c0 <_raise_r+0x14>
 80093b6:	2316      	movs	r3, #22
 80093b8:	6003      	str	r3, [r0, #0]
 80093ba:	f04f 30ff 	mov.w	r0, #4294967295
 80093be:	bd38      	pop	{r3, r4, r5, pc}
 80093c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80093c2:	b112      	cbz	r2, 80093ca <_raise_r+0x1e>
 80093c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80093c8:	b94b      	cbnz	r3, 80093de <_raise_r+0x32>
 80093ca:	4628      	mov	r0, r5
 80093cc:	f000 f830 	bl	8009430 <_getpid_r>
 80093d0:	4622      	mov	r2, r4
 80093d2:	4601      	mov	r1, r0
 80093d4:	4628      	mov	r0, r5
 80093d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093da:	f000 b817 	b.w	800940c <_kill_r>
 80093de:	2b01      	cmp	r3, #1
 80093e0:	d00a      	beq.n	80093f8 <_raise_r+0x4c>
 80093e2:	1c59      	adds	r1, r3, #1
 80093e4:	d103      	bne.n	80093ee <_raise_r+0x42>
 80093e6:	2316      	movs	r3, #22
 80093e8:	6003      	str	r3, [r0, #0]
 80093ea:	2001      	movs	r0, #1
 80093ec:	e7e7      	b.n	80093be <_raise_r+0x12>
 80093ee:	2100      	movs	r1, #0
 80093f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80093f4:	4620      	mov	r0, r4
 80093f6:	4798      	blx	r3
 80093f8:	2000      	movs	r0, #0
 80093fa:	e7e0      	b.n	80093be <_raise_r+0x12>

080093fc <raise>:
 80093fc:	4b02      	ldr	r3, [pc, #8]	@ (8009408 <raise+0xc>)
 80093fe:	4601      	mov	r1, r0
 8009400:	6818      	ldr	r0, [r3, #0]
 8009402:	f7ff bfd3 	b.w	80093ac <_raise_r>
 8009406:	bf00      	nop
 8009408:	20000018 	.word	0x20000018

0800940c <_kill_r>:
 800940c:	b538      	push	{r3, r4, r5, lr}
 800940e:	4d07      	ldr	r5, [pc, #28]	@ (800942c <_kill_r+0x20>)
 8009410:	2300      	movs	r3, #0
 8009412:	4604      	mov	r4, r0
 8009414:	4608      	mov	r0, r1
 8009416:	4611      	mov	r1, r2
 8009418:	602b      	str	r3, [r5, #0]
 800941a:	f7f9 f802 	bl	8002422 <_kill>
 800941e:	1c43      	adds	r3, r0, #1
 8009420:	d102      	bne.n	8009428 <_kill_r+0x1c>
 8009422:	682b      	ldr	r3, [r5, #0]
 8009424:	b103      	cbz	r3, 8009428 <_kill_r+0x1c>
 8009426:	6023      	str	r3, [r4, #0]
 8009428:	bd38      	pop	{r3, r4, r5, pc}
 800942a:	bf00      	nop
 800942c:	20000aac 	.word	0x20000aac

08009430 <_getpid_r>:
 8009430:	f7f8 bfef 	b.w	8002412 <_getpid>

08009434 <__swhatbuf_r>:
 8009434:	b570      	push	{r4, r5, r6, lr}
 8009436:	460c      	mov	r4, r1
 8009438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800943c:	2900      	cmp	r1, #0
 800943e:	b096      	sub	sp, #88	@ 0x58
 8009440:	4615      	mov	r5, r2
 8009442:	461e      	mov	r6, r3
 8009444:	da0d      	bge.n	8009462 <__swhatbuf_r+0x2e>
 8009446:	89a3      	ldrh	r3, [r4, #12]
 8009448:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800944c:	f04f 0100 	mov.w	r1, #0
 8009450:	bf14      	ite	ne
 8009452:	2340      	movne	r3, #64	@ 0x40
 8009454:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009458:	2000      	movs	r0, #0
 800945a:	6031      	str	r1, [r6, #0]
 800945c:	602b      	str	r3, [r5, #0]
 800945e:	b016      	add	sp, #88	@ 0x58
 8009460:	bd70      	pop	{r4, r5, r6, pc}
 8009462:	466a      	mov	r2, sp
 8009464:	f000 f848 	bl	80094f8 <_fstat_r>
 8009468:	2800      	cmp	r0, #0
 800946a:	dbec      	blt.n	8009446 <__swhatbuf_r+0x12>
 800946c:	9901      	ldr	r1, [sp, #4]
 800946e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009472:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009476:	4259      	negs	r1, r3
 8009478:	4159      	adcs	r1, r3
 800947a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800947e:	e7eb      	b.n	8009458 <__swhatbuf_r+0x24>

08009480 <__smakebuf_r>:
 8009480:	898b      	ldrh	r3, [r1, #12]
 8009482:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009484:	079d      	lsls	r5, r3, #30
 8009486:	4606      	mov	r6, r0
 8009488:	460c      	mov	r4, r1
 800948a:	d507      	bpl.n	800949c <__smakebuf_r+0x1c>
 800948c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009490:	6023      	str	r3, [r4, #0]
 8009492:	6123      	str	r3, [r4, #16]
 8009494:	2301      	movs	r3, #1
 8009496:	6163      	str	r3, [r4, #20]
 8009498:	b003      	add	sp, #12
 800949a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800949c:	ab01      	add	r3, sp, #4
 800949e:	466a      	mov	r2, sp
 80094a0:	f7ff ffc8 	bl	8009434 <__swhatbuf_r>
 80094a4:	9f00      	ldr	r7, [sp, #0]
 80094a6:	4605      	mov	r5, r0
 80094a8:	4639      	mov	r1, r7
 80094aa:	4630      	mov	r0, r6
 80094ac:	f7fd fbe0 	bl	8006c70 <_malloc_r>
 80094b0:	b948      	cbnz	r0, 80094c6 <__smakebuf_r+0x46>
 80094b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094b6:	059a      	lsls	r2, r3, #22
 80094b8:	d4ee      	bmi.n	8009498 <__smakebuf_r+0x18>
 80094ba:	f023 0303 	bic.w	r3, r3, #3
 80094be:	f043 0302 	orr.w	r3, r3, #2
 80094c2:	81a3      	strh	r3, [r4, #12]
 80094c4:	e7e2      	b.n	800948c <__smakebuf_r+0xc>
 80094c6:	89a3      	ldrh	r3, [r4, #12]
 80094c8:	6020      	str	r0, [r4, #0]
 80094ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094ce:	81a3      	strh	r3, [r4, #12]
 80094d0:	9b01      	ldr	r3, [sp, #4]
 80094d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80094d6:	b15b      	cbz	r3, 80094f0 <__smakebuf_r+0x70>
 80094d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094dc:	4630      	mov	r0, r6
 80094de:	f000 f81d 	bl	800951c <_isatty_r>
 80094e2:	b128      	cbz	r0, 80094f0 <__smakebuf_r+0x70>
 80094e4:	89a3      	ldrh	r3, [r4, #12]
 80094e6:	f023 0303 	bic.w	r3, r3, #3
 80094ea:	f043 0301 	orr.w	r3, r3, #1
 80094ee:	81a3      	strh	r3, [r4, #12]
 80094f0:	89a3      	ldrh	r3, [r4, #12]
 80094f2:	431d      	orrs	r5, r3
 80094f4:	81a5      	strh	r5, [r4, #12]
 80094f6:	e7cf      	b.n	8009498 <__smakebuf_r+0x18>

080094f8 <_fstat_r>:
 80094f8:	b538      	push	{r3, r4, r5, lr}
 80094fa:	4d07      	ldr	r5, [pc, #28]	@ (8009518 <_fstat_r+0x20>)
 80094fc:	2300      	movs	r3, #0
 80094fe:	4604      	mov	r4, r0
 8009500:	4608      	mov	r0, r1
 8009502:	4611      	mov	r1, r2
 8009504:	602b      	str	r3, [r5, #0]
 8009506:	f7f8 ffec 	bl	80024e2 <_fstat>
 800950a:	1c43      	adds	r3, r0, #1
 800950c:	d102      	bne.n	8009514 <_fstat_r+0x1c>
 800950e:	682b      	ldr	r3, [r5, #0]
 8009510:	b103      	cbz	r3, 8009514 <_fstat_r+0x1c>
 8009512:	6023      	str	r3, [r4, #0]
 8009514:	bd38      	pop	{r3, r4, r5, pc}
 8009516:	bf00      	nop
 8009518:	20000aac 	.word	0x20000aac

0800951c <_isatty_r>:
 800951c:	b538      	push	{r3, r4, r5, lr}
 800951e:	4d06      	ldr	r5, [pc, #24]	@ (8009538 <_isatty_r+0x1c>)
 8009520:	2300      	movs	r3, #0
 8009522:	4604      	mov	r4, r0
 8009524:	4608      	mov	r0, r1
 8009526:	602b      	str	r3, [r5, #0]
 8009528:	f7f8 ffeb 	bl	8002502 <_isatty>
 800952c:	1c43      	adds	r3, r0, #1
 800952e:	d102      	bne.n	8009536 <_isatty_r+0x1a>
 8009530:	682b      	ldr	r3, [r5, #0]
 8009532:	b103      	cbz	r3, 8009536 <_isatty_r+0x1a>
 8009534:	6023      	str	r3, [r4, #0]
 8009536:	bd38      	pop	{r3, r4, r5, pc}
 8009538:	20000aac 	.word	0x20000aac

0800953c <_init>:
 800953c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800953e:	bf00      	nop
 8009540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009542:	bc08      	pop	{r3}
 8009544:	469e      	mov	lr, r3
 8009546:	4770      	bx	lr

08009548 <_fini>:
 8009548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800954a:	bf00      	nop
 800954c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800954e:	bc08      	pop	{r3}
 8009550:	469e      	mov	lr, r3
 8009552:	4770      	bx	lr
