Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 4e43733cf6f640fd9abc6a6aa370ea59 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_M8Counter_behav xil_defaultlib.Test_M8Counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D3 [C:/Users/Administor/Desktop/Logical/M2_1_/M2_1_.srcs/sources_1/imports/new/Module8_Counter_All.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port B4 [C:/Users/Administor/Desktop/Logical/M2_1_/M2_1_.srcs/sources_1/imports/new/Module8_Counter_All.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Module8_Counter_Raw
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Module8_Counter
Compiling module xil_defaultlib.Test_M8Counter
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Test_M8Counter_behav
